
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035045                       # Number of seconds simulated
sim_ticks                                 35045200416                       # Number of ticks simulated
final_tick                               563093661087                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290121                       # Simulator instruction rate (inst/s)
host_op_rate                                   375567                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3157227                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907380                       # Number of bytes of host memory used
host_seconds                                 11099.99                       # Real time elapsed on the host
sim_insts                                  3220346061                       # Number of instructions simulated
sim_ops                                    4168790349                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       646784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       587264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1669760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2909568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1118336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1118336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5053                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4588                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13045                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22731                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8737                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8737                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18455708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16757330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     47645897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83023295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51134                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31911246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31911246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31911246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51134                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18455708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16757330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     47645897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114934540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84041249                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31104825                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25357235                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077793                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13118655                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12156520                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3353271                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92152                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31128228                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170914301                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31104825                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15509791                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37968525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11046005                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5122866                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15363982                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1005269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83162274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.547082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45193749     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2512839      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4705218      5.66%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4663183      5.61%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905765      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304811      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1446353      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1359814      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18070542     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83162274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370114                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033695                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32453931                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5065665                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476251                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224055                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8942364                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263364                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205092255                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8942364                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34807639                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         981138                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       859892                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34301373                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3269860                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197790177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1359854                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1000368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277693026                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922797033                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922797033                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105988457                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35231                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9108991                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18305763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117579                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3061329                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186427150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148492133                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292540                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63063632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192905353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83162274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28361890     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18155090     21.83%     55.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11897549     14.31%     70.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7854023      9.44%     79.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8287671      9.97%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3992905      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3161461      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717579      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734106      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83162274                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925356     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177243     13.87%     86.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175507     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124203329     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994767      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360271      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7916860      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148492133                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766896                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278106                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381717186                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249524924                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145084124                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149770239                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       461811                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7112328                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2072                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258500                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8942364                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506252                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88712                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186460967                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18305763                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1299344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454388                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146509233                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700139                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1982900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21425277                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772546                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7725138                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743301                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145125366                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145084124                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469016                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265412426                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726344                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348397                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63332050                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102910                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74219910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658981                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28010797     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20863087     28.11%     65.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8672791     11.69%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323455      5.83%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4306130      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1735664      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1740359      2.34%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935628      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3631999      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74219910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3631999                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257049377                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381871035                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 878975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840412                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840412                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189892                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189892                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658145048                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201527798                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188373425                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84041249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31696433                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25859976                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2113541                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13443221                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12505307                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3278484                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93096                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32841332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172195955                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31696433                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15783791                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37337132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11032421                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4667179                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15987544                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83747099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46409967     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3044335      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4598085      5.49%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3182509      3.80%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2233274      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2183402      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1316519      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2813280      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17965728     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83747099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377153                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048946                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33779328                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4897635                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35649004                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       519946                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8901184                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5340000                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          308                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206224420                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8901184                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35654393                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         499720                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1683797                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34255362                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2752636                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200105224                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1155136                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       934853                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280600538                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931513107                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931513107                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172872433                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107728087                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36137                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17236                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8184594                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18354996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9395491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111621                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2960633                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186544538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149018774                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       295243                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62177604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190314239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83747099                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779390                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29787884     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16745790     20.00%     55.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12237257     14.61%     70.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8060645      9.62%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8093345      9.66%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3921433      4.68%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3459188      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       651594      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       789963      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83747099                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812466     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161513     14.14%     85.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168385     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124653487     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881757      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17174      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14642498      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7823858      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149018774                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773162                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1142364                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383222253                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248756931                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144904896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150161138                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467408                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7121582                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2251914                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8901184                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         260876                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49198                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186578953                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       642999                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18354996                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9395491                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17235                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1286852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2438221                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146286638                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13687158                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2732135                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21322262                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20798361                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7635104                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740653                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144967309                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144904896                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93887284                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266769944                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724212                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100513561                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123897652                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62681489                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2130564                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74845915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655370                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176360                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28475904     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21503865     28.73%     66.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8124855     10.86%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4550054      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3859044      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1723916      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1651033      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1125991      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3831253      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74845915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100513561                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123897652                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18376988                       # Number of memory references committed
system.switch_cpus1.commit.loads             11233411                       # Number of loads committed
system.switch_cpus1.commit.membars              17174                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17976350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111539762                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2562611                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3831253                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257593803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          382065172                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100513561                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123897652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100513561                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836119                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836119                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196003                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657001580                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201539544                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189567278                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84041249                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30729033                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26870232                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1944837                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15368231                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14784100                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2207770                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61186                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36230336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170987416                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30729033                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16991870                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35202893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9548556                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4004177                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17860527                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       771256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83030086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.370289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.172343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47827193     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1740077      2.10%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3200604      3.85%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2991238      3.60%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4934237      5.94%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5132042      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1216824      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          910791      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15077080     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83030086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365642                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.034565                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37369112                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3869841                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34067795                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       136278                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7587052                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3337947                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5607                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191279737                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7587052                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38936383                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1275038                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       447611                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32621080                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2162914                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186252001                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        743556                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       865306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247226860                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    847750282                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    847750282                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161032923                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86193899                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22010                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10734                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5810951                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28685535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6230474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104067                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2155916                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176300501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148842835                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       196377                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52811571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    145050224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83030086                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.792637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840299                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28599275     34.44%     34.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15491353     18.66%     53.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13586017     16.36%     69.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8299076     10.00%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8673623     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5120442      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2248564      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599754      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       411982      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83030086                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         584640     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189063     21.42%     87.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108751     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116726903     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1172259      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10716      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25643903     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5289054      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148842835                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771069                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882454                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381794585                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229133982                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143998010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149725289                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       364866                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8176973                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          883                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1523642                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7587052                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         664215                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        60587                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176321957                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       205869                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28685535                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6230474                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10734                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1037005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1144804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2181809                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146071525                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24652670                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2771308                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29813336                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22082241                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5160666                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738093                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144159599                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143998010                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88478399                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215850907                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.713421                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409905                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108201195                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122902323                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53420314                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949986                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75443034                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321886                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34560397     45.81%     45.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16043471     21.27%     67.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8980202     11.90%     78.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3041004      4.03%     83.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2912997      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1219365      1.62%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3255396      4.32%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       947369      1.26%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4482833      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75443034                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108201195                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122902323                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25215388                       # Number of memory references committed
system.switch_cpus2.commit.loads             20508556                       # Number of loads committed
system.switch_cpus2.commit.membars              10716                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19246744                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107284503                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1660722                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4482833                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247282838                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          360238923                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1011163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108201195                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122902323                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108201195                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.776713                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.776713                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.287477                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.287477                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675764156                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188703382                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197220632                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21432                       # number of misc regfile writes
system.l2.replacements                          22731                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           712745                       # Total number of references to valid blocks.
system.l2.sampled_refs                          55499                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.842484                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1151.462858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.937480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2478.055554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.781301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2239.860981                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.228620                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6364.202374                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6084.513673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4736.254714                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9671.702445                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000425                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.075624                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.068355                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000404                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.194220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.185685                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144539                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.295157                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28638                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40482                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  102921                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29523                       # number of Writeback hits
system.l2.Writeback_hits::total                 29523                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40482                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102921                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33801                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28638                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40482                       # number of overall hits
system.l2.overall_hits::total                  102921                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5053                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4588                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13045                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22731                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5053                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4588                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13045                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22731                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5053                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4588                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13045                       # number of overall misses
system.l2.overall_misses::total                 22731                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       746036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    284253128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       801970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    256142208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       621366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    691126661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1233691369                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       746036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    284253128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       801970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    256142208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       621366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    691126661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1233691369                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       746036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    284253128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       801970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    256142208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       621366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    691126661                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1233691369                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125652                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29523                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29523                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38854                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33226                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125652                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38854                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33226                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125652                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.130051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.243709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180904                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.130051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.243709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180904                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.130051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.243709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180904                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53288.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56254.329705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50123.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55828.728858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 41424.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52980.196320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54273.519379                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53288.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56254.329705                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50123.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55828.728858                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 41424.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52980.196320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54273.519379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53288.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56254.329705                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50123.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55828.728858                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 41424.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52980.196320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54273.519379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8737                       # number of writebacks
system.l2.writebacks::total                      8737                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5053                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4588                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13045                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22731                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22731                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       665909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    255112861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       707035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    229624525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       535086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    615483253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1102128669                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       665909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    255112861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       707035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    229624525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       535086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    615483253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1102128669                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       665909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    255112861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       707035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    229624525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       535086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    615483253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1102128669                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.243709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180904                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.130051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.243709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180904                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.130051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.243709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180904                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47564.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50487.405700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44189.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50048.937446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35672.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47181.544883                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48485.709780                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47564.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50487.405700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44189.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50048.937446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35672.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47181.544883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48485.709780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47564.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50487.405700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44189.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50048.937446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35672.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47181.544883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48485.709780                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996371                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015371615                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193027.246220                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996371                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15363966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15363966                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15363966                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15363966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15363966                       # number of overall hits
system.cpu0.icache.overall_hits::total       15363966                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       946775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       946775                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       946775                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       946775                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       946775                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       946775                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15363982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15363982                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15363982                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15363982                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15363982                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15363982                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59173.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59173.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59173.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59173.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59173.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59173.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       784046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       784046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       784046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       784046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       784046                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       784046                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56003.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56003.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38854                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169195882                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39110                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.153976                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597401                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402599                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10454006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10454006                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17511783                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17511783                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17511783                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17511783                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101135                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101135                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101135                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101135                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101135                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101135                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3141951282                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3141951282                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3141951282                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3141951282                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3141951282                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3141951282                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10555141                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555141                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17612918                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17612918                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17612918                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17612918                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009582                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009582                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005742                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005742                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005742                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005742                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31066.903466                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31066.903466                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31066.903466                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31066.903466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31066.903466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31066.903466                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8812                       # number of writebacks
system.cpu0.dcache.writebacks::total             8812                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62281                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62281                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62281                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38854                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    524734746                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    524734746                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    524734746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    524734746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    524734746                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    524734746                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13505.295362                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13505.295362                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13505.295362                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13505.295362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13505.295362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13505.295362                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996052                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019389050                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206469.805195                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15987524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15987524                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15987524                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15987524                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15987524                       # number of overall hits
system.cpu1.icache.overall_hits::total       15987524                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1007119                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1007119                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1007119                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1007119                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1007119                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1007119                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15987544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15987544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15987544                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15987544                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15987544                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15987544                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50355.950000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50355.950000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50355.950000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50355.950000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50355.950000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50355.950000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       819772                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       819772                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       819772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       819772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       819772                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       819772                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51235.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51235.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51235.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51235.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51235.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51235.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33226                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164251635                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33482                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4905.669763                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.709848                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.290152                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901210                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098790                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10417551                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10417551                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7109228                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7109228                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17210                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17210                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17174                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17174                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17526779                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17526779                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17526779                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17526779                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67497                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67497                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67497                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67497                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67497                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1769391768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1769391768                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1769391768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1769391768                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1769391768                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1769391768                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10485048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10485048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7109228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7109228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17594276                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17594276                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17594276                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17594276                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006437                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003836                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003836                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003836                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003836                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26214.376461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26214.376461                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26214.376461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26214.376461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26214.376461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26214.376461                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7917                       # number of writebacks
system.cpu1.dcache.writebacks::total             7917                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34271                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34271                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34271                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34271                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33226                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33226                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33226                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33226                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    497862339                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    497862339                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    497862339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    497862339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    497862339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    497862339                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14984.119033                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14984.119033                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14984.119033                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14984.119033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14984.119033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14984.119033                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996593                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926130050                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708727.029520                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996593                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17860509                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17860509                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17860509                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17860509                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17860509                       # number of overall hits
system.cpu2.icache.overall_hits::total       17860509                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       776132                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       776132                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       776132                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       776132                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       776132                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       776132                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17860527                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17860527                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17860527                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17860527                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17860527                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17860527                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43118.444444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43118.444444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43118.444444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43118.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43118.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43118.444444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       637036                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       637036                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       637036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       637036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       637036                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       637036                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42469.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42469.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42469.066667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42469.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42469.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42469.066667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53527                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231460391                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53783                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4303.597624                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.196166                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.803834                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832798                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167202                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22392748                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22392748                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4685380                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4685380                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10731                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10731                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10716                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10716                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27078128                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27078128                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27078128                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27078128                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       162584                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       162584                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       162584                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        162584                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       162584                       # number of overall misses
system.cpu2.dcache.overall_misses::total       162584                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6223527113                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6223527113                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6223527113                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6223527113                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6223527113                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6223527113                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22555332                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22555332                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4685380                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4685380                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10716                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10716                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27240712                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27240712                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27240712                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27240712                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007208                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007208                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005968                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005968                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005968                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005968                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38278.841171                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38278.841171                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38278.841171                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38278.841171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38278.841171                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38278.841171                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12794                       # number of writebacks
system.cpu2.dcache.writebacks::total            12794                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       109057                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       109057                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       109057                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       109057                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       109057                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       109057                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53527                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53527                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53527                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53527                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53527                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1005914592                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1005914592                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1005914592                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1005914592                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1005914592                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1005914592                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001965                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001965                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18792.657762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18792.657762                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18792.657762                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18792.657762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18792.657762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18792.657762                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
