<?xml version="1.0" encoding="utf-8" ?>
<SkylakeXML name="SkyLake ULT" shortName="SKL_U" CFG0_Name="DW0" CFG1_Name="DW1" IOA="MMIO" BaseAddress="0xFD000000" SBReadOpCode="0x00" SBWriteOpCode="0x00">
  <GPIO>
    <Community name="Community 0" max="48" BaseAddress="0xAF0400" SBBaseAddress="0x0000" SBPort="0x00">
      <Pins>
        <Pin No="GPP_A_00" Name="GPP_A_0_RCINB" CFG0_offset="0x000" CFG1_offset="0x004" Ball="NK" PWR="GPP_A" Bump="RCINB" Module="LPC" Validate="true" />
        <Pin No="GPP_A_01" Name="GPP_A_1_LAD_0_ESPI_IO_0" CFG0_offset="0x008" CFG1_offset="0x00c" Ball="NK" PWR="GPP_A" Bump="LAD_0_ESPI_IO_0" Module="LPC" Validate="true" />
        <Pin No="GPP_A_02" Name="GPP_A_2_LAD_1_ESPI_IO_1" CFG0_offset="0x010" CFG1_offset="0x014" Ball="NK" PWR="GPP_A" Bump="LAD_1_ESPI_IO_1" Module="LPC" Validate="true" />
        <Pin No="GPP_A_03" Name="GPP_A_3_LAD_2_ESPI_IO_2" CFG0_offset="0x018" CFG1_offset="0x01c" Ball="NK" PWR="GPP_A" Bump="LAD_2_ESPI_IO_2" Module="LPC" Validate="true" />
        <Pin No="GPP_A_04" Name="GPP_A_4_LAD_3_ESPI_IO_3" CFG0_offset="0x020" CFG1_offset="0x024" Ball="NK" PWR="GPP_A" Bump="LAD_3_ESPI_IO_3" Module="LPC" Validate="true" />
        <Pin No="GPP_A_05" Name="GPP_A_5_LFRAMEB_ESPI_CSB" CFG0_offset="0x028" CFG1_offset="0x02c" Ball="NK" PWR="GPP_A" Bump="LFRAMEB_ESPI_CSB" Module="LPC" Validate="true" />
        <Pin No="GPP_A_06" Name="GPP_A_6_SERIRQ" CFG0_offset="0x030" CFG1_offset="0x034" Ball="NK" PWR="GPP_A" Bump="SERIRQ" Module="LPC" Validate="true" />
        <Pin No="GPP_A_07" Name="GPP_A_7_PIRQAB" CFG0_offset="0x038" CFG1_offset="0x03c" Ball="NK" PWR="GPP_A" Bump="PIRQAB" Module="LPC" Validate="true" />
        <Pin No="GPP_A_08" Name="GPP_A_8_CLKRUNB" CFG0_offset="0x040" CFG1_offset="0x044" Ball="NK" PWR="GPP_A" Bump="CLKRUNB" Module="LPC" Validate="true" />
        <Pin No="GPP_A_09" Name="GPP_A_9_CLKOUT_LPC_0_ESPI_CLK" CFG0_offset="0x048" CFG1_offset="0x04c" Ball="NK" PWR="GPP_A" Bump="CLKOUT_LPC_0_ESPI_CLK" Module="LPC" Validate="true" />
        <Pin No="GPP_A_10" Name="GPP_A_10_CLKOUT_LPC_1" CFG0_offset="0x050" CFG1_offset="0x054" Ball="NK" PWR="GPP_A" Bump="CLKOUT_LPC_1" Module="LPC" Validate="true" />
        <Pin No="GPP_A_11" Name="GPP_A_11_PMEB" CFG0_offset="0x058" CFG1_offset="0x05c" Ball="NK" PWR="GPP_A" Bump="PMEB" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_12" Name="GPP_A_12_BM_BUSYB_ISH_GP_6" CFG0_offset="0x060" CFG1_offset="0x064" Ball="NK" PWR="GPP_A" Bump="BM_BUSYB_ISH_GP_6" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_13" Name="GPP_A_13_SUSWARNB_SUSPWRDNACK" CFG0_offset="0x068" CFG1_offset="0x06c" Ball="NK" PWR="GPP_A" Bump="SUSWARNB_SUSPWRDNACK" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_14" Name="GPP_A_14_SUS_STATB_ESPI_RESETB" CFG0_offset="0x070" CFG1_offset="0x074" Ball="NK" PWR="GPP_A" Bump="SUS_STATB_ESPI_RESETB" Module="LPC" Validate="true" />
        <Pin No="GPP_A_15" Name="GPP_A_15_SUSACKB" CFG0_offset="0x078" CFG1_offset="0x07c" Ball="NK" PWR="GPP_A" Bump="SUSACKB" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_16" Name="GPP_A_16_SD_1P8_SEL" CFG0_offset="0x080" CFG1_offset="0x084" Ball="NK" PWR="GPP_A" Bump="SD_1P8_SEL" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_17" Name="GPP_A_17_SD_PWR_EN_B_ISH_GP_7" CFG0_offset="0x088" CFG1_offset="0x08c" Ball="NK" PWR="GPP_A" Bump="SD_PWR_EN_B_ISH_GP_7" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_18" Name="GPP_A_18_ISH_GP_0" CFG0_offset="0x090" CFG1_offset="0x094" Ball="NK" PWR="GPP_A" Bump="ISH_GP_0" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_19" Name="GPP_A_19_ISH_GP_1" CFG0_offset="0x098" CFG1_offset="0x09c" Ball="NK" PWR="GPP_A" Bump="ISH_GP_1" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_20" Name="GPP_A_20_ISH_GP_2" CFG0_offset="0x0a0" CFG1_offset="0x0a4" Ball="NK" PWR="GPP_A" Bump="ISH_GP_2" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_21" Name="GPP_A_21_ISH_GP_3" CFG0_offset="0x0a8" CFG1_offset="0x0ac" Ball="NK" PWR="GPP_A" Bump="ISH_GP_3" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_22" Name="GPP_A_22_ISH_GP_4" CFG0_offset="0x0b0" CFG1_offset="0x0b4" Ball="NK" PWR="GPP_A" Bump="ISH_GP_4" Module="MiscA" Validate="true" />
        <Pin No="GPP_A_23" Name="GPP_A_23_ISH_GP_5" CFG0_offset="0x0b8" CFG1_offset="0x0bc" Ball="NK" PWR="GPP_A" Bump="ISH_GP_5" Module="MiscA" Validate="true" />
        <Pin No="GPP_B_00" Name="GPP_B_0_CORE_VID_0" CFG0_offset="0x0c0" CFG1_offset="0x0c4" Ball="NK" PWR="GPP_B" Bump="CORE_VID_0" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_01" Name="GPP_B_1_CORE_VID_1" CFG0_offset="0x0c8" CFG1_offset="0x0cc" Ball="NK" PWR="GPP_B" Bump="CORE_VID_1" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_02" Name="GPP_B_2_VRALERTB" CFG0_offset="0x0d0" CFG1_offset="0x0d4" Ball="NK" PWR="GPP_B" Bump="VRALERTB" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_03" Name="GPP_B_3_CPU_GP_2" CFG0_offset="0x0d8" CFG1_offset="0x0dc" Ball="NK" PWR="GPP_B" Bump="CPU_GP_2" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_04" Name="GPP_B_4_CPU_GP_3" CFG0_offset="0x0e0" CFG1_offset="0x0e4" Ball="NK" PWR="GPP_B" Bump="CPU_GP_3" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_05" Name="GPP_B_5_SRCCLKREQB_0" CFG0_offset="0x0e8" CFG1_offset="0x0ec" Ball="NK" PWR="GPP_B" Bump="SRCCLKREQB_0" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_06" Name="GPP_B_6_SRCCLKREQB_1" CFG0_offset="0x0f0" CFG1_offset="0x0f4" Ball="NK" PWR="GPP_B" Bump="SRCCLKREQB_1" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_07" Name="GPP_B_7_SRCCLKREQB_2" CFG0_offset="0x0f8" CFG1_offset="0x0fc" Ball="NK" PWR="GPP_B" Bump="SRCCLKREQB_2" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_08" Name="GPP_B_8_SRCCLKREQB_3" CFG0_offset="0x100" CFG1_offset="0x104" Ball="NK" PWR="GPP_B" Bump="SRCCLKREQB_3" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_09" Name="GPP_B_9_SRCCLKREQB_4" CFG0_offset="0x108" CFG1_offset="0x10c" Ball="NK" PWR="GPP_B" Bump="SRCCLKREQB_4" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_10" Name="GPP_B_10_SRCCLKREQB_5" CFG0_offset="0x110" CFG1_offset="0x114" Ball="NK" PWR="GPP_B" Bump="SRCCLKREQB_5" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_11" Name="GPP_B_11_EXT_PWR_GATEB" CFG0_offset="0x118" CFG1_offset="0x11c" Ball="NK" PWR="GPP_B" Bump="EXT_PWR_GATEB" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_12" Name="GPP_B_12_SLP_S0B" CFG0_offset="0x120" CFG1_offset="0x124" Ball="NK" PWR="GPP_B" Bump="SLP_S0B" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_13" Name="GPP_B_13_PLTRSTB" CFG0_offset="0x128" CFG1_offset="0x12c" Ball="NK" PWR="GPP_B" Bump="PLTRSTB" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_14" Name="GPP_B_14_SPKR" CFG0_offset="0x130" CFG1_offset="0x134" Ball="NK" PWR="GPP_B" Bump="SPKR" Module="MiscB" Validate="true" />
        <Pin No="GPP_B_15" Name="GPP_B_15_GSPI0_CSB" CFG0_offset="0x138" CFG1_offset="0x13c" Ball="NK" PWR="GPP_B" Bump="GSPI0_CSB" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_16" Name="GPP_B_16_GSPI0_CLK" CFG0_offset="0x140" CFG1_offset="0x144" Ball="NK" PWR="GPP_B" Bump="GSPI0_CLK" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_17" Name="GPP_B_17_GSPI0_MISO" CFG0_offset="0x148" CFG1_offset="0x14c" Ball="NK" PWR="GPP_B" Bump="GSPI0_MISO" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_18" Name="GPP_B_18_GSPI0_MOSI" CFG0_offset="0x150" CFG1_offset="0x154" Ball="NK" PWR="GPP_B" Bump="GSPI0_MOSI" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_19" Name="GPP_B_19_GSPI1_CSB" CFG0_offset="0x158" CFG1_offset="0x15c" Ball="NK" PWR="GPP_B" Bump="GSPI1_CSB" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_20" Name="GPP_B_20_GSPI1_CLK" CFG0_offset="0x160" CFG1_offset="0x164" Ball="NK" PWR="GPP_B" Bump="GSPI1_CLK" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_21" Name="GPP_B_21_GSPI1_MISO" CFG0_offset="0x168" CFG1_offset="0x16c" Ball="NK" PWR="GPP_B" Bump="GSPI1_MISO" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_22" Name="GPP_B_22_GSPI1_MOSI" CFG0_offset="0x170" CFG1_offset="0x174" Ball="NK" PWR="GPP_B" Bump="GSPI1_MOSI" Module="gSPI" Validate="true" />
        <Pin No="GPP_B_23" Name="GPP_B_23_SML1ALERTB_PCHHOTB" CFG0_offset="0x178" CFG1_offset="0x17c" Ball="NK" PWR="GPP_B" Bump="SML1ALERTB_PCHHOTB" Module="SMBus1" Validate="true" />
      </Pins>
    </Community>
    <Community name="Community 1" max="72" BaseAddress="0xAE0400" SBBaseAddress="0x0000" SBPort="0x00">
      <Pins>
        <Pin No="GPP_C_00" Name="GPP_C_0_SMBCLK" CFG0_offset="0x000" CFG1_offset="0x004" Ball="NK" PWR="GPP_C" Bump="SMBCLK" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_01" Name="GPP_C_1_SMBDATA" CFG0_offset="0x008" CFG1_offset="0x00c" Ball="NK" PWR="GPP_C" Bump="SMBDATA" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_02" Name="GPP_C_2_SMBALERTB" CFG0_offset="0x010" CFG1_offset="0x014" Ball="NK" PWR="GPP_C" Bump="SMBALERTB" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_03" Name="GPP_C_3_SML0CLK" CFG0_offset="0x018" CFG1_offset="0x01c" Ball="NK" PWR="GPP_C" Bump="SML0CLK" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_04" Name="GPP_C_4_SML0DATA" CFG0_offset="0x020" CFG1_offset="0x024" Ball="NK" PWR="GPP_C" Bump="SML0DATA" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_05" Name="GPP_C_5_SML0ALERTB" CFG0_offset="0x028" CFG1_offset="0x02c" Ball="NK" PWR="GPP_C" Bump="SML0ALERTB" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_06" Name="GPP_C_6_SML1CLK" CFG0_offset="0x030" CFG1_offset="0x034" Ball="NK" PWR="GPP_C" Bump="SML1CLK" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_07" Name="GPP_C_7_SML1DATA" CFG0_offset="0x038" CFG1_offset="0x03c" Ball="NK" PWR="GPP_C" Bump="SML1DATA" Module="SMBUS2" Validate="true" />
        <Pin No="GPP_C_08" Name="GPP_C_8_UART0_RXD" CFG0_offset="0x040" CFG1_offset="0x044" Ball="NK" PWR="GPP_C" Bump="UART0_RXD" Module="UART" Validate="true" />
        <Pin No="GPP_C_09" Name="GPP_C_9_UART0_TXD" CFG0_offset="0x048" CFG1_offset="0x04c" Ball="NK" PWR="GPP_C" Bump="UART0_TXD" Module="UART" Validate="true" />
        <Pin No="GPP_C_10" Name="GPP_C_10_UART0_RTSB" CFG0_offset="0x050" CFG1_offset="0x054" Ball="NK" PWR="GPP_C" Bump="UART0_RTSB" Module="UART" Validate="true" />
        <Pin No="GPP_C_11" Name="GPP_C_11_UART0_CTSB" CFG0_offset="0x058" CFG1_offset="0x05c" Ball="NK" PWR="GPP_C" Bump="UART0_CTSB" Module="UART" Validate="true" />
        <Pin No="GPP_C_12" Name="GPP_C_12_UART1_RXD_ISH_UART1_RXD" CFG0_offset="0x060" CFG1_offset="0x064" Ball="NK" PWR="GPP_C" Bump="UART1_RXD_ISH_UART1_RXD" Module="UART" Validate="true" />
        <Pin No="GPP_C_13" Name="GPP_C_13_UART1_TXD_ISH_UART1_TXD" CFG0_offset="0x068" CFG1_offset="0x06c" Ball="NK" PWR="GPP_C" Bump="UART1_TXD_ISH_UART1_TXD" Module="UART" Validate="true" />
        <Pin No="GPP_C_14" Name="GPP_C_14_UART1_RTSB_ISH_UART1_RTSB" CFG0_offset="0x070" CFG1_offset="0x074" Ball="NK" PWR="GPP_C" Bump="UART1_RTSB_ISH_UART1_RTSB" Module="UART" Validate="true" />
        <Pin No="GPP_C_15" Name="GPP_C_15_UART1_CTSB_ISH_UART1_CTSB" CFG0_offset="0x078" CFG1_offset="0x07c" Ball="NK" PWR="GPP_C" Bump="UART1_CTSB_ISH_UART1_CTSB" Module="UART" Validate="true" />
        <Pin No="GPP_C_16" Name="GPP_C_16_I2C0_SDA" CFG0_offset="0x080" CFG1_offset="0x084" Ball="NK" PWR="GPP_C" Bump="I2C0_SDA" Module="I2C1" Validate="true" />
        <Pin No="GPP_C_17" Name="GPP_C_17_I2C0_SCL" CFG0_offset="0x088" CFG1_offset="0x08c" Ball="NK" PWR="GPP_C" Bump="I2C0_SCL" Module="I2C1" Validate="true" />
        <Pin No="GPP_C_18" Name="GPP_C_18_I2C1_SDA" CFG0_offset="0x090" CFG1_offset="0x094" Ball="NK" PWR="GPP_C" Bump="I2C1_SDA" Module="I2C1" Validate="true" />
        <Pin No="GPP_C_19" Name="GPP_C_19_I2C1_SCL" CFG0_offset="0x098" CFG1_offset="0x09c" Ball="NK" PWR="GPP_C" Bump="I2C1_SCL" Module="I2C1" Validate="true" />
        <Pin No="GPP_C_20" Name="GPP_C_20_UART2_RXD" CFG0_offset="0x0a0" CFG1_offset="0x0a4" Ball="NK" PWR="GPP_C" Bump="UART2_RXD" Module="UART" Validate="true" />
        <Pin No="GPP_C_21" Name="GPP_C_21_UART2_TXD" CFG0_offset="0x0a8" CFG1_offset="0x0ac" Ball="NK" PWR="GPP_C" Bump="UART2_TXD" Module="UART" Validate="true" />
        <Pin No="GPP_C_22" Name="GPP_C_22_UART2_RTSB" CFG0_offset="0x0b0" CFG1_offset="0x0b4" Ball="NK" PWR="GPP_C" Bump="UART2_RTSB" Module="UART" Validate="true" />
        <Pin No="GPP_C_23" Name="GPP_C_23_UART2_CTSB" CFG0_offset="0x0b8" CFG1_offset="0x0bc" Ball="NK" PWR="GPP_C" Bump="UART2_CTSB" Module="UART" Validate="true" />
        <Pin No="GPP_D_00" Name="GPP_D_0_SPI1_CSB" CFG0_offset="0x0c0" CFG1_offset="0x0c4" Ball="NK" PWR="GPP_D" Bump="SPI1_CSB" Module="SPI1" Validate="true" />
        <Pin No="GPP_D_01" Name="GPP_D_1_SPI1_CLK" CFG0_offset="0x0c8" CFG1_offset="0x0cc" Ball="NK" PWR="GPP_D" Bump="SPI1_CLK" Module="SPI1" Validate="true" />
        <Pin No="GPP_D_02" Name="GPP_D_2_SPI1_MISO_IO_1" CFG0_offset="0x0d0" CFG1_offset="0x0d4" Ball="NK" PWR="GPP_D" Bump="SPI1_MISO_IO_1" Module="SPI1" Validate="true" />
        <Pin No="GPP_D_03" Name="GPP_D_3_SPI1_MOSI_IO_0" CFG0_offset="0x0d8" CFG1_offset="0x0dc" Ball="NK" PWR="GPP_D" Bump="SPI1_MOSI_IO_0" Module="SPI1" Validate="true" />
        <Pin No="GPP_D_04" Name="GPP_D_4_FLASHTRIG" CFG0_offset="0x0e0" CFG1_offset="0x0e4" Ball="NK" PWR="GPP_D" Bump="FLASHTRIG" Module="SPI1" Validate="true" />
        <Pin No="GPP_D_05" Name="GPP_D_5_ISH_I2C0_SDA" CFG0_offset="0x0e8" CFG1_offset="0x0ec" Ball="NK" PWR="GPP_D" Bump="ISH_I2C0_SDA" Module="ISH_I2C" Validate="true" />
        <Pin No="GPP_D_06" Name="GPP_D_6_ISH_I2C0_SCL" CFG0_offset="0x0f0" CFG1_offset="0x0f4" Ball="NK" PWR="GPP_D" Bump="ISH_I2C0_SCL" Module="ISH_I2C" Validate="true" />
        <Pin No="GPP_D_07" Name="GPP_D_7_ISH_I2C1_SDA" CFG0_offset="0x0f8" CFG1_offset="0x0fc" Ball="NK" PWR="GPP_D" Bump="ISH_I2C1_SDA" Module="ISH_I2C" Validate="true" />
        <Pin No="GPP_D_08" Name="GPP_D_8_ISH_I2C1_SCL" CFG0_offset="0x100" CFG1_offset="0x104" Ball="NK" PWR="GPP_D" Bump="ISH_I2C1_SCL" Module="ISH_I2C" Validate="true" />
        <Pin No="GPP_D_09" Name="GPP_D_9_ISH_SPI_CSB" CFG0_offset="0x108" CFG1_offset="0x10c" Ball="NK" PWR="GPP_D" Bump="ISH_SPI_CSB" Module="ISH_SPI" Validate="true" />
        <Pin No="GPP_D_10" Name="GPP_D_10_ISH_SPI_CLK" CFG0_offset="0x110" CFG1_offset="0x114" Ball="NK" PWR="GPP_D" Bump="ISH_SPI_CLK" Module="ISH_SPI" Validate="true" />
        <Pin No="GPP_D_11" Name="GPP_D_11_ISH_SPI_MISO" CFG0_offset="0x118" CFG1_offset="0x11c" Ball="NK" PWR="GPP_D" Bump="ISH_SPI_MISO" Module="ISH_SPI" Validate="true" />
        <Pin No="GPP_D_12" Name="GPP_D_12_ISH_SPI_MOSI" CFG0_offset="0x120" CFG1_offset="0x124" Ball="NK" PWR="GPP_D" Bump="ISH_SPI_MOSI" Module="ISH_SPI" Validate="true" />
        <Pin No="GPP_D_13" Name="GPP_D_13_ISH_UART0_RXD_SML0BDATA" CFG0_offset="0x128" CFG1_offset="0x12c" Ball="NK" PWR="GPP_D" Bump="ISH_UART0_RXD_SML0BDATA" Module="ISH_I2C1" Validate="true" />
        <Pin No="GPP_D_14" Name="GPP_D_14_ISH_UART0_TXD_SML0BCLK" CFG0_offset="0x130" CFG1_offset="0x134" Ball="NK" PWR="GPP_D" Bump="ISH_UART0_TXD_SML0BCLK" Module="ISH_I2C1" Validate="true" />
        <Pin No="GPP_D_15" Name="GPP_D_15_ISH_UART0_RTSB" CFG0_offset="0x138" CFG1_offset="0x13c" Ball="NK" PWR="GPP_D" Bump="ISH_UART0_RTSB" Module="ISH_UART" Validate="true" />
        <Pin No="GPP_D_16" Name="GPP_D_16_ISH_UART0_CTSB_SML0BALERTB" CFG0_offset="0x140" CFG1_offset="0x144" Ball="NK" PWR="GPP_D" Bump="ISH_UART0_CTSB_SML0BALERTB" Module="ISH_UART" Validate="true" />
        <Pin No="GPP_D_17" Name="GPP_D_17_DMIC_CLK_1" CFG0_offset="0x148" CFG1_offset="0x14c" Ball="NK" PWR="GPP_D" Bump="DMIC_CLK_1" Module="DMIC" Validate="true" />
        <Pin No="GPP_D_18" Name="GPP_D_18_DMIC_DATA_1" CFG0_offset="0x150" CFG1_offset="0x154" Ball="NK" PWR="GPP_D" Bump="DMIC_DATA_1" Module="DMIC" Validate="true" />
        <Pin No="GPP_D_19" Name="GPP_D_19_DMIC_CLK_0" CFG0_offset="0x158" CFG1_offset="0x15c" Ball="NK" PWR="GPP_D" Bump="DMIC_CLK_0" Module="DMIC" Validate="true" />
        <Pin No="GPP_D_20" Name="GPP_D_20_DMIC_DATA_0" CFG0_offset="0x160" CFG1_offset="0x164" Ball="NK" PWR="GPP_D" Bump="DMIC_DATA_0" Module="DMIC" Validate="true" />
        <Pin No="GPP_D_21" Name="GPP_D_21_SPI1_IO_2" CFG0_offset="0x168" CFG1_offset="0x16c" Ball="NK" PWR="GPP_D" Bump="SPI1_IO_2" Module="DMIC" Validate="true" />
        <Pin No="GPP_D_22" Name="GPP_D_22_SPI1_IO_3" CFG0_offset="0x170" CFG1_offset="0x174" Ball="NK" PWR="GPP_D" Bump="SPI1_IO_3" Module="DMIC" Validate="true" />
        <Pin No="GPP_D_23" Name="GPP_D_23_SSP_MCLK" CFG0_offset="0x178" CFG1_offset="0x17c" Ball="NK" PWR="GPP_D" Bump="SSP_MCLK" Module="DMIC" Validate="true" />
        <Pin No="GPP_E_00" Name="GPP_E_0_SATAXPCIE_0_SATAGP_0" CFG0_offset="0x180" CFG1_offset="0x184" Ball="NK" PWR="GPP_E" Bump="SATAXPCIE_0_SATAGP_0" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_01" Name="GPP_E_1_SATAXPCIE_1_SATAGP_1" CFG0_offset="0x188" CFG1_offset="0x18c" Ball="NK" PWR="GPP_E" Bump="SATAXPCIE_1_SATAGP_1" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_02" Name="GPP_E_2_SATAXPCIE_2_SATAGP_2" CFG0_offset="0x190" CFG1_offset="0x194" Ball="NK" PWR="GPP_E" Bump="SATAXPCIE_2_SATAGP_2" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_03" Name="GPP_E_3_CPU_GP_0" CFG0_offset="0x198" CFG1_offset="0x19c" Ball="NK" PWR="GPP_E" Bump="CPU_GP_0" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_04" Name="GPP_E_4_SATA_DEVSLP_0" CFG0_offset="0x1a0" CFG1_offset="0x1a4" Ball="NK" PWR="GPP_E" Bump="SATA_DEVSLP_0" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_05" Name="GPP_E_5_SATA_DEVSLP_1" CFG0_offset="0x1a8" CFG1_offset="0x1ac" Ball="NK" PWR="GPP_E" Bump="SATA_DEVSLP_1" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_06" Name="GPP_E_6_SATA_DEVSLP_2" CFG0_offset="0x1b0" CFG1_offset="0x1b4" Ball="NK" PWR="GPP_E" Bump="SATA_DEVSLP_2" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_07" Name="GPP_E_7_CPU_GP_1" CFG0_offset="0x1b8" CFG1_offset="0x1bc" Ball="NK" PWR="GPP_E" Bump="CPU_GP_1" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_08" Name="GPP_E_8_SATA_LEDB" CFG0_offset="0x1c0" CFG1_offset="0x1c4" Ball="NK" PWR="GPP_E" Bump="SATA_LEDB" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_09" Name="GPP_E_9_USB2_OCB_0" CFG0_offset="0x1c8" CFG1_offset="0x1cc" Ball="NK" PWR="GPP_E" Bump="USB2_OCB_0" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_10" Name="GPP_E_10_USB2_OCB_1" CFG0_offset="0x1d0" CFG1_offset="0x1d4" Ball="NK" PWR="GPP_E" Bump="USB2_OCB_1" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_11" Name="GPP_E_11_USB2_OCB_2" CFG0_offset="0x1d8" CFG1_offset="0x1dc" Ball="NK" PWR="GPP_E" Bump="USB2_OCB_2" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_12" Name="GPP_E_12_USB2_OCB_3" CFG0_offset="0x1e0" CFG1_offset="0x1e4" Ball="NK" PWR="GPP_E" Bump="USB2_OCB_3" Module="MiscE1" Validate="true" />
        <Pin No="GPP_E_13" Name="GPP_E_13_DDSP_HPD_0" CFG0_offset="0x1e8" CFG1_offset="0x1ec" Ball="NK" PWR="GPP_E" Bump="DDSP_HPD_0" Module="MiscE2" Validate="true" />
        <Pin No="GPP_E_14" Name="GPP_E_14_DDSP_HPD_1" CFG0_offset="0x1f0" CFG1_offset="0x1f4" Ball="NK" PWR="GPP_E" Bump="DDSP_HPD_1" Module="MiscE2" Validate="true" />
        <Pin No="GPP_E_15" Name="GPP_E_15_DDSP_HPD_2" CFG0_offset="0x1f8" CFG1_offset="0x1fc" Ball="NK" PWR="GPP_E" Bump="DDSP_HPD_2" Module="MiscE2" Validate="true" />
        <Pin No="GPP_E_16" Name="GPP_E_16_DDSP_HPD_3" CFG0_offset="0x200" CFG1_offset="0x204" Ball="NK" PWR="GPP_E" Bump="DDSP_HPD_3" Module="MiscE2" Validate="true" />
        <Pin No="GPP_E_17" Name="GPP_E_17_EDP_HPD" CFG0_offset="0x208" CFG1_offset="0x20c" Ball="NK" PWR="GPP_E" Bump="EDP_HPD" Module="MiscE2" Validate="true" />
        <Pin No="GPP_E_18" Name="GPP_E_18_DDPB_CTRLCLK" CFG0_offset="0x210" CFG1_offset="0x214" Ball="NK" PWR="GPP_E" Bump="DDPB_CTRLCLK" Module="Display" Validate="true" />
        <Pin No="GPP_E_19" Name="GPP_E_19_DDPB_CTRLDATA" CFG0_offset="0x218" CFG1_offset="0x21c" Ball="NK" PWR="GPP_E" Bump="DDPB_CTRLDATA" Module="Display" Validate="true" />
        <Pin No="GPP_E_20" Name="GPP_E_20_DDPC_CTRLCLK" CFG0_offset="0x220" CFG1_offset="0x224" Ball="NK" PWR="GPP_E" Bump="DDPC_CTRLCLK" Module="Display" Validate="true" />
        <Pin No="GPP_E_21" Name="GPP_E_21_DDPC_CTRLDATA" CFG0_offset="0x228" CFG1_offset="0x22c" Ball="NK" PWR="GPP_E" Bump="DDPC_CTRLDATA" Module="Display" Validate="true" />
        <Pin No="GPP_E_22" Name="GPP_E_22_DDPD_CTRLCLK" CFG0_offset="0x230" CFG1_offset="0x234" Ball="NK" PWR="GPP_E" Bump="DDPD_CTRLCLK" Module="Display" Validate="true" />
        <Pin No="GPP_E_23" Name="GPP_E_23_DDPD_CTRLDATA" CFG0_offset="0x238" CFG1_offset="0x23c" Ball="NK" PWR="GPP_E" Bump="DDPD_CTRLDATA" Module="Display" Validate="true" />
      </Pins>
    </Community>
    <Community name="Community 2" max="12" BaseAddress="0xAD0400" SBBaseAddress="0x0000" SBPort="0x00">
      <Pins>
        <Pin No="GPD_00" Name="GPD_0_BATLOWB" CFG0_offset="0x000" CFG1_offset="0x004" Ball="NK" PWR="GPD" Bump="BATLOWB" Module="DSW" Validate="true" />
        <Pin No="GPD_01" Name="GPD_1_ACPRESENT" CFG0_offset="0x008" CFG1_offset="0x00c" Ball="NK" PWR="GPD" Bump="ACPRESENT" Module="DSW" Validate="true" />
        <Pin No="GPD_02" Name="GPD_2_LAN_WAKEB" CFG0_offset="0x010" CFG1_offset="0x014" Ball="NK" PWR="GPD" Bump="LAN_WAKEB" Module="DSW" Validate="true" />
        <Pin No="GPD_03" Name="GPD_3_PWRBTNB" CFG0_offset="0x018" CFG1_offset="0x01c" Ball="NK" PWR="GPD" Bump="PWRBTNB" Module="DSW" Validate="true" />
        <Pin No="GPD_04" Name="GPD_4_SLP_S3B" CFG0_offset="0x020" CFG1_offset="0x024" Ball="NK" PWR="GPD" Bump="SLP_S3B" Module="DSW" Validate="true" />
        <Pin No="GPD_05" Name="GPD_5_SLP_S4B" CFG0_offset="0x028" CFG1_offset="0x02c" Ball="NK" PWR="GPD" Bump="SLP_S4B" Module="DSW" Validate="true" />
        <Pin No="GPD_06" Name="GPD_6_SLP_AB" CFG0_offset="0x030" CFG1_offset="0x034" Ball="NK" PWR="GPD" Bump="SLP_AB" Module="DSW" Validate="true" />
        <Pin No="GPD_07" Name="GPD_7_USB2_WAKEOUTB" CFG0_offset="0x038" CFG1_offset="0x03c" Ball="NK" PWR="GPD" Bump="USB2_WAKEOUTB" Module="DSW" Validate="true" />
        <Pin No="GPD_08" Name="GPD_8_SUSCLK" CFG0_offset="0x040" CFG1_offset="0x044" Ball="NK" PWR="GPD" Bump="SUSCLK" Module="DSW" Validate="true" />
        <Pin No="GPD_09" Name="GPD_9_SLP_WLANB" CFG0_offset="0x048" CFG1_offset="0x04c" Ball="NK" PWR="GPD" Bump="SLP_WLANB" Module="DSW" Validate="true" />
        <Pin No="GPD_10" Name="GPD_10_SLP_S5B" CFG0_offset="0x050" CFG1_offset="0x054" Ball="NK" PWR="GPD" Bump="SLP_S5B" Module="DSW" Validate="true" />
        <Pin No="GPD_11" Name="GPD_11_LANPHYPC" CFG0_offset="0x058" CFG1_offset="0x05c" Ball="NK" PWR="GPD" Bump="LANPHYPC" Module="DSW" Validate="true" />
      </Pins>
    </Community>
    <Community name="Community 3" max="32" BaseAddress="0xAC0400" SBBaseAddress="0x0000" SBPort="0x00">
      <Pins>
        <Pin No="GPP_F_00" Name="GPP_F_0_SSP2_SCLK" CFG0_offset="0x000" CFG1_offset="0x004" Ball="BP8" PWR="GPP_F" Bump="SSP2_SCLK" Module="SSP" Validate="true" />
        <Pin No="GPP_F_01" Name="GPP_F_1_SSP2_SFRM" CFG0_offset="0x008" CFG1_offset="0x00c" Ball="BU5" PWR="GPP_F" Bump="SSP2_SFRM" Module="SSP" Validate="true" />
        <Pin No="GPP_F_02" Name="GPP_F_2_SSP2_TXD" CFG0_offset="0x010" CFG1_offset="0x014" Ball="NK" PWR="GPP_F" Bump="SSP2_TXD" Module="SSP" Validate="true" />
        <Pin No="GPP_F_03" Name="GPP_F_3_SSP2_RXD" CFG0_offset="0x018" CFG1_offset="0x01c" Ball="NK" PWR="GPP_F" Bump="SSP2_RXD" Module="SSP" Validate="true" />
        <Pin No="GPP_F_04" Name="GPP_F_4_I2C2_SDA" CFG0_offset="0x020" CFG1_offset="0x024" Ball="NK" PWR="GPP_F" Bump="I2C2_SDA" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_05" Name="GPP_F_5_I2C2_SCL" CFG0_offset="0x028" CFG1_offset="0x02c" Ball="NK" PWR="GPP_F" Bump="I2C2_SCL" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_06" Name="GPP_F_6_I2C3_SDA" CFG0_offset="0x030" CFG1_offset="0x034" Ball="NK" PWR="GPP_F" Bump="I2C3_SDA" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_07" Name="GPP_F_7_I2C3_SCL" CFG0_offset="0x038" CFG1_offset="0x03c" Ball="NK" PWR="GPP_F" Bump="I2C3_SCL" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_08" Name="GPP_F_8_I2C4_SDA" CFG0_offset="0x040" CFG1_offset="0x044" Ball="NK" PWR="GPP_F" Bump="I2C4_SDA" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_09" Name="GPP_F_9_I2C4_SCL" CFG0_offset="0x048" CFG1_offset="0x04c" Ball="NK" PWR="GPP_F" Bump="I2C4_SCL" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_10" Name="GPP_F_10_I2C5_SDA_ISH_I2C2_SDA" CFG0_offset="0x050" CFG1_offset="0x054" Ball="NK" PWR="GPP_F" Bump="I2C5_SDA_ISH_I2C2_SDA" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_11" Name="GPP_F_11_I2C5_SCL_ISH_I2C2_SCL" CFG0_offset="0x058" CFG1_offset="0x05c" Ball="NK" PWR="GPP_F" Bump="I2C5_SCL_ISH_I2C2_SCL" Module="I2C2" Validate="true" />
        <Pin No="GPP_F_12" Name="GPP_F_12_EMMC_CMD" CFG0_offset="0x060" CFG1_offset="0x064" Ball="NK" PWR="GPP_F" Bump="EMMC_CMD" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_13" Name="GPP_F_13_EMMC_DATA0" CFG0_offset="0x068" CFG1_offset="0x06c" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA0" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_14" Name="GPP_F_14_EMMC_DATA1" CFG0_offset="0x070" CFG1_offset="0x074" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA1" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_15" Name="GPP_F_15_EMMC_DATA2" CFG0_offset="0x078" CFG1_offset="0x07c" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA2" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_16" Name="GPP_F_16_EMMC_DATA3" CFG0_offset="0x080" CFG1_offset="0x084" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA3" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_17" Name="GPP_F_17_EMMC_DATA4" CFG0_offset="0x088" CFG1_offset="0x08c" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA4" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_18" Name="GPP_F_18_EMMC_DATA5" CFG0_offset="0x090" CFG1_offset="0x094" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA5" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_19" Name="GPP_F_19_EMMC_DATA6" CFG0_offset="0x098" CFG1_offset="0x09c" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA6" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_20" Name="GPP_F_20_EMMC_DATA7" CFG0_offset="0x0a0" CFG1_offset="0x0a4" Ball="NK" PWR="GPP_F" Bump="EMMC_DATA7" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_21" Name="GPP_F_21_EMMC_RCLK" CFG0_offset="0x0a8" CFG1_offset="0x0ac" Ball="NK" PWR="GPP_F" Bump="EMMC_RCLK" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_22" Name="GPP_F_22_EMMC_CLK" CFG0_offset="0x0b0" CFG1_offset="0x0b4" Ball="NK" PWR="GPP_F" Bump="EMMC_CLK" Module="EMMC" Validate="true" />
        <Pin No="GPP_F_23" Name="GPP_F_23" CFG0_offset="0x0b8" CFG1_offset="0x0bc" Ball="NK" PWR="GPP_F" Bump="GPP_F_23" Module="EMMC" Validate="true" />
        <Pin No="GPP_G_00" Name="GPP_G_0_SD_CMD" CFG0_offset="0x0c0" CFG1_offset="0x0c4" Ball="NK" PWR="GPP_G" Bump="SD_CMD" Module="SD" Validate="true" />
        <Pin No="GPP_G_01" Name="GPP_G_1_SD_DATA0" CFG0_offset="0x0c8" CFG1_offset="0x0cc" Ball="NK" PWR="GPP_G" Bump="SD_DATA0" Module="SD" Validate="true" />
        <Pin No="GPP_G_02" Name="GPP_G_2_SD_DATA1" CFG0_offset="0x0d0" CFG1_offset="0x0d4" Ball="NK" PWR="GPP_G" Bump="SD_DATA1" Module="SD" Validate="true" />
        <Pin No="GPP_G_03" Name="GPP_G_3_SD_DATA2" CFG0_offset="0x0d8" CFG1_offset="0x0dc" Ball="NK" PWR="GPP_G" Bump="SD_DATA2" Module="SD" Validate="true" />
        <Pin No="GPP_G_04" Name="GPP_G_4_SD_DATA3" CFG0_offset="0x0e0" CFG1_offset="0x0e4" Ball="NK" PWR="GPP_G" Bump="SD_DATA3" Module="SD" Validate="true" />
        <Pin No="GPP_G_05" Name="GPP_G_5_SD_CDB" CFG0_offset="0x0e8" CFG1_offset="0x0ec" Ball="NK" PWR="GPP_G" Bump="SD_CDB" Module="SD" Validate="true" />
        <Pin No="GPP_G_06" Name="GPP_G_6_SD_CLK" CFG0_offset="0x0f0" CFG1_offset="0x0f4" Ball="NK" PWR="GPP_G" Bump="SD_CLK" Module="SD" Validate="true" />
        <Pin No="GPP_G_07" Name="GPP_G_7_SD_WP" CFG0_offset="0x0f8" CFG1_offset="0x0fc" Ball="NK" PWR="GPP_G" Bump="SD_WP" Module="SD" Validate="true" />
      </Pins>
    </Community>
  </GPIO>
  <GPIOPadRstCfg>
    <PadRstCfg>Powergood</PadRstCfg>
    <PadRstCfg>DeepGPIOReset</PadRstCfg>
    <PadRstCfg>GPIOReset</PadRstCfg>
    <PadRstCfg>Reserved</PadRstCfg>
  </GPIOPadRstCfg>
  <GPIORXPadStSel>
    <RXPadStSel>RawRX</RXPadStSel>
    <RXPadStSel>InternalRX</RXPadStSel>
  </GPIORXPadStSel>
  <GPIORXRAW1>
    <RXRAW1>NoOverride</RXRAW1>
    <RXRAW1>RXDriveInternally</RXRAW1>
  </GPIORXRAW1>
  <GPIORxEvCfg>
    <RxEvCfg>Level</RxEvCfg>
    <RxEvCfg>Edge</RxEvCfg>
    <RxEvCfg>Disabled</RxEvCfg>
    <RxEvCfg>Either</RxEvCfg>
  </GPIORxEvCfg>
  <GPIORxInvert>
    <RxInvert>NoInversion</RxInvert>
    <RxInvert>Inversion</RxInvert>
  </GPIORxInvert>
  <GPIORouteIOxAPIC>
    <RouteIOxAPIC>NoPeripheralIRQ</RouteIOxAPIC>
    <RouteIOxAPIC>PeripheralIRQ</RouteIOxAPIC>
  </GPIORouteIOxAPIC>
  <GPIORoutSCI>
    <RouteSCI>No SCI Routing</RouteSCI>
    <RouteSCI>SCI Routing</RouteSCI>
  </GPIORoutSCI>
  <GPIORoutSMI>
    <RouteSMI>No SMI Routing</RouteSMI>
    <RouteSMI>SMI Routing</RouteSMI>
  </GPIORoutSMI>
  <GPIORoutNMI>
    <RouteNMI>No NMI Routing</RouteNMI>
    <RouteNMI>NMI Routing</RouteNMI>
  </GPIORoutNMI>
  <GPIORxDisable>
    <RxDisable>Enable</RxDisable>
    <RxDisable>Disable</RxDisable>
  </GPIORxDisable>
  <GPIOTxDisable>
    <TxDisable>Enable</TxDisable>
    <TxDisable>Disable</TxDisable>
  </GPIOTxDisable>
  <GPIOTxState>
    <TxState>Level 0</TxState>
    <TxState>Level 1</TxState>
  </GPIOTxState>
  <GPIORxState>
    <RxState>Level 0</RxState>
    <RxState>Level 1</RxState>
  </GPIORxState>
  <GPIOPullType>
    <PullType>None</PullType>
    <PullType>5k Pulldown</PullType>
    <PullType>20kPulldown</PullType>
    <PullType>1k Pullup</PullType>
    <PullType>2k Pullup</PullType>
    <PullType>5k Pullup</PullType>
    <PullType>20kPullup</PullType>
    <PullType>1k_2k Pullup</PullType>
    <PullType>Native_padmode</PullType>
  </GPIOPullType>
  <GPIOInterrupt>
	<Interrupt>0h</Interrupt>
	<Interrupt>1h</Interrupt>
	<Interrupt>2h</Interrupt>
	<Interrupt>3h</Interrupt>
	<Interrupt>4h</Interrupt>
	<Interrupt>5h</Interrupt>
	<Interrupt>6h</Interrupt>
	<Interrupt>7h</Interrupt>
	<Interrupt>8h</Interrupt>
	<Interrupt>9h</Interrupt>
	<Interrupt>Ah</Interrupt>
	<Interrupt>Bh</Interrupt>
	<Interrupt>Ch</Interrupt>
	<Interrupt>Dh</Interrupt>
	<Interrupt>Eh</Interrupt>
	<Interrupt>Fh</Interrupt>
	<Interrupt>10h</Interrupt>
	<Interrupt>11h</Interrupt>
	<Interrupt>12h</Interrupt>
	<Interrupt>13h</Interrupt>
	<Interrupt>14h</Interrupt>
	<Interrupt>15h</Interrupt>
	<Interrupt>16h</Interrupt>
	<Interrupt>17h</Interrupt>
	<Interrupt>18h</Interrupt>
	<Interrupt>19h</Interrupt>
	<Interrupt>1Ah</Interrupt>
	<Interrupt>1Bh</Interrupt>
	<Interrupt>1Ch</Interrupt>
	<Interrupt>1Dh</Interrupt>
	<Interrupt>1Eh</Interrupt>
	<Interrupt>1Fh</Interrupt>
	<Interrupt>20h</Interrupt>
	<Interrupt>21h</Interrupt>
	<Interrupt>22h</Interrupt>
	<Interrupt>23h</Interrupt>
	<Interrupt>24h</Interrupt>
	<Interrupt>25h</Interrupt>
	<Interrupt>26h</Interrupt>
	<Interrupt>27h</Interrupt>
	<Interrupt>28h</Interrupt>
	<Interrupt>29h</Interrupt>
	<Interrupt>2Ah</Interrupt>
	<Interrupt>2Bh</Interrupt>
	<Interrupt>2Ch</Interrupt>
	<Interrupt>2Dh</Interrupt>
	<Interrupt>2Eh</Interrupt>
	<Interrupt>2Fh</Interrupt>
	<Interrupt>30h</Interrupt>
	<Interrupt>31h</Interrupt>
	<Interrupt>32h</Interrupt>
	<Interrupt>33h</Interrupt>
	<Interrupt>34h</Interrupt>
	<Interrupt>35h</Interrupt>
	<Interrupt>36h</Interrupt>
	<Interrupt>37h</Interrupt>
	<Interrupt>38h</Interrupt>
	<Interrupt>39h</Interrupt>
	<Interrupt>3Ah</Interrupt>
	<Interrupt>3Bh</Interrupt>
	<Interrupt>3Ch</Interrupt>
	<Interrupt>3Dh</Interrupt>
	<Interrupt>3Eh</Interrupt>
	<Interrupt>3Fh</Interrupt>
	<Interrupt>40h</Interrupt>
	<Interrupt>41h</Interrupt>
	<Interrupt>42h</Interrupt>
	<Interrupt>43h</Interrupt>
	<Interrupt>44h</Interrupt>
	<Interrupt>45h</Interrupt>
	<Interrupt>46h</Interrupt>
	<Interrupt>47h</Interrupt>
	<Interrupt>48h</Interrupt>
	<Interrupt>49h</Interrupt>
	<Interrupt>4Ah</Interrupt>
	<Interrupt>4Bh</Interrupt>
	<Interrupt>4Ch</Interrupt>
	<Interrupt>4Dh</Interrupt>
	<Interrupt>4Eh</Interrupt>
	<Interrupt>4Fh</Interrupt>
	<Interrupt>50h</Interrupt>
	<Interrupt>51h</Interrupt>
	<Interrupt>52h</Interrupt>
	<Interrupt>53h</Interrupt>
	<Interrupt>54h</Interrupt>
	<Interrupt>55h</Interrupt>
	<Interrupt>56h</Interrupt>
	<Interrupt>57h</Interrupt>
	<Interrupt>58h</Interrupt>
	<Interrupt>59h</Interrupt>
	<Interrupt>5Ah</Interrupt>
	<Interrupt>5Bh</Interrupt>
	<Interrupt>5Ch</Interrupt>
	<Interrupt>5Dh</Interrupt>
	<Interrupt>5Eh</Interrupt>
	<Interrupt>5Fh</Interrupt>
	<Interrupt>60h</Interrupt>
	<Interrupt>61h</Interrupt>
	<Interrupt>62h</Interrupt>
	<Interrupt>63h</Interrupt>
	<Interrupt>64h</Interrupt>
	<Interrupt>65h</Interrupt>
	<Interrupt>66h</Interrupt>
	<Interrupt>67h</Interrupt>
	<Interrupt>68h</Interrupt>
	<Interrupt>69h</Interrupt>
	<Interrupt>6Ah</Interrupt>
	<Interrupt>6Bh</Interrupt>
	<Interrupt>6Ch</Interrupt>
	<Interrupt>6Dh</Interrupt>
	<Interrupt>6Eh</Interrupt>
	<Interrupt>6Fh</Interrupt>
	<Interrupt>70h</Interrupt>
	<Interrupt>71h</Interrupt>
	<Interrupt>72h</Interrupt>
	<Interrupt>73h</Interrupt>
	<Interrupt>74h</Interrupt>
	<Interrupt>75h</Interrupt>
	<Interrupt>76h</Interrupt>
	<Interrupt>77h</Interrupt>
	<Interrupt>78h</Interrupt>
	<Interrupt>79h</Interrupt>
	<Interrupt>7Ah</Interrupt>
	<Interrupt>7Bh</Interrupt>
	<Interrupt>7Ch</Interrupt>
	<Interrupt>7Dh</Interrupt>
	<Interrupt>7Eh</Interrupt>
	<Interrupt>7Fh</Interrupt>  
  </GPIOInterrupt>
  <GPIOFunctions>
    <Function>GPIO Mode</Function>
    <Function>Native Fn1</Function>
    <Function>Native Fn2</Function>
    <Function>Native Fn3</Function>
  </GPIOFunctions>
  <GPIOTxRxEnConfig>
    <TxRxEnConfig>PadMode Controls Tx and Rx</TxRxEnConfig>
    <TxRxEnConfig>Fn Controls Tx and Rx Set to 0</TxRxEnConfig>
    <TxRxEnConfig>Fn Controls Tx and Rx Set to 1</TxRxEnConfig>
    <TxRxEnConfig>Fn Controls Tx and Rx Always Enabled</TxRxEnConfig>
  </GPIOTxRxEnConfig>    
</SkylakeXML>