============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:20 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         409 12154.781 675334.612 687489.393 
  TOP                        409 12154.781 650469.566 662624.346 
    stoch2bin                139  5470.874 274038.282 279509.156 
      inc_add_23_27_1         27  1281.837  16846.551  18128.387 
    genblk1[2].genblk1.sng    91  2242.363 116652.565 118894.927 
      ctr                     51  1928.590  99990.209 101918.799 
    genblk1[1].genblk1.sng    90  2222.609 124979.368 127201.977 
      ctr                     50  1908.837 108457.436 110366.273 
    genblk1[0].genblk1.sng    87  2187.722 124771.776 126959.498 
      ctr                     47  1873.950 108791.176 110665.126 

