0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA_study/projects/ip_cores/ip_cores.ip_user_files/ip/dfifo_1/sim/dfifo_1.v,1672038828,verilog,,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/new/fifo.v,,dfifo_1,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/access_pkg.sv,1672039634,systemVerilog,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/checker_pkg.sv;D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv;D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/test_pkg.sv,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/rpt_pkg.sv,,access_pkg,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/checker_pkg.sv,1672039294,systemVerilog,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv;D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/test_pkg.sv,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/test_pkg.sv,,checker_pkg,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/rpt_pkg.sv,1672035910,systemVerilog,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/checker_pkg.sv;D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv;D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/test_pkg.sv,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/checker_pkg.sv,,rpt_pkg,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv,1672039138,systemVerilog,,,,read_intf;tb_fifo;write_intf,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/test_pkg.sv,1672037147,systemVerilog,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_fifo/tb_fifo.sv,,test_pkg,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_pll.v,1669879225,verilog,,,,tb_pll,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/pll_ip/pll_ip.v,1669877152,verilog,,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/new/pll.v,,pll_ip,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/pll_ip/pll_ip_clk_wiz.v,1669877151,verilog,,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/pll_ip/pll_ip.v,,pll_ip_clk_wiz,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/new/fifo.v,1672038886,verilog,,,,fifo,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/new/pll.v,1669879141,verilog,,D:/FPGA_study/projects/ip_cores/ip_cores.srcs/sim_1/new/tb_pll.v,,pll,,,../../../../ip_cores.srcs/sources_1/ip/pll_ip,,,,,
