

================================================================
== Vitis HLS Report for 'fft32_Pipeline_4'
================================================================
* Date:           Tue Jun 24 23:16:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    105|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|    132|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_76_p2       |         +|   0|  0|  10|           2|           1|
    |icmp_ln114_fu_126_p2     |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln18_1_fu_82_p2     |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln18_2_fu_88_p2     |      icmp|   0|  0|  11|           2|           3|
    |select_ln18_1_fu_94_p3   |    select|   0|  0|  16|           1|           1|
    |select_ln18_2_fu_102_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln18_4_fu_110_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln18_5_fu_118_p3  |    select|   0|  0|  16|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 105|          12|          11|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_ln114_load  |   9|          2|    2|          4|
    |phi_ln114_fu_36                  |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  27|          6|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |phi_ln114_fu_36   |   2|   0|    2|          0|
    |w_imag_1_0_fu_48  |  16|   0|   16|          0|
    |w_imag_2_0_fu_52  |  16|   0|   16|          0|
    |w_real_1_0_fu_40  |  16|   0|   16|          0|
    |w_real_2_0_fu_44  |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  68|   0|   68|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|   fft32_Pipeline_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|   fft32_Pipeline_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|   fft32_Pipeline_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|   fft32_Pipeline_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|   fft32_Pipeline_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|   fft32_Pipeline_4|  return value|
|select_ln18_out           |  out|   16|      ap_vld|    select_ln18_out|       pointer|
|select_ln18_out_ap_vld    |  out|    1|      ap_vld|    select_ln18_out|       pointer|
|select_ln18_1_out         |  out|   16|      ap_vld|  select_ln18_1_out|       pointer|
|select_ln18_1_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_1_out|       pointer|
|select_ln18_2_out         |  out|   16|      ap_vld|  select_ln18_2_out|       pointer|
|select_ln18_2_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_2_out|       pointer|
|select_ln18_3_out         |  out|   16|      ap_vld|  select_ln18_3_out|       pointer|
|select_ln18_3_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_3_out|       pointer|
|select_ln18_4_out         |  out|   16|      ap_vld|  select_ln18_4_out|       pointer|
|select_ln18_4_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_4_out|       pointer|
|select_ln18_5_out         |  out|   16|      ap_vld|  select_ln18_5_out|       pointer|
|select_ln18_5_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_5_out|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

