
joystick_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009310  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  080094a0  080094a0  000194a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098f8  080098f8  00020364  2**0
                  CONTENTS
  4 .ARM          00000000  080098f8  080098f8  00020364  2**0
                  CONTENTS
  5 .preinit_array 00000000  080098f8  080098f8  00020364  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098f8  080098f8  000198f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098fc  080098fc  000198fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000364  20000000  08009900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020364  2**0
                  CONTENTS
 10 .bss          000005b0  20000364  20000364  00020364  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000914  20000914  00020364  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020364  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020394  2**0
                  CONTENTS, READONLY
 14 .debug_info   000135ab  00000000  00000000  000203d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002d05  00000000  00000000  00033982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012c0  00000000  00000000  00036688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e81  00000000  00000000  00037948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001fe05  00000000  00000000  000387c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017459  00000000  00000000  000585ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bae10  00000000  00000000  0006fa27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000064ac  00000000  00000000  0012a838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00130ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000364 	.word	0x20000364
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009488 	.word	0x08009488

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000368 	.word	0x20000368
 80001cc:	08009488 	.word	0x08009488

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <enable_clocks>:
uint16_t x_coordinate = 0;
uint16_t y_coordinate = 0;


// enable the clocks for desired peripherals (GPIOA, C and E)
void enable_clocks() {
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <enable_clocks+0x1c>)
 8000cfa:	695b      	ldr	r3, [r3, #20]
 8000cfc:	4a04      	ldr	r2, [pc, #16]	; (8000d10 <enable_clocks+0x1c>)
 8000cfe:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000d02:	6153      	str	r3, [r2, #20]
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000

08000d14 <initialise_board>:

// initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_board() {
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0

	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000d1a:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <initialise_board+0x20>)
 8000d1c:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f245 5255 	movw	r2, #21845	; 0x5555
 8000d24:	801a      	strh	r2, [r3, #0]
}
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	48001002 	.word	0x48001002

08000d38 <ContinuousReadSingleChannelADC>:
//
//		SerialOutputString(string_to_send2, &USART1_PORT);
	}
}

void ContinuousReadSingleChannelADC() {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0

	// get a pointer to the location of the LEDs
	uint8_t *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000d3e:	4b90      	ldr	r3, [pc, #576]	; (8000f80 <ContinuousReadSingleChannelADC+0x248>)
 8000d40:	60bb      	str	r3, [r7, #8]

	// enable the clock for ADC1
	RCC->AHBENR |= RCC_AHBENR_ADC12EN;
 8000d42:	4b90      	ldr	r3, [pc, #576]	; (8000f84 <ContinuousReadSingleChannelADC+0x24c>)
 8000d44:	695b      	ldr	r3, [r3, #20]
 8000d46:	4a8f      	ldr	r2, [pc, #572]	; (8000f84 <ContinuousReadSingleChannelADC+0x24c>)
 8000d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d4c:	6153      	str	r3, [r2, #20]

	// set to synchronise the ADC with the clock
	ADC12_COMMON->CCR |= ADC12_CCR_CKMODE_0;
 8000d4e:	4b8e      	ldr	r3, [pc, #568]	; (8000f88 <ContinuousReadSingleChannelADC+0x250>)
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	4a8d      	ldr	r2, [pc, #564]	; (8000f88 <ContinuousReadSingleChannelADC+0x250>)
 8000d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d58:	6093      	str	r3, [r2, #8]

	// ADEN must be = 0 for configuration (is the default)
	ADC1->CR &= ~ADC_CR_ADVREGEN; // clear voltage regulator enable
 8000d5a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d64:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000d68:	6093      	str	r3, [r2, #8]
	ADC1->CR |= ADC_CR_ADVREGEN_0; // set ADVREGEN TO 01
 8000d6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d78:	6093      	str	r3, [r2, #8]
	ADC1->CR &= ~ADC_CR_ADCALDIF; // clear bit to enable Single-ended-input
 8000d7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d84:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000d88:	6093      	str	r3, [r2, #8]

	// calibrate the ADC (self calibration routine)
	ADC1->CR |= ADC_CR_ADCAL;
 8000d8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d98:	6093      	str	r3, [r2, #8]
	while((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL); // Waiting for the calibration to finish
 8000d9a:	bf00      	nop
 8000d9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000da6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000daa:	d0f7      	beq.n	8000d9c <ContinuousReadSingleChannelADC+0x64>

	// select the channel, only one conversion so it goes in
	//  the first conversion slot (SQ1)
	//  and the L value should be 0 (L=0000 does one conversion only)
	ADC1->SQR1 = 0; // clear any existing channel requests
 8000dac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000db0:	2200      	movs	r2, #0
 8000db2:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR1 |= 0x02 << ADC_SQR1_SQ1_Pos; // request channel 2
 8000db4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dc2:	6313      	str	r3, [r2, #48]	; 0x30
	ADC1->SQR1 |= 0x00 << ADC_SQR1_L_Pos; // set the number of channels to read
 8000dc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dc8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	6313      	str	r3, [r2, #48]	; 0x30

	// continuous mode
	ADC1->CFGR |= ADC_CFGR_CONT;
 8000dd0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dde:	60d3      	str	r3, [r2, #12]

	// Enable ADC
	ADC1->CR |= ADC_CR_ADEN;
 8000de0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	6093      	str	r3, [r2, #8]

	while (ADC1->ISR == 0); //Wait the ADC to be ready.
 8000df0:	bf00      	nop
 8000df2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d0fa      	beq.n	8000df2 <ContinuousReadSingleChannelADC+0xba>

	// request the process to start
	// only need once in continuous mode
	ADC1->CR |= ADC_CR_ADSTART;
 8000dfc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e06:	f043 0304 	orr.w	r3, r3, #4
 8000e0a:	6093      	str	r3, [r2, #8]

	ADC2->CR &= ~ADC_CR_ADVREGEN; // clear voltage regulator enable
 8000e0c:	4b5f      	ldr	r3, [pc, #380]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	4a5e      	ldr	r2, [pc, #376]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e12:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000e16:	6093      	str	r3, [r2, #8]
	ADC2->CR |= ADC_CR_ADVREGEN_0; // set ADVREGEN TO 01
 8000e18:	4b5c      	ldr	r3, [pc, #368]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	4a5b      	ldr	r2, [pc, #364]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e22:	6093      	str	r3, [r2, #8]
	ADC2->CR &= ~ADC_CR_ADCALDIF; // clear bit to enable Single-ended-input
 8000e24:	4b59      	ldr	r3, [pc, #356]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	4a58      	ldr	r2, [pc, #352]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e2a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000e2e:	6093      	str	r3, [r2, #8]

	// calibrate the ADC (self calibration routine)
	ADC2->CR |= ADC_CR_ADCAL;
 8000e30:	4b56      	ldr	r3, [pc, #344]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	4a55      	ldr	r2, [pc, #340]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e3a:	6093      	str	r3, [r2, #8]
	while((ADC2->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL); // Waiting for the calibration to finish
 8000e3c:	bf00      	nop
 8000e3e:	4b53      	ldr	r3, [pc, #332]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000e46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e4a:	d0f8      	beq.n	8000e3e <ContinuousReadSingleChannelADC+0x106>

	// select the channel, only one conversion so it goes in
	//  the first conversion slot (SQ1)
	//  and the L value should be 0 (L=0000 does one conversion only)
	ADC2->SQR1 = 0; // clear any existing channel requests
 8000e4c:	4b4f      	ldr	r3, [pc, #316]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	631a      	str	r2, [r3, #48]	; 0x30
	ADC2->SQR1 |= 0x02 << ADC_SQR1_SQ1_Pos; // request channel 2
 8000e52:	4b4e      	ldr	r3, [pc, #312]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a4d      	ldr	r2, [pc, #308]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
	ADC2->SQR1 |= 0x00 << ADC_SQR1_L_Pos; // set the number of channels to read
 8000e5e:	4b4b      	ldr	r3, [pc, #300]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e60:	4a4a      	ldr	r2, [pc, #296]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e64:	6313      	str	r3, [r2, #48]	; 0x30

	// continuous mode
	ADC2->CFGR |= ADC_CFGR_CONT;
 8000e66:	4b49      	ldr	r3, [pc, #292]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	4a48      	ldr	r2, [pc, #288]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e70:	60d3      	str	r3, [r2, #12]

	// Enable ADC
	ADC2->CR |= ADC_CR_ADEN;
 8000e72:	4b46      	ldr	r3, [pc, #280]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	4a45      	ldr	r2, [pc, #276]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	6093      	str	r3, [r2, #8]

	while (ADC2->ISR == 0); //Wait the ADC to be ready.
 8000e7e:	bf00      	nop
 8000e80:	4b42      	ldr	r3, [pc, #264]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0fb      	beq.n	8000e80 <ContinuousReadSingleChannelADC+0x148>

	// request the process to start
	// only need once in continuous mode
	ADC2->CR |= ADC_CR_ADSTART;
 8000e88:	4b40      	ldr	r3, [pc, #256]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	4a3f      	ldr	r2, [pc, #252]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000e8e:	f043 0304 	orr.w	r3, r3, #4
 8000e92:	6093      	str	r3, [r2, #8]

	uint16_t value_1 = 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	80fb      	strh	r3, [r7, #6]
	uint16_t value_2 = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	80bb      	strh	r3, [r7, #4]

    /* Loop forever */
	for(;;) {

		// Wait for the end of conversion
		while(!(ADC1->ISR &= ADC_ISR_EOC));
 8000e9c:	bf00      	nop
 8000e9e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ea8:	f003 0304 	and.w	r3, r3, #4
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f5      	beq.n	8000e9e <ContinuousReadSingleChannelADC+0x166>
		value_1 = ADC1->DR;
 8000eb2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb8:	80fb      	strh	r3, [r7, #6]

		while(!(ADC2->ISR &= ADC_ISR_EOC));
 8000eba:	bf00      	nop
 8000ebc:	4b33      	ldr	r3, [pc, #204]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a32      	ldr	r2, [pc, #200]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000ec2:	f003 0304 	and.w	r3, r3, #4
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0f7      	beq.n	8000ebc <ContinuousReadSingleChannelADC+0x184>
		value_2 = ADC2->DR;
 8000ecc:	4b2f      	ldr	r3, [pc, #188]	; (8000f8c <ContinuousReadSingleChannelADC+0x254>)
 8000ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed0:	80bb      	strh	r3, [r7, #4]

		uint16_t mapped_value_1 = (1000.0 / (4150.0- 1950.0)) * (value_1 - 1950.0);
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fb25 	bl	8000524 <__aeabi_i2d>
 8000eda:	a321      	add	r3, pc, #132	; (adr r3, 8000f60 <ContinuousReadSingleChannelADC+0x228>)
 8000edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee0:	f7ff f9d2 	bl	8000288 <__aeabi_dsub>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	4610      	mov	r0, r2
 8000eea:	4619      	mov	r1, r3
 8000eec:	a31e      	add	r3, pc, #120	; (adr r3, 8000f68 <ContinuousReadSingleChannelADC+0x230>)
 8000eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef2:	f7ff fb81 	bl	80005f8 <__aeabi_dmul>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	460b      	mov	r3, r1
 8000efa:	4610      	mov	r0, r2
 8000efc:	4619      	mov	r1, r3
 8000efe:	f7ff fe53 	bl	8000ba8 <__aeabi_d2uiz>
 8000f02:	4603      	mov	r3, r0
 8000f04:	807b      	strh	r3, [r7, #2]

		uint16_t mapped_value_2 = (1000.0 / (3900.0- 2200.0)) * (value_2 - 2200.0);
 8000f06:	88bb      	ldrh	r3, [r7, #4]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fb0b 	bl	8000524 <__aeabi_i2d>
 8000f0e:	a318      	add	r3, pc, #96	; (adr r3, 8000f70 <ContinuousReadSingleChannelADC+0x238>)
 8000f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f14:	f7ff f9b8 	bl	8000288 <__aeabi_dsub>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	4619      	mov	r1, r3
 8000f20:	a315      	add	r3, pc, #84	; (adr r3, 8000f78 <ContinuousReadSingleChannelADC+0x240>)
 8000f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f26:	f7ff fb67 	bl	80005f8 <__aeabi_dmul>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	f7ff fe39 	bl	8000ba8 <__aeabi_d2uiz>
 8000f36:	4603      	mov	r3, r0
 8000f38:	81fb      	strh	r3, [r7, #14]
		mapped_value_2 = 1000 - mapped_value_2;
 8000f3a:	89fb      	ldrh	r3, [r7, #14]
 8000f3c:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8000f40:	81fb      	strh	r3, [r7, #14]
		if (mapped_value_2 > 1000) {
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f48:	d901      	bls.n	8000f4e <ContinuousReadSingleChannelADC+0x216>
			mapped_value_2 = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	81fb      	strh	r3, [r7, #14]
		}

		x_coordinate = mapped_value_1;
 8000f4e:	4a10      	ldr	r2, [pc, #64]	; (8000f90 <ContinuousReadSingleChannelADC+0x258>)
 8000f50:	887b      	ldrh	r3, [r7, #2]
 8000f52:	8013      	strh	r3, [r2, #0]
		y_coordinate = mapped_value_2;
 8000f54:	4a0f      	ldr	r2, [pc, #60]	; (8000f94 <ContinuousReadSingleChannelADC+0x25c>)
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	8013      	strh	r3, [r2, #0]

		sendToServos();
 8000f5a:	f000 f829 	bl	8000fb0 <sendToServos>
	for(;;) {
 8000f5e:	e79d      	b.n	8000e9c <ContinuousReadSingleChannelADC+0x164>
 8000f60:	00000000 	.word	0x00000000
 8000f64:	409e7800 	.word	0x409e7800
 8000f68:	d1745d17 	.word	0xd1745d17
 8000f6c:	3fdd1745 	.word	0x3fdd1745
 8000f70:	00000000 	.word	0x00000000
 8000f74:	40a13000 	.word	0x40a13000
 8000f78:	d2d2d2d3 	.word	0xd2d2d2d3
 8000f7c:	3fe2d2d2 	.word	0x3fe2d2d2
 8000f80:	48001015 	.word	0x48001015
 8000f84:	40021000 	.word	0x40021000
 8000f88:	50000300 	.word	0x50000300
 8000f8c:	50000100 	.word	0x50000100
 8000f90:	20000380 	.word	0x20000380
 8000f94:	20000382 	.word	0x20000382

08000f98 <setup_adc>:

	}
}


int setup_adc(void) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	enable_clocks();
 8000f9c:	f7ff feaa 	bl	8000cf4 <enable_clocks>
	initialise_board();
 8000fa0:	f7ff feb8 	bl	8000d14 <initialise_board>
//	SerialInitialise(BAUD_115200, &USART1_PORT, &finished_transmission);
	ContinuousReadSingleChannelADC();
 8000fa4:	f7ff fec8 	bl	8000d38 <ContinuousReadSingleChannelADC>
}
 8000fa8:	bf00      	nop
 8000faa:	4618      	mov	r0, r3
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <sendToServos>:

void sendToServos() {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
	// get joystick values

	// map values
	float x_pos = (float)(x_coordinate)/1000;
 8000fb6:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <sendToServos+0x80>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fc2:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001034 <sendToServos+0x84>
 8000fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fca:	edc7 7a01 	vstr	s15, [r7, #4]
	float y_pos = (float)(y_coordinate)/1000;
 8000fce:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <sendToServos+0x88>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fda:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001034 <sendToServos+0x84>
 8000fde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe2:	edc7 7a00 	vstr	s15, [r7]

	// send axis 1 to position
	servoGoToFractionalPosition(&Servo1, x_pos);
 8000fe6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fea:	4814      	ldr	r0, [pc, #80]	; (800103c <sendToServos+0x8c>)
 8000fec:	f000 fad3 	bl	8001596 <servoGoToFractionalPosition>
	servoGoToFractionalPosition(&Servo2, 1-x_pos);  // inverse
 8000ff0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000ff4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8001000:	480f      	ldr	r0, [pc, #60]	; (8001040 <sendToServos+0x90>)
 8001002:	f000 fac8 	bl	8001596 <servoGoToFractionalPosition>

	// send axis 2 to position
	servoGoToFractionalPosition(&Servo3, y_pos);
 8001006:	ed97 0a00 	vldr	s0, [r7]
 800100a:	480e      	ldr	r0, [pc, #56]	; (8001044 <sendToServos+0x94>)
 800100c:	f000 fac3 	bl	8001596 <servoGoToFractionalPosition>
	servoGoToFractionalPosition(&Servo4, 1-y_pos);  // inverse
 8001010:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001014:	edd7 7a00 	vldr	s15, [r7]
 8001018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101c:	eeb0 0a67 	vmov.f32	s0, s15
 8001020:	4809      	ldr	r0, [pc, #36]	; (8001048 <sendToServos+0x98>)
 8001022:	f000 fab8 	bl	8001596 <servoGoToFractionalPosition>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000380 	.word	0x20000380
 8001034:	447a0000 	.word	0x447a0000
 8001038:	20000382 	.word	0x20000382
 800103c:	20000000 	.word	0x20000000
 8001040:	20000050 	.word	0x20000050
 8001044:	200000a0 	.word	0x200000a0
 8001048:	200000f0 	.word	0x200000f0

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001050:	f000 fe3a 	bl	8001cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001054:	f000 f824 	bl	80010a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001058:	f000 fa1a 	bl	8001490 <MX_GPIO_Init>
  MX_I2C1_Init();
 800105c:	f000 f882 	bl	8001164 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001060:	f000 f8c0 	bl	80011e4 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8001064:	f000 f9f2 	bl	800144c <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8001068:	f000 f8fa 	bl	8001260 <MX_TIM2_Init>
  MX_TIM3_Init();
 800106c:	f000 f972 	bl	8001354 <MX_TIM3_Init>

//  // initialise the gyros
//  BSP_GYRO_Init();

  // start the timers
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001070:	2100      	movs	r1, #0
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <main+0x4c>)
 8001074:	f002 ffd4 	bl	8004020 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001078:	210c      	movs	r1, #12
 800107a:	4807      	ldr	r0, [pc, #28]	; (8001098 <main+0x4c>)
 800107c:	f002 ffd0 	bl	8004020 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001080:	2100      	movs	r1, #0
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <main+0x50>)
 8001084:	f002 ffcc 	bl	8004020 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001088:	2104      	movs	r1, #4
 800108a:	4804      	ldr	r0, [pc, #16]	; (800109c <main+0x50>)
 800108c:	f002 ffc8 	bl	8004020 <HAL_TIM_PWM_Start>

  // init the adc module
  setup_adc();
 8001090:	f7ff ff82 	bl	8000f98 <setup_adc>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001094:	e7fe      	b.n	8001094 <main+0x48>
 8001096:	bf00      	nop
 8001098:	2000043c 	.word	0x2000043c
 800109c:	20000488 	.word	0x20000488

080010a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b09e      	sub	sp, #120	; 0x78
 80010a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010aa:	2228      	movs	r2, #40	; 0x28
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f004 fdad 	bl	8005c0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010c4:	463b      	mov	r3, r7
 80010c6:	223c      	movs	r2, #60	; 0x3c
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f004 fd9f 	bl	8005c0e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80010d0:	2303      	movs	r3, #3
 80010d2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010d4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80010d8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010da:	2300      	movs	r3, #0
 80010dc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010de:	2301      	movs	r3, #1
 80010e0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e2:	2310      	movs	r3, #16
 80010e4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e6:	2302      	movs	r3, #2
 80010e8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010ee:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80010f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80010f4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80010fa:	4618      	mov	r0, r3
 80010fc:	f001 faba 	bl	8002674 <HAL_RCC_OscConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001106:	f000 fa41 	bl	800158c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110a:	230f      	movs	r3, #15
 800110c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110e:	2302      	movs	r3, #2
 8001110:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001116:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800111a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001120:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001124:	2101      	movs	r1, #1
 8001126:	4618      	mov	r0, r3
 8001128:	f002 fae2 	bl	80036f0 <HAL_RCC_ClockConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001132:	f000 fa2b 	bl	800158c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <SystemClock_Config+0xc0>)
 8001138:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 800113e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001142:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001144:	463b      	mov	r3, r7
 8001146:	4618      	mov	r0, r3
 8001148:	f002 fcb8 	bl	8003abc <HAL_RCCEx_PeriphCLKConfig>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001152:	f000 fa1b 	bl	800158c <Error_Handler>
  }
}
 8001156:	bf00      	nop
 8001158:	3778      	adds	r7, #120	; 0x78
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	00020020 	.word	0x00020020

08001164 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001168:	4b1b      	ldr	r3, [pc, #108]	; (80011d8 <MX_I2C1_Init+0x74>)
 800116a:	4a1c      	ldr	r2, [pc, #112]	; (80011dc <MX_I2C1_Init+0x78>)
 800116c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800116e:	4b1a      	ldr	r3, [pc, #104]	; (80011d8 <MX_I2C1_Init+0x74>)
 8001170:	4a1b      	ldr	r2, [pc, #108]	; (80011e0 <MX_I2C1_Init+0x7c>)
 8001172:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001174:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <MX_I2C1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117a:	4b17      	ldr	r3, [pc, #92]	; (80011d8 <MX_I2C1_Init+0x74>)
 800117c:	2201      	movs	r2, #1
 800117e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001180:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <MX_I2C1_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800118c:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <MX_I2C1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001192:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <MX_I2C1_Init+0x74>)
 8001194:	2200      	movs	r2, #0
 8001196:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001198:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <MX_I2C1_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800119e:	480e      	ldr	r0, [pc, #56]	; (80011d8 <MX_I2C1_Init+0x74>)
 80011a0:	f001 f870 	bl	8002284 <HAL_I2C_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011aa:	f000 f9ef 	bl	800158c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ae:	2100      	movs	r1, #0
 80011b0:	4809      	ldr	r0, [pc, #36]	; (80011d8 <MX_I2C1_Init+0x74>)
 80011b2:	f001 f8f6 	bl	80023a2 <HAL_I2CEx_ConfigAnalogFilter>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011bc:	f000 f9e6 	bl	800158c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011c0:	2100      	movs	r1, #0
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_I2C1_Init+0x74>)
 80011c4:	f001 f938 	bl	8002438 <HAL_I2CEx_ConfigDigitalFilter>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011ce:	f000 f9dd 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000384 	.word	0x20000384
 80011dc:	40005400 	.word	0x40005400
 80011e0:	2000090e 	.word	0x2000090e

080011e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <MX_SPI1_Init+0x74>)
 80011ea:	4a1c      	ldr	r2, [pc, #112]	; (800125c <MX_SPI1_Init+0x78>)
 80011ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	; (8001258 <MX_SPI1_Init+0x74>)
 80011f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <MX_SPI1_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80011fc:	4b16      	ldr	r3, [pc, #88]	; (8001258 <MX_SPI1_Init+0x74>)
 80011fe:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001202:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001204:	4b14      	ldr	r3, [pc, #80]	; (8001258 <MX_SPI1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800120a:	4b13      	ldr	r3, [pc, #76]	; (8001258 <MX_SPI1_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_SPI1_Init+0x74>)
 8001212:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001216:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001218:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <MX_SPI1_Init+0x74>)
 800121a:	2208      	movs	r2, #8
 800121c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <MX_SPI1_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <MX_SPI1_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <MX_SPI1_Init+0x74>)
 800122c:	2200      	movs	r2, #0
 800122e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <MX_SPI1_Init+0x74>)
 8001232:	2207      	movs	r2, #7
 8001234:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <MX_SPI1_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <MX_SPI1_Init+0x74>)
 800123e:	2208      	movs	r2, #8
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_SPI1_Init+0x74>)
 8001244:	f002 fdea 	bl	8003e1c <HAL_SPI_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800124e:	f000 f99d 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200003d8 	.word	0x200003d8
 800125c:	40013000 	.word	0x40013000

08001260 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	; 0x28
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001272:	463b      	mov	r3, r7
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
 8001280:	615a      	str	r2, [r3, #20]
 8001282:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001284:	4b32      	ldr	r3, [pc, #200]	; (8001350 <MX_TIM2_Init+0xf0>)
 8001286:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800128a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 800128c:	4b30      	ldr	r3, [pc, #192]	; (8001350 <MX_TIM2_Init+0xf0>)
 800128e:	222f      	movs	r2, #47	; 0x2f
 8001290:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001292:	4b2f      	ldr	r3, [pc, #188]	; (8001350 <MX_TIM2_Init+0xf0>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8001298:	4b2d      	ldr	r3, [pc, #180]	; (8001350 <MX_TIM2_Init+0xf0>)
 800129a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800129e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a0:	4b2b      	ldr	r3, [pc, #172]	; (8001350 <MX_TIM2_Init+0xf0>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a6:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <MX_TIM2_Init+0xf0>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012ac:	4828      	ldr	r0, [pc, #160]	; (8001350 <MX_TIM2_Init+0xf0>)
 80012ae:	f002 fe60 	bl	8003f72 <HAL_TIM_PWM_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80012b8:	f000 f968 	bl	800158c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012c4:	f107 031c 	add.w	r3, r7, #28
 80012c8:	4619      	mov	r1, r3
 80012ca:	4821      	ldr	r0, [pc, #132]	; (8001350 <MX_TIM2_Init+0xf0>)
 80012cc:	f003 fc48 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80012d6:	f000 f959 	bl	800158c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012da:	2360      	movs	r3, #96	; 0x60
 80012dc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ea:	463b      	mov	r3, r7
 80012ec:	2200      	movs	r2, #0
 80012ee:	4619      	mov	r1, r3
 80012f0:	4817      	ldr	r0, [pc, #92]	; (8001350 <MX_TIM2_Init+0xf0>)
 80012f2:	f002 ff95 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80012fc:	f000 f946 	bl	800158c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001300:	463b      	mov	r3, r7
 8001302:	2204      	movs	r2, #4
 8001304:	4619      	mov	r1, r3
 8001306:	4812      	ldr	r0, [pc, #72]	; (8001350 <MX_TIM2_Init+0xf0>)
 8001308:	f002 ff8a 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001312:	f000 f93b 	bl	800158c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001316:	463b      	mov	r3, r7
 8001318:	2208      	movs	r2, #8
 800131a:	4619      	mov	r1, r3
 800131c:	480c      	ldr	r0, [pc, #48]	; (8001350 <MX_TIM2_Init+0xf0>)
 800131e:	f002 ff7f 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8001328:	f000 f930 	bl	800158c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800132c:	463b      	mov	r3, r7
 800132e:	220c      	movs	r2, #12
 8001330:	4619      	mov	r1, r3
 8001332:	4807      	ldr	r0, [pc, #28]	; (8001350 <MX_TIM2_Init+0xf0>)
 8001334:	f002 ff74 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 800133e:	f000 f925 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001342:	4803      	ldr	r0, [pc, #12]	; (8001350 <MX_TIM2_Init+0xf0>)
 8001344:	f000 fa64 	bl	8001810 <HAL_TIM_MspPostInit>

}
 8001348:	bf00      	nop
 800134a:	3728      	adds	r7, #40	; 0x28
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	2000043c 	.word	0x2000043c

08001354 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	; 0x28
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001366:	463b      	mov	r3, r7
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
 8001374:	615a      	str	r2, [r3, #20]
 8001376:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001378:	4b32      	ldr	r3, [pc, #200]	; (8001444 <MX_TIM3_Init+0xf0>)
 800137a:	4a33      	ldr	r2, [pc, #204]	; (8001448 <MX_TIM3_Init+0xf4>)
 800137c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 800137e:	4b31      	ldr	r3, [pc, #196]	; (8001444 <MX_TIM3_Init+0xf0>)
 8001380:	222f      	movs	r2, #47	; 0x2f
 8001382:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b2f      	ldr	r3, [pc, #188]	; (8001444 <MX_TIM3_Init+0xf0>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800138a:	4b2e      	ldr	r3, [pc, #184]	; (8001444 <MX_TIM3_Init+0xf0>)
 800138c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001390:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001392:	4b2c      	ldr	r3, [pc, #176]	; (8001444 <MX_TIM3_Init+0xf0>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001398:	4b2a      	ldr	r3, [pc, #168]	; (8001444 <MX_TIM3_Init+0xf0>)
 800139a:	2200      	movs	r2, #0
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800139e:	4829      	ldr	r0, [pc, #164]	; (8001444 <MX_TIM3_Init+0xf0>)
 80013a0:	f002 fde7 	bl	8003f72 <HAL_TIM_PWM_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80013aa:	f000 f8ef 	bl	800158c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4821      	ldr	r0, [pc, #132]	; (8001444 <MX_TIM3_Init+0xf0>)
 80013be:	f003 fbcf 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80013c8:	f000 f8e0 	bl	800158c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013cc:	2360      	movs	r3, #96	; 0x60
 80013ce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	4619      	mov	r1, r3
 80013e2:	4818      	ldr	r0, [pc, #96]	; (8001444 <MX_TIM3_Init+0xf0>)
 80013e4:	f002 ff1c 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80013ee:	f000 f8cd 	bl	800158c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013f2:	463b      	mov	r3, r7
 80013f4:	2204      	movs	r2, #4
 80013f6:	4619      	mov	r1, r3
 80013f8:	4812      	ldr	r0, [pc, #72]	; (8001444 <MX_TIM3_Init+0xf0>)
 80013fa:	f002 ff11 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001404:	f000 f8c2 	bl	800158c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001408:	463b      	mov	r3, r7
 800140a:	2208      	movs	r2, #8
 800140c:	4619      	mov	r1, r3
 800140e:	480d      	ldr	r0, [pc, #52]	; (8001444 <MX_TIM3_Init+0xf0>)
 8001410:	f002 ff06 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800141a:	f000 f8b7 	bl	800158c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800141e:	463b      	mov	r3, r7
 8001420:	220c      	movs	r2, #12
 8001422:	4619      	mov	r1, r3
 8001424:	4807      	ldr	r0, [pc, #28]	; (8001444 <MX_TIM3_Init+0xf0>)
 8001426:	f002 fefb 	bl	8004220 <HAL_TIM_PWM_ConfigChannel>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001430:	f000 f8ac 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001434:	4803      	ldr	r0, [pc, #12]	; (8001444 <MX_TIM3_Init+0xf0>)
 8001436:	f000 f9eb 	bl	8001810 <HAL_TIM_MspPostInit>

}
 800143a:	bf00      	nop
 800143c:	3728      	adds	r7, #40	; 0x28
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000488 	.word	0x20000488
 8001448:	40000400 	.word	0x40000400

0800144c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001450:	4b0d      	ldr	r3, [pc, #52]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 8001452:	4a0e      	ldr	r2, [pc, #56]	; (800148c <MX_USB_PCD_Init+0x40>)
 8001454:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001456:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 8001458:	2208      	movs	r2, #8
 800145a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800145c:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 800145e:	2202      	movs	r2, #2
 8001460:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001462:	4b09      	ldr	r3, [pc, #36]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 8001464:	2202      	movs	r2, #2
 8001466:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 800146a:	2200      	movs	r2, #0
 800146c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800146e:	4b06      	ldr	r3, [pc, #24]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	; (8001488 <MX_USB_PCD_Init+0x3c>)
 8001476:	f001 f82b 	bl	80024d0 <HAL_PCD_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001480:	f000 f884 	bl	800158c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200004d4 	.word	0x200004d4
 800148c:	40005c00 	.word	0x40005c00

08001490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	; 0x28
 8001494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014a6:	4b37      	ldr	r3, [pc, #220]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	4a36      	ldr	r2, [pc, #216]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014b0:	6153      	str	r3, [r2, #20]
 80014b2:	4b34      	ldr	r3, [pc, #208]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014be:	4b31      	ldr	r3, [pc, #196]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	4a30      	ldr	r2, [pc, #192]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014c8:	6153      	str	r3, [r2, #20]
 80014ca:	4b2e      	ldr	r3, [pc, #184]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d6:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	4a2a      	ldr	r2, [pc, #168]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014e0:	6153      	str	r3, [r2, #20]
 80014e2:	4b28      	ldr	r3, [pc, #160]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ee:	4b25      	ldr	r3, [pc, #148]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	4a24      	ldr	r2, [pc, #144]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f8:	6153      	str	r3, [r2, #20]
 80014fa:	4b22      	ldr	r3, [pc, #136]	; (8001584 <MX_GPIO_Init+0xf4>)
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001506:	4b1f      	ldr	r3, [pc, #124]	; (8001584 <MX_GPIO_Init+0xf4>)
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	4a1e      	ldr	r2, [pc, #120]	; (8001584 <MX_GPIO_Init+0xf4>)
 800150c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001510:	6153      	str	r3, [r2, #20]
 8001512:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <MX_GPIO_Init+0xf4>)
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800151e:	2200      	movs	r2, #0
 8001520:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001524:	4818      	ldr	r0, [pc, #96]	; (8001588 <MX_GPIO_Init+0xf8>)
 8001526:	f000 fe95 	bl	8002254 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800152a:	2337      	movs	r3, #55	; 0x37
 800152c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800152e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	4812      	ldr	r0, [pc, #72]	; (8001588 <MX_GPIO_Init+0xf8>)
 8001540:	f000 fd0e 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8001544:	f64f 7308 	movw	r3, #65288	; 0xff08
 8001548:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	2301      	movs	r3, #1
 800154c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4619      	mov	r1, r3
 800155c:	480a      	ldr	r0, [pc, #40]	; (8001588 <MX_GPIO_Init+0xf8>)
 800155e:	f000 fcff 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001562:	2301      	movs	r3, #1
 8001564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001566:	2300      	movs	r3, #0
 8001568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001578:	f000 fcf2 	bl	8001f60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800157c:	bf00      	nop
 800157e:	3728      	adds	r7, #40	; 0x28
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40021000 	.word	0x40021000
 8001588:	48001000 	.word	0x48001000

0800158c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001590:	b672      	cpsid	i
}
 8001592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001594:	e7fe      	b.n	8001594 <Error_Handler+0x8>

08001596 <servoGoToFractionalPosition>:

// a function to make servo move to a point in its range of motion
// Inputs:
// - Servo*: address of the servo struct being used
// - frac: the fraction of the servos range to go to (0 to 1)
void servoGoToFractionalPosition(Servo *servo, float frac) {
 8001596:	b580      	push	{r7, lr}
 8001598:	b088      	sub	sp, #32
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	ed87 0a00 	vstr	s0, [r7]
	uint32_t max = servo->max_pwm;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	61fb      	str	r3, [r7, #28]
	uint32_t min = servo->min_pwm;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ac:	61bb      	str	r3, [r7, #24]
	float range = (float)(max - min);
 80015ae:	69fa      	ldr	r2, [r7, #28]
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	ee07 3a90 	vmov	s15, r3
 80015b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015bc:	edc7 7a05 	vstr	s15, [r7, #20]

	// map to pwm range
	float pwm = (float)min + range*frac;
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80015ce:	edd7 7a00 	vldr	s15, [r7]
 80015d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015da:	edc7 7a04 	vstr	s15, [r7, #16]
	uint32_t pwm_int = (uint32_t)pwm;
 80015de:	edd7 7a04 	vldr	s15, [r7, #16]
 80015e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e6:	ee17 3a90 	vmov	r3, s15
 80015ea:	60fb      	str	r3, [r7, #12]

	// set the pwm val
	setServoPWM(servo, pwm_int);
 80015ec:	68f9      	ldr	r1, [r7, #12]
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f000 f804 	bl	80015fc <setServoPWM>
}
 80015f4:	bf00      	nop
 80015f6:	3720      	adds	r7, #32
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <setServoPWM>:

void setServoPWM(Servo *servo, uint32_t pwm){
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]

	if (servo->channel == 1) {
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	791b      	ldrb	r3, [r3, #4]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d104      	bne.n	8001618 <setServoPWM+0x1c>
		servo->TIMx->CCR1 = pwm;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	635a      	str	r2, [r3, #52]	; 0x34
		servo->TIMx->CCR3 = pwm;
	}
	else if (servo->channel == 4) {
		servo->TIMx->CCR4 = pwm;
	}
}
 8001616:	e019      	b.n	800164c <setServoPWM+0x50>
	else if (servo->channel == 2) {
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	791b      	ldrb	r3, [r3, #4]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d104      	bne.n	800162a <setServoPWM+0x2e>
		servo->TIMx->CCR2 = pwm;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001628:	e010      	b.n	800164c <setServoPWM+0x50>
	else if (servo->channel == 3) {
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	791b      	ldrb	r3, [r3, #4]
 800162e:	2b03      	cmp	r3, #3
 8001630:	d104      	bne.n	800163c <setServoPWM+0x40>
		servo->TIMx->CCR3 = pwm;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800163a:	e007      	b.n	800164c <setServoPWM+0x50>
	else if (servo->channel == 4) {
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	791b      	ldrb	r3, [r3, #4]
 8001640:	2b04      	cmp	r3, #4
 8001642:	d103      	bne.n	800164c <setServoPWM+0x50>
		servo->TIMx->CCR4 = pwm;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165e:	4b0f      	ldr	r3, [pc, #60]	; (800169c <HAL_MspInit+0x44>)
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	4a0e      	ldr	r2, [pc, #56]	; (800169c <HAL_MspInit+0x44>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6193      	str	r3, [r2, #24]
 800166a:	4b0c      	ldr	r3, [pc, #48]	; (800169c <HAL_MspInit+0x44>)
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_MspInit+0x44>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	4a08      	ldr	r2, [pc, #32]	; (800169c <HAL_MspInit+0x44>)
 800167c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001680:	61d3      	str	r3, [r2, #28]
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <HAL_MspInit+0x44>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800168e:	2007      	movs	r0, #7
 8001690:	f000 fc32 	bl	8001ef8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40021000 	.word	0x40021000

080016a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a17      	ldr	r2, [pc, #92]	; (800171c <HAL_I2C_MspInit+0x7c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d127      	bne.n	8001712 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c2:	4b17      	ldr	r3, [pc, #92]	; (8001720 <HAL_I2C_MspInit+0x80>)
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	4a16      	ldr	r2, [pc, #88]	; (8001720 <HAL_I2C_MspInit+0x80>)
 80016c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016cc:	6153      	str	r3, [r2, #20]
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <HAL_I2C_MspInit+0x80>)
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80016da:	23c0      	movs	r3, #192	; 0xc0
 80016dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016de:	2312      	movs	r3, #18
 80016e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016ea:	2304      	movs	r3, #4
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	480b      	ldr	r0, [pc, #44]	; (8001724 <HAL_I2C_MspInit+0x84>)
 80016f6:	f000 fc33 	bl	8001f60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <HAL_I2C_MspInit+0x80>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	4a08      	ldr	r2, [pc, #32]	; (8001720 <HAL_I2C_MspInit+0x80>)
 8001700:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001704:	61d3      	str	r3, [r2, #28]
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_I2C_MspInit+0x80>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001712:	bf00      	nop
 8001714:	3728      	adds	r7, #40	; 0x28
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40005400 	.word	0x40005400
 8001720:	40021000 	.word	0x40021000
 8001724:	48000400 	.word	0x48000400

08001728 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	; 0x28
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a17      	ldr	r2, [pc, #92]	; (80017a4 <HAL_SPI_MspInit+0x7c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d128      	bne.n	800179c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <HAL_SPI_MspInit+0x80>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	4a16      	ldr	r2, [pc, #88]	; (80017a8 <HAL_SPI_MspInit+0x80>)
 8001750:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001754:	6193      	str	r3, [r2, #24]
 8001756:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <HAL_SPI_MspInit+0x80>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <HAL_SPI_MspInit+0x80>)
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	4a10      	ldr	r2, [pc, #64]	; (80017a8 <HAL_SPI_MspInit+0x80>)
 8001768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800176c:	6153      	str	r3, [r2, #20]
 800176e:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <HAL_SPI_MspInit+0x80>)
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800177a:	23e0      	movs	r3, #224	; 0xe0
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800178a:	2305      	movs	r3, #5
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001798:	f000 fbe2 	bl	8001f60 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	; 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40013000 	.word	0x40013000
 80017a8:	40021000 	.word	0x40021000

080017ac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017bc:	d10c      	bne.n	80017d8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017be:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_TIM_PWM_MspInit+0x5c>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	4a11      	ldr	r2, [pc, #68]	; (8001808 <HAL_TIM_PWM_MspInit+0x5c>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	61d3      	str	r3, [r2, #28]
 80017ca:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <HAL_TIM_PWM_MspInit+0x5c>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017d6:	e010      	b.n	80017fa <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0b      	ldr	r2, [pc, #44]	; (800180c <HAL_TIM_PWM_MspInit+0x60>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d10b      	bne.n	80017fa <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017e2:	4b09      	ldr	r3, [pc, #36]	; (8001808 <HAL_TIM_PWM_MspInit+0x5c>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	4a08      	ldr	r2, [pc, #32]	; (8001808 <HAL_TIM_PWM_MspInit+0x5c>)
 80017e8:	f043 0302 	orr.w	r3, r3, #2
 80017ec:	61d3      	str	r3, [r2, #28]
 80017ee:	4b06      	ldr	r3, [pc, #24]	; (8001808 <HAL_TIM_PWM_MspInit+0x5c>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
}
 80017fa:	bf00      	nop
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000
 800180c:	40000400 	.word	0x40000400

08001810 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08c      	sub	sp, #48	; 0x30
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 031c 	add.w	r3, r7, #28
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001830:	d11e      	bne.n	8001870 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001832:	4b3e      	ldr	r3, [pc, #248]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	4a3d      	ldr	r2, [pc, #244]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800183c:	6153      	str	r3, [r2, #20]
 800183e:	4b3b      	ldr	r3, [pc, #236]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	61bb      	str	r3, [r7, #24]
 8001848:	69bb      	ldr	r3, [r7, #24]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 800184a:	f248 030e 	movw	r3, #32782	; 0x800e
 800184e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800185c:	2301      	movs	r3, #1
 800185e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 031c 	add.w	r3, r7, #28
 8001864:	4619      	mov	r1, r3
 8001866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186a:	f000 fb79 	bl	8001f60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800186e:	e059      	b.n	8001924 <HAL_TIM_MspPostInit+0x114>
  else if(htim->Instance==TIM3)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a2e      	ldr	r2, [pc, #184]	; (8001930 <HAL_TIM_MspPostInit+0x120>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d154      	bne.n	8001924 <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	4b2c      	ldr	r3, [pc, #176]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	4a2b      	ldr	r2, [pc, #172]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001884:	6153      	str	r3, [r2, #20]
 8001886:	4b29      	ldr	r3, [pc, #164]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001892:	4b26      	ldr	r3, [pc, #152]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	4a25      	ldr	r2, [pc, #148]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 8001898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800189c:	6153      	str	r3, [r2, #20]
 800189e:	4b23      	ldr	r3, [pc, #140]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018aa:	4b20      	ldr	r3, [pc, #128]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	4a1f      	ldr	r2, [pc, #124]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 80018b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018b4:	6153      	str	r3, [r2, #20]
 80018b6:	4b1d      	ldr	r3, [pc, #116]	; (800192c <HAL_TIM_MspPostInit+0x11c>)
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018c2:	2310      	movs	r3, #16
 80018c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018d2:	2302      	movs	r3, #2
 80018d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018e0:	f000 fb3e 	bl	8001f60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018e4:	2303      	movs	r3, #3
 80018e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018f4:	2302      	movs	r3, #2
 80018f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 031c 	add.w	r3, r7, #28
 80018fc:	4619      	mov	r1, r3
 80018fe:	480d      	ldr	r0, [pc, #52]	; (8001934 <HAL_TIM_MspPostInit+0x124>)
 8001900:	f000 fb2e 	bl	8001f60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001904:	2340      	movs	r3, #64	; 0x40
 8001906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001914:	2302      	movs	r3, #2
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001918:	f107 031c 	add.w	r3, r7, #28
 800191c:	4619      	mov	r1, r3
 800191e:	4806      	ldr	r0, [pc, #24]	; (8001938 <HAL_TIM_MspPostInit+0x128>)
 8001920:	f000 fb1e 	bl	8001f60 <HAL_GPIO_Init>
}
 8001924:	bf00      	nop
 8001926:	3730      	adds	r7, #48	; 0x30
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40021000 	.word	0x40021000
 8001930:	40000400 	.word	0x40000400
 8001934:	48000400 	.word	0x48000400
 8001938:	48000800 	.word	0x48000800

0800193c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a18      	ldr	r2, [pc, #96]	; (80019bc <HAL_PCD_MspInit+0x80>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d129      	bne.n	80019b2 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <HAL_PCD_MspInit+0x84>)
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	4a17      	ldr	r2, [pc, #92]	; (80019c0 <HAL_PCD_MspInit+0x84>)
 8001964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001968:	6153      	str	r3, [r2, #20]
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_PCD_MspInit+0x84>)
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001976:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800197a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001984:	2303      	movs	r3, #3
 8001986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001988:	230e      	movs	r3, #14
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	4619      	mov	r1, r3
 8001992:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001996:	f000 fae3 	bl	8001f60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <HAL_PCD_MspInit+0x84>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	4a08      	ldr	r2, [pc, #32]	; (80019c0 <HAL_PCD_MspInit+0x84>)
 80019a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80019a4:	61d3      	str	r3, [r2, #28]
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <HAL_PCD_MspInit+0x84>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80019b2:	bf00      	nop
 80019b4:	3728      	adds	r7, #40	; 0x28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40005c00 	.word	0x40005c00
 80019c0:	40021000 	.word	0x40021000

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c8:	e7fe      	b.n	80019c8 <NMI_Handler+0x4>

080019ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a10:	f000 f9a0 	bl	8001d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return 1;
 8001a1c:	2301      	movs	r3, #1
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_kill>:

int _kill(int pid, int sig)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a32:	f004 f93f 	bl	8005cb4 <__errno>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2216      	movs	r2, #22
 8001a3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_exit>:

void _exit (int status)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ffe7 	bl	8001a28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5a:	e7fe      	b.n	8001a5a <_exit+0x12>

08001a5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	e00a      	b.n	8001a84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a6e:	f3af 8000 	nop.w
 8001a72:	4601      	mov	r1, r0
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	60ba      	str	r2, [r7, #8]
 8001a7a:	b2ca      	uxtb	r2, r1
 8001a7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbf0      	blt.n	8001a6e <_read+0x12>
  }

  return len;
 8001a8c:	687b      	ldr	r3, [r7, #4]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e009      	b.n	8001abc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	60ba      	str	r2, [r7, #8]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	dbf1      	blt.n	8001aa8 <_write+0x12>
  }
  return len;
 8001ac4:	687b      	ldr	r3, [r7, #4]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_close>:

int _close(int file)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af6:	605a      	str	r2, [r3, #4]
  return 0;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_isatty>:

int _isatty(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
	...

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	; (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	; (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	; (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f004 f8a4 	bl	8005cb4 <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	; (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	; (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	2000a000 	.word	0x2000a000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	200007c0 	.word	0x200007c0
 8001ba0:	20000918 	.word	0x20000918

08001ba4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	; (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <TIM2_IRQHandler>:
    hardware_timer->timer_completion_function = completion_function;

}

// tim2 overflow handler
void TIM2_IRQHandler(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF) {
 8001bcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d01e      	beq.n	8001c18 <TIM2_IRQHandler+0x50>
        TIM2->SR &= ~TIM_SR_UIF; // Clear the interrupt flag
 8001bda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001be4:	f023 0301 	bic.w	r3, r3, #1
 8001be8:	6113      	str	r3, [r2, #16]

        if (TIM2_init.oneShotMode) {
 8001bea:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <TIM2_IRQHandler+0x54>)
 8001bec:	7b1b      	ldrb	r3, [r3, #12]
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00a      	beq.n	8001c0a <TIM2_IRQHandler+0x42>
            TIM2->CR1 &= ~TIM_CR1_CEN; // Stop the timer if in one-shot mode
 8001bf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bfe:	f023 0301 	bic.w	r3, r3, #1
 8001c02:	6013      	str	r3, [r2, #0]

            TIM2_init.oneShotMode = 0; // turn off the oneshot mode
 8001c04:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <TIM2_IRQHandler+0x54>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	731a      	strb	r2, [r3, #12]
        }

        if (TIM2_init.timer_completion_function != NULL) {
 8001c0a:	4b04      	ldr	r3, [pc, #16]	; (8001c1c <TIM2_IRQHandler+0x54>)
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d002      	beq.n	8001c18 <TIM2_IRQHandler+0x50>
            TIM2_init.timer_completion_function();
 8001c12:	4b02      	ldr	r3, [pc, #8]	; (8001c1c <TIM2_IRQHandler+0x54>)
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	4798      	blx	r3
        }
    }
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000144 	.word	0x20000144

08001c20 <TIM4_IRQHandler>:

// tim4 overflow handler
void TIM4_IRQHandler(void) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
    if (TIM4->SR & TIM_SR_UIF) {
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <TIM4_IRQHandler+0x4c>)
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d01a      	beq.n	8001c66 <TIM4_IRQHandler+0x46>
        TIM4->SR &= ~TIM_SR_UIF; // Clear the interrupt flag
 8001c30:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <TIM4_IRQHandler+0x4c>)
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <TIM4_IRQHandler+0x4c>)
 8001c36:	f023 0301 	bic.w	r3, r3, #1
 8001c3a:	6113      	str	r3, [r2, #16]

        if (TIM4_init.oneShotMode) {
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <TIM4_IRQHandler+0x50>)
 8001c3e:	7b1b      	ldrb	r3, [r3, #12]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d008      	beq.n	8001c58 <TIM4_IRQHandler+0x38>
            TIM4->CR1 &= ~TIM_CR1_CEN; // Stop the timer if in one-shot mode
 8001c46:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <TIM4_IRQHandler+0x4c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a08      	ldr	r2, [pc, #32]	; (8001c6c <TIM4_IRQHandler+0x4c>)
 8001c4c:	f023 0301 	bic.w	r3, r3, #1
 8001c50:	6013      	str	r3, [r2, #0]

            TIM4_init.oneShotMode = 0; // turn off the oneshot mode
 8001c52:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <TIM4_IRQHandler+0x50>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	731a      	strb	r2, [r3, #12]
        }

        if (TIM4_init.timer_completion_function != NULL) {
 8001c58:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <TIM4_IRQHandler+0x50>)
 8001c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <TIM4_IRQHandler+0x46>
            TIM4_init.timer_completion_function();
 8001c60:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <TIM4_IRQHandler+0x50>)
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	4798      	blx	r3
        }
    }
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40000800 	.word	0x40000800
 8001c70:	2000016c 	.word	0x2000016c

08001c74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cac <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c78:	f7ff ff94 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c7c:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c7e:	490d      	ldr	r1, [pc, #52]	; (8001cb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c80:	4a0d      	ldr	r2, [pc, #52]	; (8001cb8 <LoopForever+0xe>)
  movs r3, #0
 8001c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c84:	e002      	b.n	8001c8c <LoopCopyDataInit>

08001c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c8a:	3304      	adds	r3, #4

08001c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c90:	d3f9      	bcc.n	8001c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c92:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c94:	4c0a      	ldr	r4, [pc, #40]	; (8001cc0 <LoopForever+0x16>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c98:	e001      	b.n	8001c9e <LoopFillZerobss>

08001c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c9c:	3204      	adds	r2, #4

08001c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca0:	d3fb      	bcc.n	8001c9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ca2:	f004 f80d 	bl	8005cc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ca6:	f7ff f9d1 	bl	800104c <main>

08001caa <LoopForever>:

LoopForever:
    b LoopForever
 8001caa:	e7fe      	b.n	8001caa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cac:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb4:	20000364 	.word	0x20000364
  ldr r2, =_sidata
 8001cb8:	08009900 	.word	0x08009900
  ldr r2, =_sbss
 8001cbc:	20000364 	.word	0x20000364
  ldr r4, =_ebss
 8001cc0:	20000914 	.word	0x20000914

08001cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cc4:	e7fe      	b.n	8001cc4 <ADC1_2_IRQHandler>
	...

08001cc8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ccc:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <HAL_Init+0x28>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a07      	ldr	r2, [pc, #28]	; (8001cf0 <HAL_Init+0x28>)
 8001cd2:	f043 0310 	orr.w	r3, r3, #16
 8001cd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cd8:	2003      	movs	r0, #3
 8001cda:	f000 f90d 	bl	8001ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f000 f808 	bl	8001cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce4:	f7ff fcb8 	bl	8001658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40022000 	.word	0x40022000

08001cf4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cfc:	4b12      	ldr	r3, [pc, #72]	; (8001d48 <HAL_InitTick+0x54>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <HAL_InitTick+0x58>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	4619      	mov	r1, r3
 8001d06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 f917 	bl	8001f46 <HAL_SYSTICK_Config>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e00e      	b.n	8001d40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b0f      	cmp	r3, #15
 8001d26:	d80a      	bhi.n	8001d3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d30:	f000 f8ed 	bl	8001f0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d34:	4a06      	ldr	r2, [pc, #24]	; (8001d50 <HAL_InitTick+0x5c>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	e000      	b.n	8001d40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000140 	.word	0x20000140
 8001d4c:	20000198 	.word	0x20000198
 8001d50:	20000194 	.word	0x20000194

08001d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_IncTick+0x20>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_IncTick+0x24>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4413      	add	r3, r2
 8001d64:	4a04      	ldr	r2, [pc, #16]	; (8001d78 <HAL_IncTick+0x24>)
 8001d66:	6013      	str	r3, [r2, #0]
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20000198 	.word	0x20000198
 8001d78:	200007c4 	.word	0x200007c4

08001d7c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_GetTick+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	200007c4 	.word	0x200007c4

08001d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001db0:	4013      	ands	r3, r2
 8001db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dc6:	4a04      	ldr	r2, [pc, #16]	; (8001dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	60d3      	str	r3, [r2, #12]
}
 8001dcc:	bf00      	nop
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de0:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <__NVIC_GetPriorityGrouping+0x18>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 0307 	and.w	r3, r3, #7
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	db0a      	blt.n	8001e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	490c      	ldr	r1, [pc, #48]	; (8001e44 <__NVIC_SetPriority+0x4c>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	0112      	lsls	r2, r2, #4
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e20:	e00a      	b.n	8001e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4908      	ldr	r1, [pc, #32]	; (8001e48 <__NVIC_SetPriority+0x50>)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	3b04      	subs	r3, #4
 8001e30:	0112      	lsls	r2, r2, #4
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	440b      	add	r3, r1
 8001e36:	761a      	strb	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	e000e100 	.word	0xe000e100
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	; 0x24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f1c3 0307 	rsb	r3, r3, #7
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	bf28      	it	cs
 8001e6a:	2304      	movcs	r3, #4
 8001e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3304      	adds	r3, #4
 8001e72:	2b06      	cmp	r3, #6
 8001e74:	d902      	bls.n	8001e7c <NVIC_EncodePriority+0x30>
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3b03      	subs	r3, #3
 8001e7a:	e000      	b.n	8001e7e <NVIC_EncodePriority+0x32>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	f04f 32ff 	mov.w	r2, #4294967295
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	401a      	ands	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e94:	f04f 31ff 	mov.w	r1, #4294967295
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	4313      	orrs	r3, r2
         );
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3724      	adds	r7, #36	; 0x24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
	...

08001eb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ec4:	d301      	bcc.n	8001eca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e00f      	b.n	8001eea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eca:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <SysTick_Config+0x40>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ed2:	210f      	movs	r1, #15
 8001ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed8:	f7ff ff8e 	bl	8001df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001edc:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <SysTick_Config+0x40>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ee2:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <SysTick_Config+0x40>)
 8001ee4:	2207      	movs	r2, #7
 8001ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	e000e010 	.word	0xe000e010

08001ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff47 	bl	8001d94 <__NVIC_SetPriorityGrouping>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b086      	sub	sp, #24
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4603      	mov	r3, r0
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
 8001f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f20:	f7ff ff5c 	bl	8001ddc <__NVIC_GetPriorityGrouping>
 8001f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68b9      	ldr	r1, [r7, #8]
 8001f2a:	6978      	ldr	r0, [r7, #20]
 8001f2c:	f7ff ff8e 	bl	8001e4c <NVIC_EncodePriority>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ff5d 	bl	8001df8 <__NVIC_SetPriority>
}
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff ffb0 	bl	8001eb4 <SysTick_Config>
 8001f54:	4603      	mov	r3, r0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
	...

08001f60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f6e:	e154      	b.n	800221a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	2101      	movs	r1, #1
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 8146 	beq.w	8002214 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d005      	beq.n	8001fa0 <HAL_GPIO_Init+0x40>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f003 0303 	and.w	r3, r3, #3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d130      	bne.n	8002002 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	2203      	movs	r2, #3
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	68da      	ldr	r2, [r3, #12]
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	091b      	lsrs	r3, r3, #4
 8001fec:	f003 0201 	and.w	r2, r3, #1
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f003 0303 	and.w	r3, r3, #3
 800200a:	2b03      	cmp	r3, #3
 800200c:	d017      	beq.n	800203e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	2203      	movs	r2, #3
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d123      	bne.n	8002092 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	08da      	lsrs	r2, r3, #3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3208      	adds	r2, #8
 8002052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002056:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	220f      	movs	r2, #15
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	4013      	ands	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	691a      	ldr	r2, [r3, #16]
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	08da      	lsrs	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3208      	adds	r2, #8
 800208c:	6939      	ldr	r1, [r7, #16]
 800208e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	2203      	movs	r2, #3
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 0203 	and.w	r2, r3, #3
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 80a0 	beq.w	8002214 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d4:	4b58      	ldr	r3, [pc, #352]	; (8002238 <HAL_GPIO_Init+0x2d8>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	4a57      	ldr	r2, [pc, #348]	; (8002238 <HAL_GPIO_Init+0x2d8>)
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	6193      	str	r3, [r2, #24]
 80020e0:	4b55      	ldr	r3, [pc, #340]	; (8002238 <HAL_GPIO_Init+0x2d8>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020ec:	4a53      	ldr	r2, [pc, #332]	; (800223c <HAL_GPIO_Init+0x2dc>)
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	089b      	lsrs	r3, r3, #2
 80020f2:	3302      	adds	r3, #2
 80020f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	220f      	movs	r2, #15
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002116:	d019      	beq.n	800214c <HAL_GPIO_Init+0x1ec>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a49      	ldr	r2, [pc, #292]	; (8002240 <HAL_GPIO_Init+0x2e0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d013      	beq.n	8002148 <HAL_GPIO_Init+0x1e8>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a48      	ldr	r2, [pc, #288]	; (8002244 <HAL_GPIO_Init+0x2e4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d00d      	beq.n	8002144 <HAL_GPIO_Init+0x1e4>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a47      	ldr	r2, [pc, #284]	; (8002248 <HAL_GPIO_Init+0x2e8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d007      	beq.n	8002140 <HAL_GPIO_Init+0x1e0>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a46      	ldr	r2, [pc, #280]	; (800224c <HAL_GPIO_Init+0x2ec>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d101      	bne.n	800213c <HAL_GPIO_Init+0x1dc>
 8002138:	2304      	movs	r3, #4
 800213a:	e008      	b.n	800214e <HAL_GPIO_Init+0x1ee>
 800213c:	2305      	movs	r3, #5
 800213e:	e006      	b.n	800214e <HAL_GPIO_Init+0x1ee>
 8002140:	2303      	movs	r3, #3
 8002142:	e004      	b.n	800214e <HAL_GPIO_Init+0x1ee>
 8002144:	2302      	movs	r3, #2
 8002146:	e002      	b.n	800214e <HAL_GPIO_Init+0x1ee>
 8002148:	2301      	movs	r3, #1
 800214a:	e000      	b.n	800214e <HAL_GPIO_Init+0x1ee>
 800214c:	2300      	movs	r3, #0
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	f002 0203 	and.w	r2, r2, #3
 8002154:	0092      	lsls	r2, r2, #2
 8002156:	4093      	lsls	r3, r2
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800215e:	4937      	ldr	r1, [pc, #220]	; (800223c <HAL_GPIO_Init+0x2dc>)
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	3302      	adds	r3, #2
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800216c:	4b38      	ldr	r3, [pc, #224]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002190:	4a2f      	ldr	r2, [pc, #188]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002196:	4b2e      	ldr	r3, [pc, #184]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021ba:	4a25      	ldr	r2, [pc, #148]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021c0:	4b23      	ldr	r3, [pc, #140]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80021e4:	4a1a      	ldr	r2, [pc, #104]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4013      	ands	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4313      	orrs	r3, r2
 800220c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800220e:	4a10      	ldr	r2, [pc, #64]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3301      	adds	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	f47f aea3 	bne.w	8001f70 <HAL_GPIO_Init+0x10>
  }
}
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	371c      	adds	r7, #28
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	40021000 	.word	0x40021000
 800223c:	40010000 	.word	0x40010000
 8002240:	48000400 	.word	0x48000400
 8002244:	48000800 	.word	0x48000800
 8002248:	48000c00 	.word	0x48000c00
 800224c:	48001000 	.word	0x48001000
 8002250:	40010400 	.word	0x40010400

08002254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	807b      	strh	r3, [r7, #2]
 8002260:	4613      	mov	r3, r2
 8002262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002264:	787b      	ldrb	r3, [r7, #1]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800226a:	887a      	ldrh	r2, [r7, #2]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002270:	e002      	b.n	8002278 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002272:	887a      	ldrh	r2, [r7, #2]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e081      	b.n	800239a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d106      	bne.n	80022b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff f9f8 	bl	80016a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2224      	movs	r2, #36	; 0x24
 80022b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0201 	bic.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d107      	bne.n	80022fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	e006      	b.n	800230c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800230a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	2b02      	cmp	r3, #2
 8002312:	d104      	bne.n	800231e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800231c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800232c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002330:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68da      	ldr	r2, [r3, #12]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002340:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691a      	ldr	r2, [r3, #16]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69d9      	ldr	r1, [r3, #28]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1a      	ldr	r2, [r3, #32]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0201 	orr.w	r2, r2, #1
 800237a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2220      	movs	r2, #32
 8002386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
 80023aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b20      	cmp	r3, #32
 80023b6:	d138      	bne.n	800242a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d101      	bne.n	80023c6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023c2:	2302      	movs	r3, #2
 80023c4:	e032      	b.n	800242c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2224      	movs	r2, #36	; 0x24
 80023d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80023f4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6819      	ldr	r1, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	430a      	orrs	r2, r1
 8002404:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f042 0201 	orr.w	r2, r2, #1
 8002414:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002426:	2300      	movs	r3, #0
 8002428:	e000      	b.n	800242c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800242a:	2302      	movs	r3, #2
  }
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b20      	cmp	r3, #32
 800244c:	d139      	bne.n	80024c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002454:	2b01      	cmp	r3, #1
 8002456:	d101      	bne.n	800245c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002458:	2302      	movs	r3, #2
 800245a:	e033      	b.n	80024c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2224      	movs	r2, #36	; 0x24
 8002468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800248a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f042 0201 	orr.w	r2, r2, #1
 80024ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2220      	movs	r2, #32
 80024b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	e000      	b.n	80024c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024c2:	2302      	movs	r3, #2
  }
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024d2:	b08b      	sub	sp, #44	; 0x2c
 80024d4:	af06      	add	r7, sp, #24
 80024d6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0c4      	b.n	800266c <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d106      	bne.n	80024fc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7ff fa20 	bl	800193c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2203      	movs	r2, #3
 8002500:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4618      	mov	r0, r3
 800250a:	f002 fba9 	bl	8004c60 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800250e:	2300      	movs	r3, #0
 8002510:	73fb      	strb	r3, [r7, #15]
 8002512:	e040      	b.n	8002596 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002514:	7bfb      	ldrb	r3, [r7, #15]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	4613      	mov	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4413      	add	r3, r2
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	440b      	add	r3, r1
 8002524:	3301      	adds	r3, #1
 8002526:	2201      	movs	r2, #1
 8002528:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800252a:	7bfb      	ldrb	r3, [r7, #15]
 800252c:	6879      	ldr	r1, [r7, #4]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	440b      	add	r3, r1
 800253a:	7bfa      	ldrb	r2, [r7, #15]
 800253c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	4613      	mov	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	440b      	add	r3, r1
 800254e:	3303      	adds	r3, #3
 8002550:	2200      	movs	r2, #0
 8002552:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002554:	7bfa      	ldrb	r2, [r7, #15]
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	440b      	add	r3, r1
 8002562:	3338      	adds	r3, #56	; 0x38
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002568:	7bfa      	ldrb	r2, [r7, #15]
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	4413      	add	r3, r2
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	440b      	add	r3, r1
 8002576:	333c      	adds	r3, #60	; 0x3c
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800257c:	7bfa      	ldrb	r2, [r7, #15]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	440b      	add	r3, r1
 800258a:	3340      	adds	r3, #64	; 0x40
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	3301      	adds	r3, #1
 8002594:	73fb      	strb	r3, [r7, #15]
 8002596:	7bfa      	ldrb	r2, [r7, #15]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	429a      	cmp	r2, r3
 800259e:	d3b9      	bcc.n	8002514 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	73fb      	strb	r3, [r7, #15]
 80025a4:	e044      	b.n	8002630 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025a6:	7bfa      	ldrb	r2, [r7, #15]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	440b      	add	r3, r1
 80025b4:	f203 1369 	addw	r3, r3, #361	; 0x169
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025bc:	7bfa      	ldrb	r2, [r7, #15]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	440b      	add	r3, r1
 80025ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80025ce:	7bfa      	ldrb	r2, [r7, #15]
 80025d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80025e4:	2200      	movs	r2, #0
 80025e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025e8:	7bfa      	ldrb	r2, [r7, #15]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	440b      	add	r3, r1
 80025f6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025fe:	7bfa      	ldrb	r2, [r7, #15]
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	440b      	add	r3, r1
 800260c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002614:	7bfa      	ldrb	r2, [r7, #15]
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4413      	add	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	440b      	add	r3, r1
 8002622:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	3301      	adds	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
 8002630:	7bfa      	ldrb	r2, [r7, #15]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	429a      	cmp	r2, r3
 8002638:	d3b5      	bcc.n	80025a6 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	603b      	str	r3, [r7, #0]
 8002640:	687e      	ldr	r6, [r7, #4]
 8002642:	466d      	mov	r5, sp
 8002644:	f106 0410 	add.w	r4, r6, #16
 8002648:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800264a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	602b      	str	r3, [r5, #0]
 8002650:	1d33      	adds	r3, r6, #4
 8002652:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002654:	6838      	ldr	r0, [r7, #0]
 8002656:	f002 fb1e 	bl	8004c96 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002674 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800267a:	af00      	add	r7, sp, #0
 800267c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002680:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002684:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	f001 b823 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800269a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800269e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 817d 	beq.w	80029aa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80026b0:	4bbc      	ldr	r3, [pc, #752]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 030c 	and.w	r3, r3, #12
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d00c      	beq.n	80026d6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026bc:	4bb9      	ldr	r3, [pc, #740]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 030c 	and.w	r3, r3, #12
 80026c4:	2b08      	cmp	r3, #8
 80026c6:	d15c      	bne.n	8002782 <HAL_RCC_OscConfig+0x10e>
 80026c8:	4bb6      	ldr	r3, [pc, #728]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026d4:	d155      	bne.n	8002782 <HAL_RCC_OscConfig+0x10e>
 80026d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026da:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80026e2:	fa93 f3a3 	rbit	r3, r3
 80026e6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026ea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	095b      	lsrs	r3, r3, #5
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d102      	bne.n	8002708 <HAL_RCC_OscConfig+0x94>
 8002702:	4ba8      	ldr	r3, [pc, #672]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	e015      	b.n	8002734 <HAL_RCC_OscConfig+0xc0>
 8002708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800270c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800271c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002720:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002724:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002728:	fa93 f3a3 	rbit	r3, r3
 800272c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002730:	4b9c      	ldr	r3, [pc, #624]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002738:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800273c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002740:	fa92 f2a2 	rbit	r2, r2
 8002744:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002748:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800274c:	fab2 f282 	clz	r2, r2
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	f042 0220 	orr.w	r2, r2, #32
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f002 021f 	and.w	r2, r2, #31
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	4013      	ands	r3, r2
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 811f 	beq.w	80029a8 <HAL_RCC_OscConfig+0x334>
 800276a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800276e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f040 8116 	bne.w	80029a8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	f000 bfaf 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002786:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002792:	d106      	bne.n	80027a2 <HAL_RCC_OscConfig+0x12e>
 8002794:	4b83      	ldr	r3, [pc, #524]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a82      	ldr	r2, [pc, #520]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800279a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	e036      	b.n	8002810 <HAL_RCC_OscConfig+0x19c>
 80027a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10c      	bne.n	80027cc <HAL_RCC_OscConfig+0x158>
 80027b2:	4b7c      	ldr	r3, [pc, #496]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a7b      	ldr	r2, [pc, #492]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	4b79      	ldr	r3, [pc, #484]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a78      	ldr	r2, [pc, #480]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027c8:	6013      	str	r3, [r2, #0]
 80027ca:	e021      	b.n	8002810 <HAL_RCC_OscConfig+0x19c>
 80027cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x184>
 80027de:	4b71      	ldr	r3, [pc, #452]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a70      	ldr	r2, [pc, #448]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	4b6e      	ldr	r3, [pc, #440]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a6d      	ldr	r2, [pc, #436]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f4:	6013      	str	r3, [r2, #0]
 80027f6:	e00b      	b.n	8002810 <HAL_RCC_OscConfig+0x19c>
 80027f8:	4b6a      	ldr	r3, [pc, #424]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a69      	ldr	r2, [pc, #420]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80027fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002802:	6013      	str	r3, [r2, #0]
 8002804:	4b67      	ldr	r3, [pc, #412]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a66      	ldr	r2, [pc, #408]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800280a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800280e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002810:	4b64      	ldr	r3, [pc, #400]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002814:	f023 020f 	bic.w	r2, r3, #15
 8002818:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	495f      	ldr	r1, [pc, #380]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002826:	4313      	orrs	r3, r2
 8002828:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800282a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800282e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d059      	beq.n	80028ee <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283a:	f7ff fa9f 	bl	8001d7c <HAL_GetTick>
 800283e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002842:	e00a      	b.n	800285a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002844:	f7ff fa9a 	bl	8001d7c <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b64      	cmp	r3, #100	; 0x64
 8002852:	d902      	bls.n	800285a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	f000 bf43 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 800285a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800285e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800286e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002872:	fab3 f383 	clz	r3, r3
 8002876:	b2db      	uxtb	r3, r3
 8002878:	095b      	lsrs	r3, r3, #5
 800287a:	b2db      	uxtb	r3, r3
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b01      	cmp	r3, #1
 8002884:	d102      	bne.n	800288c <HAL_RCC_OscConfig+0x218>
 8002886:	4b47      	ldr	r3, [pc, #284]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	e015      	b.n	80028b8 <HAL_RCC_OscConfig+0x244>
 800288c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002890:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002894:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002898:	fa93 f3a3 	rbit	r3, r3
 800289c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80028a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80028a8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80028ac:	fa93 f3a3 	rbit	r3, r3
 80028b0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80028b4:	4b3b      	ldr	r3, [pc, #236]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028bc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80028c0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80028c4:	fa92 f2a2 	rbit	r2, r2
 80028c8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80028cc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80028d0:	fab2 f282 	clz	r2, r2
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	f042 0220 	orr.w	r2, r2, #32
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	f002 021f 	and.w	r2, r2, #31
 80028e0:	2101      	movs	r1, #1
 80028e2:	fa01 f202 	lsl.w	r2, r1, r2
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0ab      	beq.n	8002844 <HAL_RCC_OscConfig+0x1d0>
 80028ec:	e05d      	b.n	80029aa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7ff fa45 	bl	8001d7c <HAL_GetTick>
 80028f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	e00a      	b.n	800290e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f8:	f7ff fa40 	bl	8001d7c <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b64      	cmp	r3, #100	; 0x64
 8002906:	d902      	bls.n	800290e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	f000 bee9 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 800290e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002912:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002916:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002922:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002926:	fab3 f383 	clz	r3, r3
 800292a:	b2db      	uxtb	r3, r3
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	b2db      	uxtb	r3, r3
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b01      	cmp	r3, #1
 8002938:	d102      	bne.n	8002940 <HAL_RCC_OscConfig+0x2cc>
 800293a:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	e015      	b.n	800296c <HAL_RCC_OscConfig+0x2f8>
 8002940:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002944:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002948:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800294c:	fa93 f3a3 	rbit	r3, r3
 8002950:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002954:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002958:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800295c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002960:	fa93 f3a3 	rbit	r3, r3
 8002964:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002968:	4b0e      	ldr	r3, [pc, #56]	; (80029a4 <HAL_RCC_OscConfig+0x330>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002970:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002974:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002978:	fa92 f2a2 	rbit	r2, r2
 800297c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002980:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002984:	fab2 f282 	clz	r2, r2
 8002988:	b2d2      	uxtb	r2, r2
 800298a:	f042 0220 	orr.w	r2, r2, #32
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	f002 021f 	and.w	r2, r2, #31
 8002994:	2101      	movs	r1, #1
 8002996:	fa01 f202 	lsl.w	r2, r1, r2
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1ab      	bne.n	80028f8 <HAL_RCC_OscConfig+0x284>
 80029a0:	e003      	b.n	80029aa <HAL_RCC_OscConfig+0x336>
 80029a2:	bf00      	nop
 80029a4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 817d 	beq.w	8002cba <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80029c0:	4ba6      	ldr	r3, [pc, #664]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 030c 	and.w	r3, r3, #12
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00b      	beq.n	80029e4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80029cc:	4ba3      	ldr	r3, [pc, #652]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 030c 	and.w	r3, r3, #12
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d172      	bne.n	8002abe <HAL_RCC_OscConfig+0x44a>
 80029d8:	4ba0      	ldr	r3, [pc, #640]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d16c      	bne.n	8002abe <HAL_RCC_OscConfig+0x44a>
 80029e4:	2302      	movs	r3, #2
 80029e6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80029f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029fa:	fab3 f383 	clz	r3, r3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d102      	bne.n	8002a14 <HAL_RCC_OscConfig+0x3a0>
 8002a0e:	4b93      	ldr	r3, [pc, #588]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	e013      	b.n	8002a3c <HAL_RCC_OscConfig+0x3c8>
 8002a14:	2302      	movs	r3, #2
 8002a16:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002a1e:	fa93 f3a3 	rbit	r3, r3
 8002a22:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002a26:	2302      	movs	r3, #2
 8002a28:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002a2c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002a30:	fa93 f3a3 	rbit	r3, r3
 8002a34:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002a38:	4b88      	ldr	r3, [pc, #544]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002a42:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002a46:	fa92 f2a2 	rbit	r2, r2
 8002a4a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002a4e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002a52:	fab2 f282 	clz	r2, r2
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	f042 0220 	orr.w	r2, r2, #32
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f002 021f 	and.w	r2, r2, #31
 8002a62:	2101      	movs	r1, #1
 8002a64:	fa01 f202 	lsl.w	r2, r1, r2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00a      	beq.n	8002a84 <HAL_RCC_OscConfig+0x410>
 8002a6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d002      	beq.n	8002a84 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f000 be2e 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a84:	4b75      	ldr	r3, [pc, #468]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	21f8      	movs	r1, #248	; 0xf8
 8002a9a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002aa2:	fa91 f1a1 	rbit	r1, r1
 8002aa6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002aaa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002aae:	fab1 f181 	clz	r1, r1
 8002ab2:	b2c9      	uxtb	r1, r1
 8002ab4:	408b      	lsls	r3, r1
 8002ab6:	4969      	ldr	r1, [pc, #420]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002abc:	e0fd      	b.n	8002cba <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8088 	beq.w	8002be0 <HAL_RCC_OscConfig+0x56c>
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002ada:	fa93 f3a3 	rbit	r3, r3
 8002ade:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002ae2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002af0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	461a      	mov	r2, r3
 8002af8:	2301      	movs	r3, #1
 8002afa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afc:	f7ff f93e 	bl	8001d7c <HAL_GetTick>
 8002b00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b04:	e00a      	b.n	8002b1c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b06:	f7ff f939 	bl	8001d7c <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d902      	bls.n	8002b1c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	f000 bde2 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b22:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002b26:	fa93 f3a3 	rbit	r3, r3
 8002b2a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002b2e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	095b      	lsrs	r3, r3, #5
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f043 0301 	orr.w	r3, r3, #1
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d102      	bne.n	8002b4c <HAL_RCC_OscConfig+0x4d8>
 8002b46:	4b45      	ldr	r3, [pc, #276]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	e013      	b.n	8002b74 <HAL_RCC_OscConfig+0x500>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002b5e:	2302      	movs	r3, #2
 8002b60:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002b64:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002b68:	fa93 f3a3 	rbit	r3, r3
 8002b6c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002b70:	4b3a      	ldr	r3, [pc, #232]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	2202      	movs	r2, #2
 8002b76:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002b7a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002b7e:	fa92 f2a2 	rbit	r2, r2
 8002b82:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002b86:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002b8a:	fab2 f282 	clz	r2, r2
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	f042 0220 	orr.w	r2, r2, #32
 8002b94:	b2d2      	uxtb	r2, r2
 8002b96:	f002 021f 	and.w	r2, r2, #31
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0af      	beq.n	8002b06 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba6:	4b2d      	ldr	r3, [pc, #180]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	21f8      	movs	r1, #248	; 0xf8
 8002bbc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002bc4:	fa91 f1a1 	rbit	r1, r1
 8002bc8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002bcc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002bd0:	fab1 f181 	clz	r1, r1
 8002bd4:	b2c9      	uxtb	r1, r1
 8002bd6:	408b      	lsls	r3, r1
 8002bd8:	4920      	ldr	r1, [pc, #128]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	600b      	str	r3, [r1, #0]
 8002bde:	e06c      	b.n	8002cba <HAL_RCC_OscConfig+0x646>
 8002be0:	2301      	movs	r3, #1
 8002be2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002bf2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	461a      	mov	r2, r3
 8002c08:	2300      	movs	r3, #0
 8002c0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7ff f8b6 	bl	8001d7c <HAL_GetTick>
 8002c10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c14:	e00a      	b.n	8002c2c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c16:	f7ff f8b1 	bl	8001d7c <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d902      	bls.n	8002c2c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	f000 bd5a 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002c36:	fa93 f3a3 	rbit	r3, r3
 8002c3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002c3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c42:	fab3 f383 	clz	r3, r3
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	095b      	lsrs	r3, r3, #5
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d104      	bne.n	8002c60 <HAL_RCC_OscConfig+0x5ec>
 8002c56:	4b01      	ldr	r3, [pc, #4]	; (8002c5c <HAL_RCC_OscConfig+0x5e8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	e015      	b.n	8002c88 <HAL_RCC_OscConfig+0x614>
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	2302      	movs	r3, #2
 8002c62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002c6a:	fa93 f3a3 	rbit	r3, r3
 8002c6e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002c72:	2302      	movs	r3, #2
 8002c74:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002c78:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002c84:	4bc8      	ldr	r3, [pc, #800]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	2202      	movs	r2, #2
 8002c8a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002c8e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002c92:	fa92 f2a2 	rbit	r2, r2
 8002c96:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002c9a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002c9e:	fab2 f282 	clz	r2, r2
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	f042 0220 	orr.w	r2, r2, #32
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	f002 021f 	and.w	r2, r2, #31
 8002cae:	2101      	movs	r1, #1
 8002cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1ad      	bne.n	8002c16 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 8110 	beq.w	8002ef0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d079      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x760>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002cf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4bab      	ldr	r3, [pc, #684]	; (8002fac <HAL_RCC_OscConfig+0x938>)
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	461a      	mov	r2, r3
 8002d06:	2301      	movs	r3, #1
 8002d08:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0a:	f7ff f837 	bl	8001d7c <HAL_GetTick>
 8002d0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d12:	e00a      	b.n	8002d2a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d14:	f7ff f832 	bl	8001d7c <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d902      	bls.n	8002d2a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	f000 bcdb 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d30:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d40:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002d44:	2202      	movs	r2, #2
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	fa93 f2a3 	rbit	r2, r3
 8002d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d68:	2202      	movs	r2, #2
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	fa93 f2a3 	rbit	r2, r3
 8002d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002d82:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d84:	4b88      	ldr	r3, [pc, #544]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d8c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d90:	2102      	movs	r1, #2
 8002d92:	6019      	str	r1, [r3, #0]
 8002d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d98:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	fa93 f1a3 	rbit	r1, r3
 8002da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002daa:	6019      	str	r1, [r3, #0]
  return result;
 8002dac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	fab3 f383 	clz	r3, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	f003 031f 	and.w	r3, r3, #31
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0a0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x6a0>
 8002dd2:	e08d      	b.n	8002ef0 <HAL_RCC_OscConfig+0x87c>
 8002dd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002ddc:	2201      	movs	r2, #1
 8002dde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002de4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	fa93 f2a3 	rbit	r2, r3
 8002dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002df6:	601a      	str	r2, [r3, #0]
  return result;
 8002df8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dfc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002e00:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b68      	ldr	r3, [pc, #416]	; (8002fac <HAL_RCC_OscConfig+0x938>)
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	461a      	mov	r2, r3
 8002e12:	2300      	movs	r3, #0
 8002e14:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e16:	f7fe ffb1 	bl	8001d7c <HAL_GetTick>
 8002e1a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e1e:	e00a      	b.n	8002e36 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e20:	f7fe ffac 	bl	8001d7c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d902      	bls.n	8002e36 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	f000 bc55 	b.w	80036e0 <HAL_RCC_OscConfig+0x106c>
 8002e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e3a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002e3e:	2202      	movs	r2, #2
 8002e40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e46:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	fa93 f2a3 	rbit	r2, r3
 8002e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e54:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002e62:	2202      	movs	r2, #2
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e6a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	fa93 f2a3 	rbit	r2, r3
 8002e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e78:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002e86:	2202      	movs	r2, #2
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	fa93 f2a3 	rbit	r2, r3
 8002e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002ea0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea2:	4b41      	ldr	r3, [pc, #260]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002ea4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eaa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002eae:	2102      	movs	r1, #2
 8002eb0:	6019      	str	r1, [r3, #0]
 8002eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	fa93 f1a3 	rbit	r1, r3
 8002ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ec8:	6019      	str	r1, [r3, #0]
  return result;
 8002eca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ece:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	fab3 f383 	clz	r3, r3
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	f003 031f 	and.w	r3, r3, #31
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eea:	4013      	ands	r3, r2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d197      	bne.n	8002e20 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ef0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ef4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 81a1 	beq.w	8003248 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f06:	2300      	movs	r3, #0
 8002f08:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f0c:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f0e:	69db      	ldr	r3, [r3, #28]
 8002f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d116      	bne.n	8002f46 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f18:	4b23      	ldr	r3, [pc, #140]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f1a:	69db      	ldr	r3, [r3, #28]
 8002f1c:	4a22      	ldr	r2, [pc, #136]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f22:	61d3      	str	r3, [r2, #28]
 8002f24:	4b20      	ldr	r3, [pc, #128]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f26:	69db      	ldr	r3, [r3, #28]
 8002f28:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002f2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f30:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002f3e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002f40:	2301      	movs	r3, #1
 8002f42:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f46:	4b1a      	ldr	r3, [pc, #104]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d11a      	bne.n	8002f88 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f52:	4b17      	ldr	r3, [pc, #92]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a16      	ldr	r2, [pc, #88]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f5c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f5e:	f7fe ff0d 	bl	8001d7c <HAL_GetTick>
 8002f62:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f66:	e009      	b.n	8002f7c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f68:	f7fe ff08 	bl	8001d7c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b64      	cmp	r3, #100	; 0x64
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e3b1      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <HAL_RCC_OscConfig+0x93c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0ef      	beq.n	8002f68 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d10d      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x940>
 8002f98:	4b03      	ldr	r3, [pc, #12]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	4a02      	ldr	r2, [pc, #8]	; (8002fa8 <HAL_RCC_OscConfig+0x934>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	6213      	str	r3, [r2, #32]
 8002fa4:	e03c      	b.n	8003020 <HAL_RCC_OscConfig+0x9ac>
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	10908120 	.word	0x10908120
 8002fb0:	40007000 	.word	0x40007000
 8002fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10c      	bne.n	8002fde <HAL_RCC_OscConfig+0x96a>
 8002fc4:	4bc1      	ldr	r3, [pc, #772]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	4ac0      	ldr	r2, [pc, #768]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fca:	f023 0301 	bic.w	r3, r3, #1
 8002fce:	6213      	str	r3, [r2, #32]
 8002fd0:	4bbe      	ldr	r3, [pc, #760]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	4abd      	ldr	r2, [pc, #756]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002fd6:	f023 0304 	bic.w	r3, r3, #4
 8002fda:	6213      	str	r3, [r2, #32]
 8002fdc:	e020      	b.n	8003020 <HAL_RCC_OscConfig+0x9ac>
 8002fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0x994>
 8002fee:	4bb7      	ldr	r3, [pc, #732]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	4ab6      	ldr	r2, [pc, #728]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	6213      	str	r3, [r2, #32]
 8002ffa:	4bb4      	ldr	r3, [pc, #720]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	4ab3      	ldr	r2, [pc, #716]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	6213      	str	r3, [r2, #32]
 8003006:	e00b      	b.n	8003020 <HAL_RCC_OscConfig+0x9ac>
 8003008:	4bb0      	ldr	r3, [pc, #704]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	4aaf      	ldr	r2, [pc, #700]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800300e:	f023 0301 	bic.w	r3, r3, #1
 8003012:	6213      	str	r3, [r2, #32]
 8003014:	4bad      	ldr	r3, [pc, #692]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4aac      	ldr	r2, [pc, #688]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800301a:	f023 0304 	bic.w	r3, r3, #4
 800301e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003020:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003024:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	2b00      	cmp	r3, #0
 800302e:	f000 8081 	beq.w	8003134 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003032:	f7fe fea3 	bl	8001d7c <HAL_GetTick>
 8003036:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800303a:	e00b      	b.n	8003054 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800303c:	f7fe fe9e 	bl	8001d7c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f241 3288 	movw	r2, #5000	; 0x1388
 800304c:	4293      	cmp	r3, r2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e345      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 8003054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003058:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800305c:	2202      	movs	r2, #2
 800305e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003064:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	fa93 f2a3 	rbit	r2, r3
 800306e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003072:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003080:	2202      	movs	r2, #2
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003088:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	fa93 f2a3 	rbit	r2, r3
 8003092:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003096:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800309a:	601a      	str	r2, [r3, #0]
  return result;
 800309c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80030a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a6:	fab3 f383 	clz	r3, r3
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	095b      	lsrs	r3, r3, #5
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	f043 0302 	orr.w	r3, r3, #2
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d102      	bne.n	80030c0 <HAL_RCC_OscConfig+0xa4c>
 80030ba:	4b84      	ldr	r3, [pc, #528]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	e013      	b.n	80030e8 <HAL_RCC_OscConfig+0xa74>
 80030c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80030c8:	2202      	movs	r2, #2
 80030ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	fa93 f2a3 	rbit	r2, r3
 80030da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030de:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	4b79      	ldr	r3, [pc, #484]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80030e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030ec:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80030f0:	2102      	movs	r1, #2
 80030f2:	6011      	str	r1, [r2, #0]
 80030f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030f8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	fa92 f1a2 	rbit	r1, r2
 8003102:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003106:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800310a:	6011      	str	r1, [r2, #0]
  return result;
 800310c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003110:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003114:	6812      	ldr	r2, [r2, #0]
 8003116:	fab2 f282 	clz	r2, r2
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	f002 021f 	and.w	r2, r2, #31
 8003126:	2101      	movs	r1, #1
 8003128:	fa01 f202 	lsl.w	r2, r1, r2
 800312c:	4013      	ands	r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d084      	beq.n	800303c <HAL_RCC_OscConfig+0x9c8>
 8003132:	e07f      	b.n	8003234 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003134:	f7fe fe22 	bl	8001d7c <HAL_GetTick>
 8003138:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800313c:	e00b      	b.n	8003156 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800313e:	f7fe fe1d 	bl	8001d7c <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	; 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e2c4      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 8003156:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800315a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800315e:	2202      	movs	r2, #2
 8003160:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003166:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	fa93 f2a3 	rbit	r2, r3
 8003170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003174:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003182:	2202      	movs	r2, #2
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800318a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	fa93 f2a3 	rbit	r2, r3
 8003194:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003198:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800319c:	601a      	str	r2, [r3, #0]
  return result;
 800319e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80031a6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a8:	fab3 f383 	clz	r3, r3
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	f043 0302 	orr.w	r3, r3, #2
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d102      	bne.n	80031c2 <HAL_RCC_OscConfig+0xb4e>
 80031bc:	4b43      	ldr	r3, [pc, #268]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	e013      	b.n	80031ea <HAL_RCC_OscConfig+0xb76>
 80031c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80031ca:	2202      	movs	r2, #2
 80031cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	fa93 f2a3 	rbit	r2, r3
 80031dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	4b39      	ldr	r3, [pc, #228]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ee:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80031f2:	2102      	movs	r1, #2
 80031f4:	6011      	str	r1, [r2, #0]
 80031f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031fa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	fa92 f1a2 	rbit	r1, r2
 8003204:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003208:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800320c:	6011      	str	r1, [r2, #0]
  return result;
 800320e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003212:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	fab2 f282 	clz	r2, r2
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003222:	b2d2      	uxtb	r2, r2
 8003224:	f002 021f 	and.w	r2, r2, #31
 8003228:	2101      	movs	r1, #1
 800322a:	fa01 f202 	lsl.w	r2, r1, r2
 800322e:	4013      	ands	r3, r2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d184      	bne.n	800313e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003234:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003238:	2b01      	cmp	r3, #1
 800323a:	d105      	bne.n	8003248 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 8003242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003246:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800324c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	69db      	ldr	r3, [r3, #28]
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 8242 	beq.w	80036de <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800325a:	4b1c      	ldr	r3, [pc, #112]	; (80032cc <HAL_RCC_OscConfig+0xc58>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f003 030c 	and.w	r3, r3, #12
 8003262:	2b08      	cmp	r3, #8
 8003264:	f000 8213 	beq.w	800368e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69db      	ldr	r3, [r3, #28]
 8003274:	2b02      	cmp	r3, #2
 8003276:	f040 8162 	bne.w	800353e <HAL_RCC_OscConfig+0xeca>
 800327a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003282:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003286:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800328c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	fa93 f2a3 	rbit	r2, r3
 8003296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800329a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800329e:	601a      	str	r2, [r3, #0]
  return result;
 80032a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80032a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032aa:	fab3 f383 	clz	r3, r3
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	461a      	mov	r2, r3
 80032bc:	2300      	movs	r3, #0
 80032be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7fe fd5c 	bl	8001d7c <HAL_GetTick>
 80032c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c8:	e00c      	b.n	80032e4 <HAL_RCC_OscConfig+0xc70>
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d0:	f7fe fd54 	bl	8001d7c <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e1fd      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 80032e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80032ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	fa93 f2a3 	rbit	r2, r3
 8003300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003304:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003308:	601a      	str	r2, [r3, #0]
  return result;
 800330a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800330e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003312:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003314:	fab3 f383 	clz	r3, r3
 8003318:	b2db      	uxtb	r3, r3
 800331a:	095b      	lsrs	r3, r3, #5
 800331c:	b2db      	uxtb	r3, r3
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b01      	cmp	r3, #1
 8003326:	d102      	bne.n	800332e <HAL_RCC_OscConfig+0xcba>
 8003328:	4bb0      	ldr	r3, [pc, #704]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	e027      	b.n	800337e <HAL_RCC_OscConfig+0xd0a>
 800332e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003332:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003336:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800333a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003340:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	fa93 f2a3 	rbit	r2, r3
 800334a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800334e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003358:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800335c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003366:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	fa93 f2a3 	rbit	r2, r3
 8003370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003374:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	4b9c      	ldr	r3, [pc, #624]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003382:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003386:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800338a:	6011      	str	r1, [r2, #0]
 800338c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003390:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	fa92 f1a2 	rbit	r1, r2
 800339a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800339e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80033a2:	6011      	str	r1, [r2, #0]
  return result;
 80033a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033a8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	fab2 f282 	clz	r2, r2
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	f042 0220 	orr.w	r2, r2, #32
 80033b8:	b2d2      	uxtb	r2, r2
 80033ba:	f002 021f 	and.w	r2, r2, #31
 80033be:	2101      	movs	r1, #1
 80033c0:	fa01 f202 	lsl.w	r2, r1, r2
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d182      	bne.n	80032d0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ca:	4b88      	ldr	r3, [pc, #544]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80033de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	430b      	orrs	r3, r1
 80033ec:	497f      	ldr	r1, [pc, #508]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	604b      	str	r3, [r1, #4]
 80033f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80033fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003404:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fa93 f2a3 	rbit	r2, r3
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003416:	601a      	str	r2, [r3, #0]
  return result;
 8003418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003420:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800342c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	461a      	mov	r2, r3
 8003434:	2301      	movs	r3, #1
 8003436:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7fe fca0 	bl	8001d7c <HAL_GetTick>
 800343c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003440:	e009      	b.n	8003456 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003442:	f7fe fc9b 	bl	8001d7c <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e144      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 8003456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800345e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003462:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003468:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	fa93 f2a3 	rbit	r2, r3
 8003472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003476:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800347a:	601a      	str	r2, [r3, #0]
  return result;
 800347c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003480:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003484:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003486:	fab3 f383 	clz	r3, r3
 800348a:	b2db      	uxtb	r3, r3
 800348c:	095b      	lsrs	r3, r3, #5
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b01      	cmp	r3, #1
 8003498:	d102      	bne.n	80034a0 <HAL_RCC_OscConfig+0xe2c>
 800349a:	4b54      	ldr	r3, [pc, #336]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	e027      	b.n	80034f0 <HAL_RCC_OscConfig+0xe7c>
 80034a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80034a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	fa93 f2a3 	rbit	r2, r3
 80034bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ca:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80034ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	fa93 f2a3 	rbit	r2, r3
 80034e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	4b3f      	ldr	r3, [pc, #252]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034f4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80034f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034fc:	6011      	str	r1, [r2, #0]
 80034fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003502:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003506:	6812      	ldr	r2, [r2, #0]
 8003508:	fa92 f1a2 	rbit	r1, r2
 800350c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003510:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003514:	6011      	str	r1, [r2, #0]
  return result;
 8003516:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800351a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	fab2 f282 	clz	r2, r2
 8003524:	b2d2      	uxtb	r2, r2
 8003526:	f042 0220 	orr.w	r2, r2, #32
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	f002 021f 	and.w	r2, r2, #31
 8003530:	2101      	movs	r1, #1
 8003532:	fa01 f202 	lsl.w	r2, r1, r2
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d082      	beq.n	8003442 <HAL_RCC_OscConfig+0xdce>
 800353c:	e0cf      	b.n	80036de <HAL_RCC_OscConfig+0x106a>
 800353e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003542:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003546:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800354a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003550:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	fa93 f2a3 	rbit	r2, r3
 800355a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800355e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003562:	601a      	str	r2, [r3, #0]
  return result;
 8003564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003568:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800356c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800356e:	fab3 f383 	clz	r3, r3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003578:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	461a      	mov	r2, r3
 8003580:	2300      	movs	r3, #0
 8003582:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003584:	f7fe fbfa 	bl	8001d7c <HAL_GetTick>
 8003588:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800358c:	e009      	b.n	80035a2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800358e:	f7fe fbf5 	bl	8001d7c <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e09e      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
 80035a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80035aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	fa93 f2a3 	rbit	r2, r3
 80035be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80035c6:	601a      	str	r2, [r3, #0]
  return result;
 80035c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035cc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80035d0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d2:	fab3 f383 	clz	r3, r3
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	095b      	lsrs	r3, r3, #5
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d104      	bne.n	80035f0 <HAL_RCC_OscConfig+0xf7c>
 80035e6:	4b01      	ldr	r3, [pc, #4]	; (80035ec <HAL_RCC_OscConfig+0xf78>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	e029      	b.n	8003640 <HAL_RCC_OscConfig+0xfcc>
 80035ec:	40021000 	.word	0x40021000
 80035f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80035f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003602:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	fa93 f2a3 	rbit	r2, r3
 800360c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003610:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800361a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800361e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003628:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	fa93 f2a3 	rbit	r2, r3
 8003632:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003636:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	4b2b      	ldr	r3, [pc, #172]	; (80036ec <HAL_RCC_OscConfig+0x1078>)
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003644:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003648:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800364c:	6011      	str	r1, [r2, #0]
 800364e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003652:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	fa92 f1a2 	rbit	r1, r2
 800365c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003660:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003664:	6011      	str	r1, [r2, #0]
  return result;
 8003666:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800366a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	fab2 f282 	clz	r2, r2
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	f042 0220 	orr.w	r2, r2, #32
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	f002 021f 	and.w	r2, r2, #31
 8003680:	2101      	movs	r1, #1
 8003682:	fa01 f202 	lsl.w	r2, r1, r2
 8003686:	4013      	ands	r3, r2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d180      	bne.n	800358e <HAL_RCC_OscConfig+0xf1a>
 800368c:	e027      	b.n	80036de <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800368e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003692:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e01e      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036a2:	4b12      	ldr	r3, [pc, #72]	; (80036ec <HAL_RCC_OscConfig+0x1078>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80036aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80036ae:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d10b      	bne.n	80036da <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80036c2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80036c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d001      	beq.n	80036de <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b09e      	sub	sp, #120	; 0x78
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e162      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003708:	4b90      	ldr	r3, [pc, #576]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d910      	bls.n	8003738 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003716:	4b8d      	ldr	r3, [pc, #564]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 0207 	bic.w	r2, r3, #7
 800371e:	498b      	ldr	r1, [pc, #556]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003726:	4b89      	ldr	r3, [pc, #548]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e14a      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d008      	beq.n	8003756 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003744:	4b82      	ldr	r3, [pc, #520]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	497f      	ldr	r1, [pc, #508]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003752:	4313      	orrs	r3, r2
 8003754:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 80dc 	beq.w	800391c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d13c      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xf6>
 800376c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003770:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003772:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003774:	fa93 f3a3 	rbit	r3, r3
 8003778:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800377a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800377c:	fab3 f383 	clz	r3, r3
 8003780:	b2db      	uxtb	r3, r3
 8003782:	095b      	lsrs	r3, r3, #5
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f043 0301 	orr.w	r3, r3, #1
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	d102      	bne.n	8003796 <HAL_RCC_ClockConfig+0xa6>
 8003790:	4b6f      	ldr	r3, [pc, #444]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	e00f      	b.n	80037b6 <HAL_RCC_ClockConfig+0xc6>
 8003796:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800379a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800379e:	fa93 f3a3 	rbit	r3, r3
 80037a2:	667b      	str	r3, [r7, #100]	; 0x64
 80037a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037a8:	663b      	str	r3, [r7, #96]	; 0x60
 80037aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037ac:	fa93 f3a3 	rbit	r3, r3
 80037b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037b2:	4b67      	ldr	r3, [pc, #412]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037ba:	65ba      	str	r2, [r7, #88]	; 0x58
 80037bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037be:	fa92 f2a2 	rbit	r2, r2
 80037c2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80037c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80037c6:	fab2 f282 	clz	r2, r2
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	f042 0220 	orr.w	r2, r2, #32
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	f002 021f 	and.w	r2, r2, #31
 80037d6:	2101      	movs	r1, #1
 80037d8:	fa01 f202 	lsl.w	r2, r1, r2
 80037dc:	4013      	ands	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d17b      	bne.n	80038da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e0f3      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d13c      	bne.n	8003868 <HAL_RCC_ClockConfig+0x178>
 80037ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037f2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f6:	fa93 f3a3 	rbit	r3, r3
 80037fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80037fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	095b      	lsrs	r3, r3, #5
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b01      	cmp	r3, #1
 8003810:	d102      	bne.n	8003818 <HAL_RCC_ClockConfig+0x128>
 8003812:	4b4f      	ldr	r3, [pc, #316]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	e00f      	b.n	8003838 <HAL_RCC_ClockConfig+0x148>
 8003818:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800381c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003820:	fa93 f3a3 	rbit	r3, r3
 8003824:	647b      	str	r3, [r7, #68]	; 0x44
 8003826:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800382a:	643b      	str	r3, [r7, #64]	; 0x40
 800382c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800382e:	fa93 f3a3 	rbit	r3, r3
 8003832:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003834:	4b46      	ldr	r3, [pc, #280]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800383c:	63ba      	str	r2, [r7, #56]	; 0x38
 800383e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003840:	fa92 f2a2 	rbit	r2, r2
 8003844:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003846:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003848:	fab2 f282 	clz	r2, r2
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	f042 0220 	orr.w	r2, r2, #32
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	f002 021f 	and.w	r2, r2, #31
 8003858:	2101      	movs	r1, #1
 800385a:	fa01 f202 	lsl.w	r2, r1, r2
 800385e:	4013      	ands	r3, r2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d13a      	bne.n	80038da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e0b2      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
 8003868:	2302      	movs	r3, #2
 800386a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800386e:	fa93 f3a3 	rbit	r3, r3
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003876:	fab3 f383 	clz	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	095b      	lsrs	r3, r3, #5
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d102      	bne.n	8003890 <HAL_RCC_ClockConfig+0x1a0>
 800388a:	4b31      	ldr	r3, [pc, #196]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	e00d      	b.n	80038ac <HAL_RCC_ClockConfig+0x1bc>
 8003890:	2302      	movs	r3, #2
 8003892:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003896:	fa93 f3a3 	rbit	r3, r3
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
 800389c:	2302      	movs	r3, #2
 800389e:	623b      	str	r3, [r7, #32]
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	fa93 f3a3 	rbit	r3, r3
 80038a6:	61fb      	str	r3, [r7, #28]
 80038a8:	4b29      	ldr	r3, [pc, #164]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	2202      	movs	r2, #2
 80038ae:	61ba      	str	r2, [r7, #24]
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	fa92 f2a2 	rbit	r2, r2
 80038b6:	617a      	str	r2, [r7, #20]
  return result;
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	fab2 f282 	clz	r2, r2
 80038be:	b2d2      	uxtb	r2, r2
 80038c0:	f042 0220 	orr.w	r2, r2, #32
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	f002 021f 	and.w	r2, r2, #31
 80038ca:	2101      	movs	r1, #1
 80038cc:	fa01 f202 	lsl.w	r2, r1, r2
 80038d0:	4013      	ands	r3, r2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e079      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038da:	4b1d      	ldr	r3, [pc, #116]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f023 0203 	bic.w	r2, r3, #3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	491a      	ldr	r1, [pc, #104]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038ec:	f7fe fa46 	bl	8001d7c <HAL_GetTick>
 80038f0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f2:	e00a      	b.n	800390a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038f4:	f7fe fa42 	bl	8001d7c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003902:	4293      	cmp	r3, r2
 8003904:	d901      	bls.n	800390a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e061      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	4b11      	ldr	r3, [pc, #68]	; (8003950 <HAL_RCC_ClockConfig+0x260>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 020c 	and.w	r2, r3, #12
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	429a      	cmp	r2, r3
 800391a:	d1eb      	bne.n	80038f4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800391c:	4b0b      	ldr	r3, [pc, #44]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d214      	bcs.n	8003954 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392a:	4b08      	ldr	r3, [pc, #32]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f023 0207 	bic.w	r2, r3, #7
 8003932:	4906      	ldr	r1, [pc, #24]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800393a:	4b04      	ldr	r3, [pc, #16]	; (800394c <HAL_RCC_ClockConfig+0x25c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d005      	beq.n	8003954 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e040      	b.n	80039ce <HAL_RCC_ClockConfig+0x2de>
 800394c:	40022000 	.word	0x40022000
 8003950:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003960:	4b1d      	ldr	r3, [pc, #116]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	491a      	ldr	r1, [pc, #104]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 800396e:	4313      	orrs	r3, r2
 8003970:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	2b00      	cmp	r3, #0
 800397c:	d009      	beq.n	8003992 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800397e:	4b16      	ldr	r3, [pc, #88]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4912      	ldr	r1, [pc, #72]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 800398e:	4313      	orrs	r3, r2
 8003990:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003992:	f000 f829 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8003996:	4601      	mov	r1, r0
 8003998:	4b0f      	ldr	r3, [pc, #60]	; (80039d8 <HAL_RCC_ClockConfig+0x2e8>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039a0:	22f0      	movs	r2, #240	; 0xf0
 80039a2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	fa92 f2a2 	rbit	r2, r2
 80039aa:	60fa      	str	r2, [r7, #12]
  return result;
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	fab2 f282 	clz	r2, r2
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	40d3      	lsrs	r3, r2
 80039b6:	4a09      	ldr	r2, [pc, #36]	; (80039dc <HAL_RCC_ClockConfig+0x2ec>)
 80039b8:	5cd3      	ldrb	r3, [r2, r3]
 80039ba:	fa21 f303 	lsr.w	r3, r1, r3
 80039be:	4a08      	ldr	r2, [pc, #32]	; (80039e0 <HAL_RCC_ClockConfig+0x2f0>)
 80039c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <HAL_RCC_ClockConfig+0x2f4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fe f994 	bl	8001cf4 <HAL_InitTick>
  
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3778      	adds	r7, #120	; 0x78
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	080094a0 	.word	0x080094a0
 80039e0:	20000140 	.word	0x20000140
 80039e4:	20000194 	.word	0x20000194

080039e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b08b      	sub	sp, #44	; 0x2c
 80039ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
 80039f2:	2300      	movs	r3, #0
 80039f4:	61bb      	str	r3, [r7, #24]
 80039f6:	2300      	movs	r3, #0
 80039f8:	627b      	str	r3, [r7, #36]	; 0x24
 80039fa:	2300      	movs	r3, #0
 80039fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003a02:	4b29      	ldr	r3, [pc, #164]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d002      	beq.n	8003a18 <HAL_RCC_GetSysClockFreq+0x30>
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d003      	beq.n	8003a1e <HAL_RCC_GetSysClockFreq+0x36>
 8003a16:	e03c      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a18:	4b24      	ldr	r3, [pc, #144]	; (8003aac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a1a:	623b      	str	r3, [r7, #32]
      break;
 8003a1c:	e03c      	b.n	8003a98 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003a24:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003a28:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	fa92 f2a2 	rbit	r2, r2
 8003a30:	607a      	str	r2, [r7, #4]
  return result;
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	fab2 f282 	clz	r2, r2
 8003a38:	b2d2      	uxtb	r2, r2
 8003a3a:	40d3      	lsrs	r3, r2
 8003a3c:	4a1c      	ldr	r2, [pc, #112]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003a3e:	5cd3      	ldrb	r3, [r2, r3]
 8003a40:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003a42:	4b19      	ldr	r3, [pc, #100]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	220f      	movs	r2, #15
 8003a4c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	fa92 f2a2 	rbit	r2, r2
 8003a54:	60fa      	str	r2, [r7, #12]
  return result;
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	fab2 f282 	clz	r2, r2
 8003a5c:	b2d2      	uxtb	r2, r2
 8003a5e:	40d3      	lsrs	r3, r2
 8003a60:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003a62:	5cd3      	ldrb	r3, [r2, r3]
 8003a64:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d008      	beq.n	8003a82 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a70:	4a0e      	ldr	r2, [pc, #56]	; (8003aac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	fb02 f303 	mul.w	r3, r2, r3
 8003a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a80:	e004      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	4a0c      	ldr	r2, [pc, #48]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003a86:	fb02 f303 	mul.w	r3, r2, r3
 8003a8a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8e:	623b      	str	r3, [r7, #32]
      break;
 8003a90:	e002      	b.n	8003a98 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a92:	4b06      	ldr	r3, [pc, #24]	; (8003aac <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a94:	623b      	str	r3, [r7, #32]
      break;
 8003a96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a98:	6a3b      	ldr	r3, [r7, #32]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	372c      	adds	r7, #44	; 0x2c
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	007a1200 	.word	0x007a1200
 8003ab0:	080094b0 	.word	0x080094b0
 8003ab4:	080094c0 	.word	0x080094c0
 8003ab8:	003d0900 	.word	0x003d0900

08003abc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b092      	sub	sp, #72	; 0x48
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003acc:	2300      	movs	r3, #0
 8003ace:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 80d4 	beq.w	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ae0:	4b4e      	ldr	r3, [pc, #312]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d10e      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aec:	4b4b      	ldr	r3, [pc, #300]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	4a4a      	ldr	r2, [pc, #296]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af6:	61d3      	str	r3, [r2, #28]
 8003af8:	4b48      	ldr	r3, [pc, #288]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b04:	2301      	movs	r3, #1
 8003b06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0a:	4b45      	ldr	r3, [pc, #276]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d118      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b16:	4b42      	ldr	r3, [pc, #264]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a41      	ldr	r2, [pc, #260]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b20:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b22:	f7fe f92b 	bl	8001d7c <HAL_GetTick>
 8003b26:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b28:	e008      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b2a:	f7fe f927 	bl	8001d7c <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b64      	cmp	r3, #100	; 0x64
 8003b36:	d901      	bls.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e169      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b3c:	4b38      	ldr	r3, [pc, #224]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b48:	4b34      	ldr	r3, [pc, #208]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b50:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 8084 	beq.w	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d07c      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b68:	4b2c      	ldr	r3, [pc, #176]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b76:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b82:	fab3 f383 	clz	r3, r3
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	461a      	mov	r2, r3
 8003b8a:	4b26      	ldr	r3, [pc, #152]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b8c:	4413      	add	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	461a      	mov	r2, r3
 8003b92:	2301      	movs	r3, #1
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b9a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b9e:	fa93 f3a3 	rbit	r3, r3
 8003ba2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba6:	fab3 f383 	clz	r3, r3
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	461a      	mov	r2, r3
 8003bae:	4b1d      	ldr	r3, [pc, #116]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003bba:	4a18      	ldr	r2, [pc, #96]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bbe:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d04b      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe f8d7 	bl	8001d7c <HAL_GetTick>
 8003bce:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe f8d3 	bl	8001d7c <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e113      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003be8:	2302      	movs	r3, #2
 8003bea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bee:	fa93 f3a3 	rbit	r3, r3
 8003bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	623b      	str	r3, [r7, #32]
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	fa93 f3a3 	rbit	r3, r3
 8003bfe:	61fb      	str	r3, [r7, #28]
  return result;
 8003c00:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	095b      	lsrs	r3, r3, #5
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	f043 0302 	orr.w	r3, r3, #2
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d108      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003c16:	4b01      	ldr	r3, [pc, #4]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	e00d      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40007000 	.word	0x40007000
 8003c24:	10908100 	.word	0x10908100
 8003c28:	2302      	movs	r3, #2
 8003c2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	fa93 f3a3 	rbit	r3, r3
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	4b78      	ldr	r3, [pc, #480]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c38:	2202      	movs	r2, #2
 8003c3a:	613a      	str	r2, [r7, #16]
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	fa92 f2a2 	rbit	r2, r2
 8003c42:	60fa      	str	r2, [r7, #12]
  return result;
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	fab2 f282 	clz	r2, r2
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c50:	b2d2      	uxtb	r2, r2
 8003c52:	f002 021f 	and.w	r2, r2, #31
 8003c56:	2101      	movs	r1, #1
 8003c58:	fa01 f202 	lsl.w	r2, r1, r2
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0b7      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003c62:	4b6d      	ldr	r3, [pc, #436]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	496a      	ldr	r1, [pc, #424]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d105      	bne.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c7c:	4b66      	ldr	r3, [pc, #408]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	4a65      	ldr	r2, [pc, #404]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d008      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c94:	4b60      	ldr	r3, [pc, #384]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c98:	f023 0203 	bic.w	r2, r3, #3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	495d      	ldr	r1, [pc, #372]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cb2:	4b59      	ldr	r3, [pc, #356]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	4956      	ldr	r1, [pc, #344]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d008      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cd0:	4b51      	ldr	r3, [pc, #324]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	494e      	ldr	r1, [pc, #312]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0320 	and.w	r3, r3, #32
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d008      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cee:	4b4a      	ldr	r3, [pc, #296]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	f023 0210 	bic.w	r2, r3, #16
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	69db      	ldr	r3, [r3, #28]
 8003cfa:	4947      	ldr	r1, [pc, #284]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003d0c:	4b42      	ldr	r3, [pc, #264]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d18:	493f      	ldr	r1, [pc, #252]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d008      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d2a:	4b3b      	ldr	r3, [pc, #236]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	f023 0220 	bic.w	r2, r3, #32
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	4938      	ldr	r1, [pc, #224]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d48:	4b33      	ldr	r3, [pc, #204]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	4930      	ldr	r1, [pc, #192]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d008      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d66:	4b2c      	ldr	r3, [pc, #176]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	4929      	ldr	r1, [pc, #164]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d008      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d84:	4b24      	ldr	r3, [pc, #144]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	4921      	ldr	r1, [pc, #132]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d008      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003da2:	4b1d      	ldr	r3, [pc, #116]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dae:	491a      	ldr	r1, [pc, #104]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003dc0:	4b15      	ldr	r3, [pc, #84]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc4:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dcc:	4912      	ldr	r1, [pc, #72]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d008      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003dde:	4b0e      	ldr	r3, [pc, #56]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dea:	490b      	ldr	r1, [pc, #44]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d008      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003dfc:	4b06      	ldr	r3, [pc, #24]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e00:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e08:	4903      	ldr	r1, [pc, #12]	; (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3748      	adds	r7, #72	; 0x48
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40021000 	.word	0x40021000

08003e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e09d      	b.n	8003f6a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d108      	bne.n	8003e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e3e:	d009      	beq.n	8003e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	61da      	str	r2, [r3, #28]
 8003e46:	e005      	b.n	8003e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d106      	bne.n	8003e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7fd fc5a 	bl	8001728 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e94:	d902      	bls.n	8003e9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	e002      	b.n	8003ea2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ea0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003eaa:	d007      	beq.n	8003ebc <HAL_SPI_Init+0xa0>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003eb4:	d002      	beq.n	8003ebc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003efe:	ea42 0103 	orr.w	r1, r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	0c1b      	lsrs	r3, r3, #16
 8003f18:	f003 0204 	and.w	r2, r3, #4
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003f38:	ea42 0103 	orr.w	r1, r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e049      	b.n	8004018 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d106      	bne.n	8003f9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7fd fc07 	bl	80017ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3304      	adds	r3, #4
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	f000 fa49 	bl	8004448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3708      	adds	r7, #8
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d109      	bne.n	8004044 <HAL_TIM_PWM_Start+0x24>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	bf14      	ite	ne
 800403c:	2301      	movne	r3, #1
 800403e:	2300      	moveq	r3, #0
 8004040:	b2db      	uxtb	r3, r3
 8004042:	e03c      	b.n	80040be <HAL_TIM_PWM_Start+0x9e>
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	2b04      	cmp	r3, #4
 8004048:	d109      	bne.n	800405e <HAL_TIM_PWM_Start+0x3e>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b01      	cmp	r3, #1
 8004054:	bf14      	ite	ne
 8004056:	2301      	movne	r3, #1
 8004058:	2300      	moveq	r3, #0
 800405a:	b2db      	uxtb	r3, r3
 800405c:	e02f      	b.n	80040be <HAL_TIM_PWM_Start+0x9e>
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2b08      	cmp	r3, #8
 8004062:	d109      	bne.n	8004078 <HAL_TIM_PWM_Start+0x58>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b01      	cmp	r3, #1
 800406e:	bf14      	ite	ne
 8004070:	2301      	movne	r3, #1
 8004072:	2300      	moveq	r3, #0
 8004074:	b2db      	uxtb	r3, r3
 8004076:	e022      	b.n	80040be <HAL_TIM_PWM_Start+0x9e>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2b0c      	cmp	r3, #12
 800407c:	d109      	bne.n	8004092 <HAL_TIM_PWM_Start+0x72>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b01      	cmp	r3, #1
 8004088:	bf14      	ite	ne
 800408a:	2301      	movne	r3, #1
 800408c:	2300      	moveq	r3, #0
 800408e:	b2db      	uxtb	r3, r3
 8004090:	e015      	b.n	80040be <HAL_TIM_PWM_Start+0x9e>
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	2b10      	cmp	r3, #16
 8004096:	d109      	bne.n	80040ac <HAL_TIM_PWM_Start+0x8c>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	bf14      	ite	ne
 80040a4:	2301      	movne	r3, #1
 80040a6:	2300      	moveq	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	e008      	b.n	80040be <HAL_TIM_PWM_Start+0x9e>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	bf14      	ite	ne
 80040b8:	2301      	movne	r3, #1
 80040ba:	2300      	moveq	r3, #0
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e097      	b.n	80041f6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d104      	bne.n	80040d6 <HAL_TIM_PWM_Start+0xb6>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040d4:	e023      	b.n	800411e <HAL_TIM_PWM_Start+0xfe>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b04      	cmp	r3, #4
 80040da:	d104      	bne.n	80040e6 <HAL_TIM_PWM_Start+0xc6>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e4:	e01b      	b.n	800411e <HAL_TIM_PWM_Start+0xfe>
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d104      	bne.n	80040f6 <HAL_TIM_PWM_Start+0xd6>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2202      	movs	r2, #2
 80040f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040f4:	e013      	b.n	800411e <HAL_TIM_PWM_Start+0xfe>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b0c      	cmp	r3, #12
 80040fa:	d104      	bne.n	8004106 <HAL_TIM_PWM_Start+0xe6>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004104:	e00b      	b.n	800411e <HAL_TIM_PWM_Start+0xfe>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b10      	cmp	r3, #16
 800410a:	d104      	bne.n	8004116 <HAL_TIM_PWM_Start+0xf6>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004114:	e003      	b.n	800411e <HAL_TIM_PWM_Start+0xfe>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2202      	movs	r2, #2
 800411a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2201      	movs	r2, #1
 8004124:	6839      	ldr	r1, [r7, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f000 fcf4 	bl	8004b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a33      	ldr	r2, [pc, #204]	; (8004200 <HAL_TIM_PWM_Start+0x1e0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d013      	beq.n	800415e <HAL_TIM_PWM_Start+0x13e>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a32      	ldr	r2, [pc, #200]	; (8004204 <HAL_TIM_PWM_Start+0x1e4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d00e      	beq.n	800415e <HAL_TIM_PWM_Start+0x13e>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a30      	ldr	r2, [pc, #192]	; (8004208 <HAL_TIM_PWM_Start+0x1e8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d009      	beq.n	800415e <HAL_TIM_PWM_Start+0x13e>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a2f      	ldr	r2, [pc, #188]	; (800420c <HAL_TIM_PWM_Start+0x1ec>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d004      	beq.n	800415e <HAL_TIM_PWM_Start+0x13e>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a2d      	ldr	r2, [pc, #180]	; (8004210 <HAL_TIM_PWM_Start+0x1f0>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d101      	bne.n	8004162 <HAL_TIM_PWM_Start+0x142>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <HAL_TIM_PWM_Start+0x144>
 8004162:	2300      	movs	r3, #0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d007      	beq.n	8004178 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004176:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a20      	ldr	r2, [pc, #128]	; (8004200 <HAL_TIM_PWM_Start+0x1e0>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d018      	beq.n	80041b4 <HAL_TIM_PWM_Start+0x194>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800418a:	d013      	beq.n	80041b4 <HAL_TIM_PWM_Start+0x194>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a20      	ldr	r2, [pc, #128]	; (8004214 <HAL_TIM_PWM_Start+0x1f4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d00e      	beq.n	80041b4 <HAL_TIM_PWM_Start+0x194>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a1f      	ldr	r2, [pc, #124]	; (8004218 <HAL_TIM_PWM_Start+0x1f8>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d009      	beq.n	80041b4 <HAL_TIM_PWM_Start+0x194>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a17      	ldr	r2, [pc, #92]	; (8004204 <HAL_TIM_PWM_Start+0x1e4>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d004      	beq.n	80041b4 <HAL_TIM_PWM_Start+0x194>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a16      	ldr	r2, [pc, #88]	; (8004208 <HAL_TIM_PWM_Start+0x1e8>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d115      	bne.n	80041e0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	4b18      	ldr	r3, [pc, #96]	; (800421c <HAL_TIM_PWM_Start+0x1fc>)
 80041bc:	4013      	ands	r3, r2
 80041be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b06      	cmp	r3, #6
 80041c4:	d015      	beq.n	80041f2 <HAL_TIM_PWM_Start+0x1d2>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041cc:	d011      	beq.n	80041f2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f042 0201 	orr.w	r2, r2, #1
 80041dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041de:	e008      	b.n	80041f2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0201 	orr.w	r2, r2, #1
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	e000      	b.n	80041f4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40012c00 	.word	0x40012c00
 8004204:	40013400 	.word	0x40013400
 8004208:	40014000 	.word	0x40014000
 800420c:	40014400 	.word	0x40014400
 8004210:	40014800 	.word	0x40014800
 8004214:	40000400 	.word	0x40000400
 8004218:	40000800 	.word	0x40000800
 800421c:	00010007 	.word	0x00010007

08004220 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800423a:	2302      	movs	r3, #2
 800423c:	e0ff      	b.n	800443e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b14      	cmp	r3, #20
 800424a:	f200 80f0 	bhi.w	800442e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800424e:	a201      	add	r2, pc, #4	; (adr r2, 8004254 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004254:	080042a9 	.word	0x080042a9
 8004258:	0800442f 	.word	0x0800442f
 800425c:	0800442f 	.word	0x0800442f
 8004260:	0800442f 	.word	0x0800442f
 8004264:	080042e9 	.word	0x080042e9
 8004268:	0800442f 	.word	0x0800442f
 800426c:	0800442f 	.word	0x0800442f
 8004270:	0800442f 	.word	0x0800442f
 8004274:	0800432b 	.word	0x0800432b
 8004278:	0800442f 	.word	0x0800442f
 800427c:	0800442f 	.word	0x0800442f
 8004280:	0800442f 	.word	0x0800442f
 8004284:	0800436b 	.word	0x0800436b
 8004288:	0800442f 	.word	0x0800442f
 800428c:	0800442f 	.word	0x0800442f
 8004290:	0800442f 	.word	0x0800442f
 8004294:	080043ad 	.word	0x080043ad
 8004298:	0800442f 	.word	0x0800442f
 800429c:	0800442f 	.word	0x0800442f
 80042a0:	0800442f 	.word	0x0800442f
 80042a4:	080043ed 	.word	0x080043ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68b9      	ldr	r1, [r7, #8]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 f95a 	bl	8004568 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	699a      	ldr	r2, [r3, #24]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f042 0208 	orr.w	r2, r2, #8
 80042c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	699a      	ldr	r2, [r3, #24]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 0204 	bic.w	r2, r2, #4
 80042d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6999      	ldr	r1, [r3, #24]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	691a      	ldr	r2, [r3, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	619a      	str	r2, [r3, #24]
      break;
 80042e6:	e0a5      	b.n	8004434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68b9      	ldr	r1, [r7, #8]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 f9ca 	bl	8004688 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699a      	ldr	r2, [r3, #24]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004302:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	699a      	ldr	r2, [r3, #24]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004312:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6999      	ldr	r1, [r3, #24]
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	021a      	lsls	r2, r3, #8
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	619a      	str	r2, [r3, #24]
      break;
 8004328:	e084      	b.n	8004434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68b9      	ldr	r1, [r7, #8]
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fa33 	bl	800479c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	69da      	ldr	r2, [r3, #28]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 0208 	orr.w	r2, r2, #8
 8004344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69da      	ldr	r2, [r3, #28]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f022 0204 	bic.w	r2, r2, #4
 8004354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	69d9      	ldr	r1, [r3, #28]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	61da      	str	r2, [r3, #28]
      break;
 8004368:	e064      	b.n	8004434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68b9      	ldr	r1, [r7, #8]
 8004370:	4618      	mov	r0, r3
 8004372:	f000 fa9b 	bl	80048ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	69da      	ldr	r2, [r3, #28]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004384:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	69da      	ldr	r2, [r3, #28]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004394:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	69d9      	ldr	r1, [r3, #28]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	021a      	lsls	r2, r3, #8
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	61da      	str	r2, [r3, #28]
      break;
 80043aa:	e043      	b.n	8004434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68b9      	ldr	r1, [r7, #8]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fae4 	bl	8004980 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f042 0208 	orr.w	r2, r2, #8
 80043c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0204 	bic.w	r2, r2, #4
 80043d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	691a      	ldr	r2, [r3, #16]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80043ea:	e023      	b.n	8004434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68b9      	ldr	r1, [r7, #8]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 fb28 	bl	8004a48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004406:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004416:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	021a      	lsls	r2, r3, #8
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	430a      	orrs	r2, r1
 800442a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800442c:	e002      	b.n	8004434 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	75fb      	strb	r3, [r7, #23]
      break;
 8004432:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800443c:	7dfb      	ldrb	r3, [r7, #23]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3718      	adds	r7, #24
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop

08004448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a3c      	ldr	r2, [pc, #240]	; (800454c <TIM_Base_SetConfig+0x104>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00f      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004466:	d00b      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a39      	ldr	r2, [pc, #228]	; (8004550 <TIM_Base_SetConfig+0x108>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d007      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a38      	ldr	r2, [pc, #224]	; (8004554 <TIM_Base_SetConfig+0x10c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d003      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a37      	ldr	r2, [pc, #220]	; (8004558 <TIM_Base_SetConfig+0x110>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d108      	bne.n	8004492 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a2d      	ldr	r2, [pc, #180]	; (800454c <TIM_Base_SetConfig+0x104>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d01b      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a0:	d017      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a2a      	ldr	r2, [pc, #168]	; (8004550 <TIM_Base_SetConfig+0x108>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a29      	ldr	r2, [pc, #164]	; (8004554 <TIM_Base_SetConfig+0x10c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d00f      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a28      	ldr	r2, [pc, #160]	; (8004558 <TIM_Base_SetConfig+0x110>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00b      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a27      	ldr	r2, [pc, #156]	; (800455c <TIM_Base_SetConfig+0x114>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d007      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a26      	ldr	r2, [pc, #152]	; (8004560 <TIM_Base_SetConfig+0x118>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d003      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a25      	ldr	r2, [pc, #148]	; (8004564 <TIM_Base_SetConfig+0x11c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d108      	bne.n	80044e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a10      	ldr	r2, [pc, #64]	; (800454c <TIM_Base_SetConfig+0x104>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d00f      	beq.n	8004530 <TIM_Base_SetConfig+0xe8>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a11      	ldr	r2, [pc, #68]	; (8004558 <TIM_Base_SetConfig+0x110>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d00b      	beq.n	8004530 <TIM_Base_SetConfig+0xe8>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a10      	ldr	r2, [pc, #64]	; (800455c <TIM_Base_SetConfig+0x114>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d007      	beq.n	8004530 <TIM_Base_SetConfig+0xe8>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a0f      	ldr	r2, [pc, #60]	; (8004560 <TIM_Base_SetConfig+0x118>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d003      	beq.n	8004530 <TIM_Base_SetConfig+0xe8>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a0e      	ldr	r2, [pc, #56]	; (8004564 <TIM_Base_SetConfig+0x11c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d103      	bne.n	8004538 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	615a      	str	r2, [r3, #20]
}
 800453e:	bf00      	nop
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40012c00 	.word	0x40012c00
 8004550:	40000400 	.word	0x40000400
 8004554:	40000800 	.word	0x40000800
 8004558:	40013400 	.word	0x40013400
 800455c:	40014000 	.word	0x40014000
 8004560:	40014400 	.word	0x40014400
 8004564:	40014800 	.word	0x40014800

08004568 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0201 	bic.w	r2, r3, #1
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800459a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f023 0303 	bic.w	r3, r3, #3
 80045a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f023 0302 	bic.w	r3, r3, #2
 80045b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a2c      	ldr	r2, [pc, #176]	; (8004674 <TIM_OC1_SetConfig+0x10c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d00f      	beq.n	80045e8 <TIM_OC1_SetConfig+0x80>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a2b      	ldr	r2, [pc, #172]	; (8004678 <TIM_OC1_SetConfig+0x110>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00b      	beq.n	80045e8 <TIM_OC1_SetConfig+0x80>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a2a      	ldr	r2, [pc, #168]	; (800467c <TIM_OC1_SetConfig+0x114>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d007      	beq.n	80045e8 <TIM_OC1_SetConfig+0x80>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a29      	ldr	r2, [pc, #164]	; (8004680 <TIM_OC1_SetConfig+0x118>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d003      	beq.n	80045e8 <TIM_OC1_SetConfig+0x80>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a28      	ldr	r2, [pc, #160]	; (8004684 <TIM_OC1_SetConfig+0x11c>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d10c      	bne.n	8004602 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	f023 0308 	bic.w	r3, r3, #8
 80045ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f023 0304 	bic.w	r3, r3, #4
 8004600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a1b      	ldr	r2, [pc, #108]	; (8004674 <TIM_OC1_SetConfig+0x10c>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00f      	beq.n	800462a <TIM_OC1_SetConfig+0xc2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a1a      	ldr	r2, [pc, #104]	; (8004678 <TIM_OC1_SetConfig+0x110>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00b      	beq.n	800462a <TIM_OC1_SetConfig+0xc2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a19      	ldr	r2, [pc, #100]	; (800467c <TIM_OC1_SetConfig+0x114>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d007      	beq.n	800462a <TIM_OC1_SetConfig+0xc2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a18      	ldr	r2, [pc, #96]	; (8004680 <TIM_OC1_SetConfig+0x118>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d003      	beq.n	800462a <TIM_OC1_SetConfig+0xc2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a17      	ldr	r2, [pc, #92]	; (8004684 <TIM_OC1_SetConfig+0x11c>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d111      	bne.n	800464e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	4313      	orrs	r3, r2
 8004642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4313      	orrs	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	621a      	str	r2, [r3, #32]
}
 8004668:	bf00      	nop
 800466a:	371c      	adds	r7, #28
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	40012c00 	.word	0x40012c00
 8004678:	40013400 	.word	0x40013400
 800467c:	40014000 	.word	0x40014000
 8004680:	40014400 	.word	0x40014400
 8004684:	40014800 	.word	0x40014800

08004688 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	f023 0210 	bic.w	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f023 0320 	bic.w	r3, r3, #32
 80046d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a28      	ldr	r2, [pc, #160]	; (8004788 <TIM_OC2_SetConfig+0x100>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d003      	beq.n	80046f4 <TIM_OC2_SetConfig+0x6c>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a27      	ldr	r2, [pc, #156]	; (800478c <TIM_OC2_SetConfig+0x104>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d10d      	bne.n	8004710 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	011b      	lsls	r3, r3, #4
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	4313      	orrs	r3, r2
 8004706:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800470e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a1d      	ldr	r2, [pc, #116]	; (8004788 <TIM_OC2_SetConfig+0x100>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d00f      	beq.n	8004738 <TIM_OC2_SetConfig+0xb0>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a1c      	ldr	r2, [pc, #112]	; (800478c <TIM_OC2_SetConfig+0x104>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d00b      	beq.n	8004738 <TIM_OC2_SetConfig+0xb0>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a1b      	ldr	r2, [pc, #108]	; (8004790 <TIM_OC2_SetConfig+0x108>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d007      	beq.n	8004738 <TIM_OC2_SetConfig+0xb0>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a1a      	ldr	r2, [pc, #104]	; (8004794 <TIM_OC2_SetConfig+0x10c>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d003      	beq.n	8004738 <TIM_OC2_SetConfig+0xb0>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a19      	ldr	r2, [pc, #100]	; (8004798 <TIM_OC2_SetConfig+0x110>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d113      	bne.n	8004760 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800473e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004746:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4313      	orrs	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	4313      	orrs	r3, r2
 800475e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	621a      	str	r2, [r3, #32]
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40012c00 	.word	0x40012c00
 800478c:	40013400 	.word	0x40013400
 8004790:	40014000 	.word	0x40014000
 8004794:	40014400 	.word	0x40014400
 8004798:	40014800 	.word	0x40014800

0800479c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f023 0303 	bic.w	r3, r3, #3
 80047d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	4313      	orrs	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	021b      	lsls	r3, r3, #8
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a27      	ldr	r2, [pc, #156]	; (8004898 <TIM_OC3_SetConfig+0xfc>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d003      	beq.n	8004806 <TIM_OC3_SetConfig+0x6a>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a26      	ldr	r2, [pc, #152]	; (800489c <TIM_OC3_SetConfig+0x100>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d10d      	bne.n	8004822 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800480c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	021b      	lsls	r3, r3, #8
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	4313      	orrs	r3, r2
 8004818:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004820:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a1c      	ldr	r2, [pc, #112]	; (8004898 <TIM_OC3_SetConfig+0xfc>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00f      	beq.n	800484a <TIM_OC3_SetConfig+0xae>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a1b      	ldr	r2, [pc, #108]	; (800489c <TIM_OC3_SetConfig+0x100>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00b      	beq.n	800484a <TIM_OC3_SetConfig+0xae>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a1a      	ldr	r2, [pc, #104]	; (80048a0 <TIM_OC3_SetConfig+0x104>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d007      	beq.n	800484a <TIM_OC3_SetConfig+0xae>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a19      	ldr	r2, [pc, #100]	; (80048a4 <TIM_OC3_SetConfig+0x108>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d003      	beq.n	800484a <TIM_OC3_SetConfig+0xae>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a18      	ldr	r2, [pc, #96]	; (80048a8 <TIM_OC3_SetConfig+0x10c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d113      	bne.n	8004872 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4313      	orrs	r3, r2
 8004864:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	621a      	str	r2, [r3, #32]
}
 800488c:	bf00      	nop
 800488e:	371c      	adds	r7, #28
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	40012c00 	.word	0x40012c00
 800489c:	40013400 	.word	0x40013400
 80048a0:	40014000 	.word	0x40014000
 80048a4:	40014400 	.word	0x40014400
 80048a8:	40014800 	.word	0x40014800

080048ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	031b      	lsls	r3, r3, #12
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	4313      	orrs	r3, r2
 8004906:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a18      	ldr	r2, [pc, #96]	; (800496c <TIM_OC4_SetConfig+0xc0>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00f      	beq.n	8004930 <TIM_OC4_SetConfig+0x84>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a17      	ldr	r2, [pc, #92]	; (8004970 <TIM_OC4_SetConfig+0xc4>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00b      	beq.n	8004930 <TIM_OC4_SetConfig+0x84>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a16      	ldr	r2, [pc, #88]	; (8004974 <TIM_OC4_SetConfig+0xc8>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d007      	beq.n	8004930 <TIM_OC4_SetConfig+0x84>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a15      	ldr	r2, [pc, #84]	; (8004978 <TIM_OC4_SetConfig+0xcc>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d003      	beq.n	8004930 <TIM_OC4_SetConfig+0x84>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a14      	ldr	r2, [pc, #80]	; (800497c <TIM_OC4_SetConfig+0xd0>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d109      	bne.n	8004944 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004936:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	019b      	lsls	r3, r3, #6
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	621a      	str	r2, [r3, #32]
}
 800495e:	bf00      	nop
 8004960:	371c      	adds	r7, #28
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40012c00 	.word	0x40012c00
 8004970:	40013400 	.word	0x40013400
 8004974:	40014000 	.word	0x40014000
 8004978:	40014400 	.word	0x40014400
 800497c:	40014800 	.word	0x40014800

08004980 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80049c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	041b      	lsls	r3, r3, #16
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a17      	ldr	r2, [pc, #92]	; (8004a34 <TIM_OC5_SetConfig+0xb4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d00f      	beq.n	80049fa <TIM_OC5_SetConfig+0x7a>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a16      	ldr	r2, [pc, #88]	; (8004a38 <TIM_OC5_SetConfig+0xb8>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d00b      	beq.n	80049fa <TIM_OC5_SetConfig+0x7a>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a15      	ldr	r2, [pc, #84]	; (8004a3c <TIM_OC5_SetConfig+0xbc>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d007      	beq.n	80049fa <TIM_OC5_SetConfig+0x7a>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a14      	ldr	r2, [pc, #80]	; (8004a40 <TIM_OC5_SetConfig+0xc0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d003      	beq.n	80049fa <TIM_OC5_SetConfig+0x7a>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a13      	ldr	r2, [pc, #76]	; (8004a44 <TIM_OC5_SetConfig+0xc4>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d109      	bne.n	8004a0e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	021b      	lsls	r3, r3, #8
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	621a      	str	r2, [r3, #32]
}
 8004a28:	bf00      	nop
 8004a2a:	371c      	adds	r7, #28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	40012c00 	.word	0x40012c00
 8004a38:	40013400 	.word	0x40013400
 8004a3c:	40014000 	.word	0x40014000
 8004a40:	40014400 	.word	0x40014400
 8004a44:	40014800 	.word	0x40014800

08004a48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	021b      	lsls	r3, r3, #8
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004a8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	051b      	lsls	r3, r3, #20
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a18      	ldr	r2, [pc, #96]	; (8004b00 <TIM_OC6_SetConfig+0xb8>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d00f      	beq.n	8004ac4 <TIM_OC6_SetConfig+0x7c>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a17      	ldr	r2, [pc, #92]	; (8004b04 <TIM_OC6_SetConfig+0xbc>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d00b      	beq.n	8004ac4 <TIM_OC6_SetConfig+0x7c>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a16      	ldr	r2, [pc, #88]	; (8004b08 <TIM_OC6_SetConfig+0xc0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d007      	beq.n	8004ac4 <TIM_OC6_SetConfig+0x7c>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a15      	ldr	r2, [pc, #84]	; (8004b0c <TIM_OC6_SetConfig+0xc4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d003      	beq.n	8004ac4 <TIM_OC6_SetConfig+0x7c>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a14      	ldr	r2, [pc, #80]	; (8004b10 <TIM_OC6_SetConfig+0xc8>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d109      	bne.n	8004ad8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004aca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	029b      	lsls	r3, r3, #10
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	40012c00 	.word	0x40012c00
 8004b04:	40013400 	.word	0x40013400
 8004b08:	40014000 	.word	0x40014000
 8004b0c:	40014400 	.word	0x40014400
 8004b10:	40014800 	.word	0x40014800

08004b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 031f 	and.w	r3, r3, #31
 8004b26:	2201      	movs	r2, #1
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a1a      	ldr	r2, [r3, #32]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	43db      	mvns	r3, r3
 8004b36:	401a      	ands	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a1a      	ldr	r2, [r3, #32]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f003 031f 	and.w	r3, r3, #31
 8004b46:	6879      	ldr	r1, [r7, #4]
 8004b48:	fa01 f303 	lsl.w	r3, r1, r3
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	621a      	str	r2, [r3, #32]
}
 8004b52:	bf00      	nop
 8004b54:	371c      	adds	r7, #28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
	...

08004b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b74:	2302      	movs	r3, #2
 8004b76:	e063      	b.n	8004c40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a2b      	ldr	r2, [pc, #172]	; (8004c4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d004      	beq.n	8004bac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a2a      	ldr	r2, [pc, #168]	; (8004c50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d108      	bne.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004bb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a1b      	ldr	r2, [pc, #108]	; (8004c4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d018      	beq.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bea:	d013      	beq.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a18      	ldr	r2, [pc, #96]	; (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d00e      	beq.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a17      	ldr	r2, [pc, #92]	; (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d009      	beq.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a12      	ldr	r2, [pc, #72]	; (8004c50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d004      	beq.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a13      	ldr	r2, [pc, #76]	; (8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d10c      	bne.n	8004c2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr
 8004c4c:	40012c00 	.word	0x40012c00
 8004c50:	40013400 	.word	0x40013400
 8004c54:	40000400 	.word	0x40000400
 8004c58:	40000800 	.word	0x40000800
 8004c5c:	40014000 	.word	0x40014000

08004c60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c68:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004c6c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	43db      	mvns	r3, r3
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	4013      	ands	r3, r2
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004c96:	b084      	sub	sp, #16
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	f107 0014 	add.w	r0, r7, #20
 8004ca4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	b004      	add	sp, #16
 8004cd6:	4770      	bx	lr

08004cd8 <__cvt>:
 8004cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cdc:	ec55 4b10 	vmov	r4, r5, d0
 8004ce0:	2d00      	cmp	r5, #0
 8004ce2:	460e      	mov	r6, r1
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	462b      	mov	r3, r5
 8004ce8:	bfbb      	ittet	lt
 8004cea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004cee:	461d      	movlt	r5, r3
 8004cf0:	2300      	movge	r3, #0
 8004cf2:	232d      	movlt	r3, #45	; 0x2d
 8004cf4:	700b      	strb	r3, [r1, #0]
 8004cf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cf8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004cfc:	4691      	mov	r9, r2
 8004cfe:	f023 0820 	bic.w	r8, r3, #32
 8004d02:	bfbc      	itt	lt
 8004d04:	4622      	movlt	r2, r4
 8004d06:	4614      	movlt	r4, r2
 8004d08:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d0c:	d005      	beq.n	8004d1a <__cvt+0x42>
 8004d0e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d12:	d100      	bne.n	8004d16 <__cvt+0x3e>
 8004d14:	3601      	adds	r6, #1
 8004d16:	2102      	movs	r1, #2
 8004d18:	e000      	b.n	8004d1c <__cvt+0x44>
 8004d1a:	2103      	movs	r1, #3
 8004d1c:	ab03      	add	r3, sp, #12
 8004d1e:	9301      	str	r3, [sp, #4]
 8004d20:	ab02      	add	r3, sp, #8
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	ec45 4b10 	vmov	d0, r4, r5
 8004d28:	4653      	mov	r3, sl
 8004d2a:	4632      	mov	r2, r6
 8004d2c:	f001 f880 	bl	8005e30 <_dtoa_r>
 8004d30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004d34:	4607      	mov	r7, r0
 8004d36:	d102      	bne.n	8004d3e <__cvt+0x66>
 8004d38:	f019 0f01 	tst.w	r9, #1
 8004d3c:	d022      	beq.n	8004d84 <__cvt+0xac>
 8004d3e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d42:	eb07 0906 	add.w	r9, r7, r6
 8004d46:	d110      	bne.n	8004d6a <__cvt+0x92>
 8004d48:	783b      	ldrb	r3, [r7, #0]
 8004d4a:	2b30      	cmp	r3, #48	; 0x30
 8004d4c:	d10a      	bne.n	8004d64 <__cvt+0x8c>
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2300      	movs	r3, #0
 8004d52:	4620      	mov	r0, r4
 8004d54:	4629      	mov	r1, r5
 8004d56:	f7fb feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d5a:	b918      	cbnz	r0, 8004d64 <__cvt+0x8c>
 8004d5c:	f1c6 0601 	rsb	r6, r6, #1
 8004d60:	f8ca 6000 	str.w	r6, [sl]
 8004d64:	f8da 3000 	ldr.w	r3, [sl]
 8004d68:	4499      	add	r9, r3
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	4620      	mov	r0, r4
 8004d70:	4629      	mov	r1, r5
 8004d72:	f7fb fea9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d76:	b108      	cbz	r0, 8004d7c <__cvt+0xa4>
 8004d78:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d7c:	2230      	movs	r2, #48	; 0x30
 8004d7e:	9b03      	ldr	r3, [sp, #12]
 8004d80:	454b      	cmp	r3, r9
 8004d82:	d307      	bcc.n	8004d94 <__cvt+0xbc>
 8004d84:	9b03      	ldr	r3, [sp, #12]
 8004d86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d88:	1bdb      	subs	r3, r3, r7
 8004d8a:	4638      	mov	r0, r7
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	b004      	add	sp, #16
 8004d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d94:	1c59      	adds	r1, r3, #1
 8004d96:	9103      	str	r1, [sp, #12]
 8004d98:	701a      	strb	r2, [r3, #0]
 8004d9a:	e7f0      	b.n	8004d7e <__cvt+0xa6>

08004d9c <__exponent>:
 8004d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2900      	cmp	r1, #0
 8004da2:	bfb8      	it	lt
 8004da4:	4249      	neglt	r1, r1
 8004da6:	f803 2b02 	strb.w	r2, [r3], #2
 8004daa:	bfb4      	ite	lt
 8004dac:	222d      	movlt	r2, #45	; 0x2d
 8004dae:	222b      	movge	r2, #43	; 0x2b
 8004db0:	2909      	cmp	r1, #9
 8004db2:	7042      	strb	r2, [r0, #1]
 8004db4:	dd2a      	ble.n	8004e0c <__exponent+0x70>
 8004db6:	f10d 0207 	add.w	r2, sp, #7
 8004dba:	4617      	mov	r7, r2
 8004dbc:	260a      	movs	r6, #10
 8004dbe:	4694      	mov	ip, r2
 8004dc0:	fb91 f5f6 	sdiv	r5, r1, r6
 8004dc4:	fb06 1415 	mls	r4, r6, r5, r1
 8004dc8:	3430      	adds	r4, #48	; 0x30
 8004dca:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004dce:	460c      	mov	r4, r1
 8004dd0:	2c63      	cmp	r4, #99	; 0x63
 8004dd2:	f102 32ff 	add.w	r2, r2, #4294967295
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	dcf1      	bgt.n	8004dbe <__exponent+0x22>
 8004dda:	3130      	adds	r1, #48	; 0x30
 8004ddc:	f1ac 0402 	sub.w	r4, ip, #2
 8004de0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004de4:	1c41      	adds	r1, r0, #1
 8004de6:	4622      	mov	r2, r4
 8004de8:	42ba      	cmp	r2, r7
 8004dea:	d30a      	bcc.n	8004e02 <__exponent+0x66>
 8004dec:	f10d 0209 	add.w	r2, sp, #9
 8004df0:	eba2 020c 	sub.w	r2, r2, ip
 8004df4:	42bc      	cmp	r4, r7
 8004df6:	bf88      	it	hi
 8004df8:	2200      	movhi	r2, #0
 8004dfa:	4413      	add	r3, r2
 8004dfc:	1a18      	subs	r0, r3, r0
 8004dfe:	b003      	add	sp, #12
 8004e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e02:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004e06:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004e0a:	e7ed      	b.n	8004de8 <__exponent+0x4c>
 8004e0c:	2330      	movs	r3, #48	; 0x30
 8004e0e:	3130      	adds	r1, #48	; 0x30
 8004e10:	7083      	strb	r3, [r0, #2]
 8004e12:	70c1      	strb	r1, [r0, #3]
 8004e14:	1d03      	adds	r3, r0, #4
 8004e16:	e7f1      	b.n	8004dfc <__exponent+0x60>

08004e18 <_printf_float>:
 8004e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e1c:	ed2d 8b02 	vpush	{d8}
 8004e20:	b08d      	sub	sp, #52	; 0x34
 8004e22:	460c      	mov	r4, r1
 8004e24:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004e28:	4616      	mov	r6, r2
 8004e2a:	461f      	mov	r7, r3
 8004e2c:	4605      	mov	r5, r0
 8004e2e:	f000 fef7 	bl	8005c20 <_localeconv_r>
 8004e32:	f8d0 a000 	ldr.w	sl, [r0]
 8004e36:	4650      	mov	r0, sl
 8004e38:	f7fb fa1a 	bl	8000270 <strlen>
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	930a      	str	r3, [sp, #40]	; 0x28
 8004e40:	6823      	ldr	r3, [r4, #0]
 8004e42:	9305      	str	r3, [sp, #20]
 8004e44:	f8d8 3000 	ldr.w	r3, [r8]
 8004e48:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004e4c:	3307      	adds	r3, #7
 8004e4e:	f023 0307 	bic.w	r3, r3, #7
 8004e52:	f103 0208 	add.w	r2, r3, #8
 8004e56:	f8c8 2000 	str.w	r2, [r8]
 8004e5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004e62:	9307      	str	r3, [sp, #28]
 8004e64:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e68:	ee08 0a10 	vmov	s16, r0
 8004e6c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004e70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e74:	4b9e      	ldr	r3, [pc, #632]	; (80050f0 <_printf_float+0x2d8>)
 8004e76:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7a:	f7fb fe57 	bl	8000b2c <__aeabi_dcmpun>
 8004e7e:	bb88      	cbnz	r0, 8004ee4 <_printf_float+0xcc>
 8004e80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e84:	4b9a      	ldr	r3, [pc, #616]	; (80050f0 <_printf_float+0x2d8>)
 8004e86:	f04f 32ff 	mov.w	r2, #4294967295
 8004e8a:	f7fb fe31 	bl	8000af0 <__aeabi_dcmple>
 8004e8e:	bb48      	cbnz	r0, 8004ee4 <_printf_float+0xcc>
 8004e90:	2200      	movs	r2, #0
 8004e92:	2300      	movs	r3, #0
 8004e94:	4640      	mov	r0, r8
 8004e96:	4649      	mov	r1, r9
 8004e98:	f7fb fe20 	bl	8000adc <__aeabi_dcmplt>
 8004e9c:	b110      	cbz	r0, 8004ea4 <_printf_float+0x8c>
 8004e9e:	232d      	movs	r3, #45	; 0x2d
 8004ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ea4:	4a93      	ldr	r2, [pc, #588]	; (80050f4 <_printf_float+0x2dc>)
 8004ea6:	4b94      	ldr	r3, [pc, #592]	; (80050f8 <_printf_float+0x2e0>)
 8004ea8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004eac:	bf94      	ite	ls
 8004eae:	4690      	movls	r8, r2
 8004eb0:	4698      	movhi	r8, r3
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	6123      	str	r3, [r4, #16]
 8004eb6:	9b05      	ldr	r3, [sp, #20]
 8004eb8:	f023 0304 	bic.w	r3, r3, #4
 8004ebc:	6023      	str	r3, [r4, #0]
 8004ebe:	f04f 0900 	mov.w	r9, #0
 8004ec2:	9700      	str	r7, [sp, #0]
 8004ec4:	4633      	mov	r3, r6
 8004ec6:	aa0b      	add	r2, sp, #44	; 0x2c
 8004ec8:	4621      	mov	r1, r4
 8004eca:	4628      	mov	r0, r5
 8004ecc:	f000 f9da 	bl	8005284 <_printf_common>
 8004ed0:	3001      	adds	r0, #1
 8004ed2:	f040 8090 	bne.w	8004ff6 <_printf_float+0x1de>
 8004ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eda:	b00d      	add	sp, #52	; 0x34
 8004edc:	ecbd 8b02 	vpop	{d8}
 8004ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee4:	4642      	mov	r2, r8
 8004ee6:	464b      	mov	r3, r9
 8004ee8:	4640      	mov	r0, r8
 8004eea:	4649      	mov	r1, r9
 8004eec:	f7fb fe1e 	bl	8000b2c <__aeabi_dcmpun>
 8004ef0:	b140      	cbz	r0, 8004f04 <_printf_float+0xec>
 8004ef2:	464b      	mov	r3, r9
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	bfbc      	itt	lt
 8004ef8:	232d      	movlt	r3, #45	; 0x2d
 8004efa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004efe:	4a7f      	ldr	r2, [pc, #508]	; (80050fc <_printf_float+0x2e4>)
 8004f00:	4b7f      	ldr	r3, [pc, #508]	; (8005100 <_printf_float+0x2e8>)
 8004f02:	e7d1      	b.n	8004ea8 <_printf_float+0x90>
 8004f04:	6863      	ldr	r3, [r4, #4]
 8004f06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004f0a:	9206      	str	r2, [sp, #24]
 8004f0c:	1c5a      	adds	r2, r3, #1
 8004f0e:	d13f      	bne.n	8004f90 <_printf_float+0x178>
 8004f10:	2306      	movs	r3, #6
 8004f12:	6063      	str	r3, [r4, #4]
 8004f14:	9b05      	ldr	r3, [sp, #20]
 8004f16:	6861      	ldr	r1, [r4, #4]
 8004f18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	9303      	str	r3, [sp, #12]
 8004f20:	ab0a      	add	r3, sp, #40	; 0x28
 8004f22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004f26:	ab09      	add	r3, sp, #36	; 0x24
 8004f28:	ec49 8b10 	vmov	d0, r8, r9
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	6022      	str	r2, [r4, #0]
 8004f30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f34:	4628      	mov	r0, r5
 8004f36:	f7ff fecf 	bl	8004cd8 <__cvt>
 8004f3a:	9b06      	ldr	r3, [sp, #24]
 8004f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f3e:	2b47      	cmp	r3, #71	; 0x47
 8004f40:	4680      	mov	r8, r0
 8004f42:	d108      	bne.n	8004f56 <_printf_float+0x13e>
 8004f44:	1cc8      	adds	r0, r1, #3
 8004f46:	db02      	blt.n	8004f4e <_printf_float+0x136>
 8004f48:	6863      	ldr	r3, [r4, #4]
 8004f4a:	4299      	cmp	r1, r3
 8004f4c:	dd41      	ble.n	8004fd2 <_printf_float+0x1ba>
 8004f4e:	f1ab 0302 	sub.w	r3, fp, #2
 8004f52:	fa5f fb83 	uxtb.w	fp, r3
 8004f56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f5a:	d820      	bhi.n	8004f9e <_printf_float+0x186>
 8004f5c:	3901      	subs	r1, #1
 8004f5e:	465a      	mov	r2, fp
 8004f60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f64:	9109      	str	r1, [sp, #36]	; 0x24
 8004f66:	f7ff ff19 	bl	8004d9c <__exponent>
 8004f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f6c:	1813      	adds	r3, r2, r0
 8004f6e:	2a01      	cmp	r2, #1
 8004f70:	4681      	mov	r9, r0
 8004f72:	6123      	str	r3, [r4, #16]
 8004f74:	dc02      	bgt.n	8004f7c <_printf_float+0x164>
 8004f76:	6822      	ldr	r2, [r4, #0]
 8004f78:	07d2      	lsls	r2, r2, #31
 8004f7a:	d501      	bpl.n	8004f80 <_printf_float+0x168>
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	6123      	str	r3, [r4, #16]
 8004f80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d09c      	beq.n	8004ec2 <_printf_float+0xaa>
 8004f88:	232d      	movs	r3, #45	; 0x2d
 8004f8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f8e:	e798      	b.n	8004ec2 <_printf_float+0xaa>
 8004f90:	9a06      	ldr	r2, [sp, #24]
 8004f92:	2a47      	cmp	r2, #71	; 0x47
 8004f94:	d1be      	bne.n	8004f14 <_printf_float+0xfc>
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1bc      	bne.n	8004f14 <_printf_float+0xfc>
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e7b9      	b.n	8004f12 <_printf_float+0xfa>
 8004f9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004fa2:	d118      	bne.n	8004fd6 <_printf_float+0x1be>
 8004fa4:	2900      	cmp	r1, #0
 8004fa6:	6863      	ldr	r3, [r4, #4]
 8004fa8:	dd0b      	ble.n	8004fc2 <_printf_float+0x1aa>
 8004faa:	6121      	str	r1, [r4, #16]
 8004fac:	b913      	cbnz	r3, 8004fb4 <_printf_float+0x19c>
 8004fae:	6822      	ldr	r2, [r4, #0]
 8004fb0:	07d0      	lsls	r0, r2, #31
 8004fb2:	d502      	bpl.n	8004fba <_printf_float+0x1a2>
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	440b      	add	r3, r1
 8004fb8:	6123      	str	r3, [r4, #16]
 8004fba:	65a1      	str	r1, [r4, #88]	; 0x58
 8004fbc:	f04f 0900 	mov.w	r9, #0
 8004fc0:	e7de      	b.n	8004f80 <_printf_float+0x168>
 8004fc2:	b913      	cbnz	r3, 8004fca <_printf_float+0x1b2>
 8004fc4:	6822      	ldr	r2, [r4, #0]
 8004fc6:	07d2      	lsls	r2, r2, #31
 8004fc8:	d501      	bpl.n	8004fce <_printf_float+0x1b6>
 8004fca:	3302      	adds	r3, #2
 8004fcc:	e7f4      	b.n	8004fb8 <_printf_float+0x1a0>
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e7f2      	b.n	8004fb8 <_printf_float+0x1a0>
 8004fd2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004fd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fd8:	4299      	cmp	r1, r3
 8004fda:	db05      	blt.n	8004fe8 <_printf_float+0x1d0>
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	6121      	str	r1, [r4, #16]
 8004fe0:	07d8      	lsls	r0, r3, #31
 8004fe2:	d5ea      	bpl.n	8004fba <_printf_float+0x1a2>
 8004fe4:	1c4b      	adds	r3, r1, #1
 8004fe6:	e7e7      	b.n	8004fb8 <_printf_float+0x1a0>
 8004fe8:	2900      	cmp	r1, #0
 8004fea:	bfd4      	ite	le
 8004fec:	f1c1 0202 	rsble	r2, r1, #2
 8004ff0:	2201      	movgt	r2, #1
 8004ff2:	4413      	add	r3, r2
 8004ff4:	e7e0      	b.n	8004fb8 <_printf_float+0x1a0>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	055a      	lsls	r2, r3, #21
 8004ffa:	d407      	bmi.n	800500c <_printf_float+0x1f4>
 8004ffc:	6923      	ldr	r3, [r4, #16]
 8004ffe:	4642      	mov	r2, r8
 8005000:	4631      	mov	r1, r6
 8005002:	4628      	mov	r0, r5
 8005004:	47b8      	blx	r7
 8005006:	3001      	adds	r0, #1
 8005008:	d12c      	bne.n	8005064 <_printf_float+0x24c>
 800500a:	e764      	b.n	8004ed6 <_printf_float+0xbe>
 800500c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005010:	f240 80e0 	bls.w	80051d4 <_printf_float+0x3bc>
 8005014:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005018:	2200      	movs	r2, #0
 800501a:	2300      	movs	r3, #0
 800501c:	f7fb fd54 	bl	8000ac8 <__aeabi_dcmpeq>
 8005020:	2800      	cmp	r0, #0
 8005022:	d034      	beq.n	800508e <_printf_float+0x276>
 8005024:	4a37      	ldr	r2, [pc, #220]	; (8005104 <_printf_float+0x2ec>)
 8005026:	2301      	movs	r3, #1
 8005028:	4631      	mov	r1, r6
 800502a:	4628      	mov	r0, r5
 800502c:	47b8      	blx	r7
 800502e:	3001      	adds	r0, #1
 8005030:	f43f af51 	beq.w	8004ed6 <_printf_float+0xbe>
 8005034:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005038:	429a      	cmp	r2, r3
 800503a:	db02      	blt.n	8005042 <_printf_float+0x22a>
 800503c:	6823      	ldr	r3, [r4, #0]
 800503e:	07d8      	lsls	r0, r3, #31
 8005040:	d510      	bpl.n	8005064 <_printf_float+0x24c>
 8005042:	ee18 3a10 	vmov	r3, s16
 8005046:	4652      	mov	r2, sl
 8005048:	4631      	mov	r1, r6
 800504a:	4628      	mov	r0, r5
 800504c:	47b8      	blx	r7
 800504e:	3001      	adds	r0, #1
 8005050:	f43f af41 	beq.w	8004ed6 <_printf_float+0xbe>
 8005054:	f04f 0800 	mov.w	r8, #0
 8005058:	f104 091a 	add.w	r9, r4, #26
 800505c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800505e:	3b01      	subs	r3, #1
 8005060:	4543      	cmp	r3, r8
 8005062:	dc09      	bgt.n	8005078 <_printf_float+0x260>
 8005064:	6823      	ldr	r3, [r4, #0]
 8005066:	079b      	lsls	r3, r3, #30
 8005068:	f100 8107 	bmi.w	800527a <_printf_float+0x462>
 800506c:	68e0      	ldr	r0, [r4, #12]
 800506e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005070:	4298      	cmp	r0, r3
 8005072:	bfb8      	it	lt
 8005074:	4618      	movlt	r0, r3
 8005076:	e730      	b.n	8004eda <_printf_float+0xc2>
 8005078:	2301      	movs	r3, #1
 800507a:	464a      	mov	r2, r9
 800507c:	4631      	mov	r1, r6
 800507e:	4628      	mov	r0, r5
 8005080:	47b8      	blx	r7
 8005082:	3001      	adds	r0, #1
 8005084:	f43f af27 	beq.w	8004ed6 <_printf_float+0xbe>
 8005088:	f108 0801 	add.w	r8, r8, #1
 800508c:	e7e6      	b.n	800505c <_printf_float+0x244>
 800508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005090:	2b00      	cmp	r3, #0
 8005092:	dc39      	bgt.n	8005108 <_printf_float+0x2f0>
 8005094:	4a1b      	ldr	r2, [pc, #108]	; (8005104 <_printf_float+0x2ec>)
 8005096:	2301      	movs	r3, #1
 8005098:	4631      	mov	r1, r6
 800509a:	4628      	mov	r0, r5
 800509c:	47b8      	blx	r7
 800509e:	3001      	adds	r0, #1
 80050a0:	f43f af19 	beq.w	8004ed6 <_printf_float+0xbe>
 80050a4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80050a8:	4313      	orrs	r3, r2
 80050aa:	d102      	bne.n	80050b2 <_printf_float+0x29a>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	07d9      	lsls	r1, r3, #31
 80050b0:	d5d8      	bpl.n	8005064 <_printf_float+0x24c>
 80050b2:	ee18 3a10 	vmov	r3, s16
 80050b6:	4652      	mov	r2, sl
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	47b8      	blx	r7
 80050be:	3001      	adds	r0, #1
 80050c0:	f43f af09 	beq.w	8004ed6 <_printf_float+0xbe>
 80050c4:	f04f 0900 	mov.w	r9, #0
 80050c8:	f104 0a1a 	add.w	sl, r4, #26
 80050cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ce:	425b      	negs	r3, r3
 80050d0:	454b      	cmp	r3, r9
 80050d2:	dc01      	bgt.n	80050d8 <_printf_float+0x2c0>
 80050d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d6:	e792      	b.n	8004ffe <_printf_float+0x1e6>
 80050d8:	2301      	movs	r3, #1
 80050da:	4652      	mov	r2, sl
 80050dc:	4631      	mov	r1, r6
 80050de:	4628      	mov	r0, r5
 80050e0:	47b8      	blx	r7
 80050e2:	3001      	adds	r0, #1
 80050e4:	f43f aef7 	beq.w	8004ed6 <_printf_float+0xbe>
 80050e8:	f109 0901 	add.w	r9, r9, #1
 80050ec:	e7ee      	b.n	80050cc <_printf_float+0x2b4>
 80050ee:	bf00      	nop
 80050f0:	7fefffff 	.word	0x7fefffff
 80050f4:	080094d0 	.word	0x080094d0
 80050f8:	080094d4 	.word	0x080094d4
 80050fc:	080094d8 	.word	0x080094d8
 8005100:	080094dc 	.word	0x080094dc
 8005104:	080094e0 	.word	0x080094e0
 8005108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800510a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800510c:	429a      	cmp	r2, r3
 800510e:	bfa8      	it	ge
 8005110:	461a      	movge	r2, r3
 8005112:	2a00      	cmp	r2, #0
 8005114:	4691      	mov	r9, r2
 8005116:	dc37      	bgt.n	8005188 <_printf_float+0x370>
 8005118:	f04f 0b00 	mov.w	fp, #0
 800511c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005120:	f104 021a 	add.w	r2, r4, #26
 8005124:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005126:	9305      	str	r3, [sp, #20]
 8005128:	eba3 0309 	sub.w	r3, r3, r9
 800512c:	455b      	cmp	r3, fp
 800512e:	dc33      	bgt.n	8005198 <_printf_float+0x380>
 8005130:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005134:	429a      	cmp	r2, r3
 8005136:	db3b      	blt.n	80051b0 <_printf_float+0x398>
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	07da      	lsls	r2, r3, #31
 800513c:	d438      	bmi.n	80051b0 <_printf_float+0x398>
 800513e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005142:	eba2 0903 	sub.w	r9, r2, r3
 8005146:	9b05      	ldr	r3, [sp, #20]
 8005148:	1ad2      	subs	r2, r2, r3
 800514a:	4591      	cmp	r9, r2
 800514c:	bfa8      	it	ge
 800514e:	4691      	movge	r9, r2
 8005150:	f1b9 0f00 	cmp.w	r9, #0
 8005154:	dc35      	bgt.n	80051c2 <_printf_float+0x3aa>
 8005156:	f04f 0800 	mov.w	r8, #0
 800515a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800515e:	f104 0a1a 	add.w	sl, r4, #26
 8005162:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	eba3 0309 	sub.w	r3, r3, r9
 800516c:	4543      	cmp	r3, r8
 800516e:	f77f af79 	ble.w	8005064 <_printf_float+0x24c>
 8005172:	2301      	movs	r3, #1
 8005174:	4652      	mov	r2, sl
 8005176:	4631      	mov	r1, r6
 8005178:	4628      	mov	r0, r5
 800517a:	47b8      	blx	r7
 800517c:	3001      	adds	r0, #1
 800517e:	f43f aeaa 	beq.w	8004ed6 <_printf_float+0xbe>
 8005182:	f108 0801 	add.w	r8, r8, #1
 8005186:	e7ec      	b.n	8005162 <_printf_float+0x34a>
 8005188:	4613      	mov	r3, r2
 800518a:	4631      	mov	r1, r6
 800518c:	4642      	mov	r2, r8
 800518e:	4628      	mov	r0, r5
 8005190:	47b8      	blx	r7
 8005192:	3001      	adds	r0, #1
 8005194:	d1c0      	bne.n	8005118 <_printf_float+0x300>
 8005196:	e69e      	b.n	8004ed6 <_printf_float+0xbe>
 8005198:	2301      	movs	r3, #1
 800519a:	4631      	mov	r1, r6
 800519c:	4628      	mov	r0, r5
 800519e:	9205      	str	r2, [sp, #20]
 80051a0:	47b8      	blx	r7
 80051a2:	3001      	adds	r0, #1
 80051a4:	f43f ae97 	beq.w	8004ed6 <_printf_float+0xbe>
 80051a8:	9a05      	ldr	r2, [sp, #20]
 80051aa:	f10b 0b01 	add.w	fp, fp, #1
 80051ae:	e7b9      	b.n	8005124 <_printf_float+0x30c>
 80051b0:	ee18 3a10 	vmov	r3, s16
 80051b4:	4652      	mov	r2, sl
 80051b6:	4631      	mov	r1, r6
 80051b8:	4628      	mov	r0, r5
 80051ba:	47b8      	blx	r7
 80051bc:	3001      	adds	r0, #1
 80051be:	d1be      	bne.n	800513e <_printf_float+0x326>
 80051c0:	e689      	b.n	8004ed6 <_printf_float+0xbe>
 80051c2:	9a05      	ldr	r2, [sp, #20]
 80051c4:	464b      	mov	r3, r9
 80051c6:	4442      	add	r2, r8
 80051c8:	4631      	mov	r1, r6
 80051ca:	4628      	mov	r0, r5
 80051cc:	47b8      	blx	r7
 80051ce:	3001      	adds	r0, #1
 80051d0:	d1c1      	bne.n	8005156 <_printf_float+0x33e>
 80051d2:	e680      	b.n	8004ed6 <_printf_float+0xbe>
 80051d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051d6:	2a01      	cmp	r2, #1
 80051d8:	dc01      	bgt.n	80051de <_printf_float+0x3c6>
 80051da:	07db      	lsls	r3, r3, #31
 80051dc:	d53a      	bpl.n	8005254 <_printf_float+0x43c>
 80051de:	2301      	movs	r3, #1
 80051e0:	4642      	mov	r2, r8
 80051e2:	4631      	mov	r1, r6
 80051e4:	4628      	mov	r0, r5
 80051e6:	47b8      	blx	r7
 80051e8:	3001      	adds	r0, #1
 80051ea:	f43f ae74 	beq.w	8004ed6 <_printf_float+0xbe>
 80051ee:	ee18 3a10 	vmov	r3, s16
 80051f2:	4652      	mov	r2, sl
 80051f4:	4631      	mov	r1, r6
 80051f6:	4628      	mov	r0, r5
 80051f8:	47b8      	blx	r7
 80051fa:	3001      	adds	r0, #1
 80051fc:	f43f ae6b 	beq.w	8004ed6 <_printf_float+0xbe>
 8005200:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005204:	2200      	movs	r2, #0
 8005206:	2300      	movs	r3, #0
 8005208:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800520c:	f7fb fc5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005210:	b9d8      	cbnz	r0, 800524a <_printf_float+0x432>
 8005212:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005216:	f108 0201 	add.w	r2, r8, #1
 800521a:	4631      	mov	r1, r6
 800521c:	4628      	mov	r0, r5
 800521e:	47b8      	blx	r7
 8005220:	3001      	adds	r0, #1
 8005222:	d10e      	bne.n	8005242 <_printf_float+0x42a>
 8005224:	e657      	b.n	8004ed6 <_printf_float+0xbe>
 8005226:	2301      	movs	r3, #1
 8005228:	4652      	mov	r2, sl
 800522a:	4631      	mov	r1, r6
 800522c:	4628      	mov	r0, r5
 800522e:	47b8      	blx	r7
 8005230:	3001      	adds	r0, #1
 8005232:	f43f ae50 	beq.w	8004ed6 <_printf_float+0xbe>
 8005236:	f108 0801 	add.w	r8, r8, #1
 800523a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800523c:	3b01      	subs	r3, #1
 800523e:	4543      	cmp	r3, r8
 8005240:	dcf1      	bgt.n	8005226 <_printf_float+0x40e>
 8005242:	464b      	mov	r3, r9
 8005244:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005248:	e6da      	b.n	8005000 <_printf_float+0x1e8>
 800524a:	f04f 0800 	mov.w	r8, #0
 800524e:	f104 0a1a 	add.w	sl, r4, #26
 8005252:	e7f2      	b.n	800523a <_printf_float+0x422>
 8005254:	2301      	movs	r3, #1
 8005256:	4642      	mov	r2, r8
 8005258:	e7df      	b.n	800521a <_printf_float+0x402>
 800525a:	2301      	movs	r3, #1
 800525c:	464a      	mov	r2, r9
 800525e:	4631      	mov	r1, r6
 8005260:	4628      	mov	r0, r5
 8005262:	47b8      	blx	r7
 8005264:	3001      	adds	r0, #1
 8005266:	f43f ae36 	beq.w	8004ed6 <_printf_float+0xbe>
 800526a:	f108 0801 	add.w	r8, r8, #1
 800526e:	68e3      	ldr	r3, [r4, #12]
 8005270:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005272:	1a5b      	subs	r3, r3, r1
 8005274:	4543      	cmp	r3, r8
 8005276:	dcf0      	bgt.n	800525a <_printf_float+0x442>
 8005278:	e6f8      	b.n	800506c <_printf_float+0x254>
 800527a:	f04f 0800 	mov.w	r8, #0
 800527e:	f104 0919 	add.w	r9, r4, #25
 8005282:	e7f4      	b.n	800526e <_printf_float+0x456>

08005284 <_printf_common>:
 8005284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005288:	4616      	mov	r6, r2
 800528a:	4699      	mov	r9, r3
 800528c:	688a      	ldr	r2, [r1, #8]
 800528e:	690b      	ldr	r3, [r1, #16]
 8005290:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005294:	4293      	cmp	r3, r2
 8005296:	bfb8      	it	lt
 8005298:	4613      	movlt	r3, r2
 800529a:	6033      	str	r3, [r6, #0]
 800529c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052a0:	4607      	mov	r7, r0
 80052a2:	460c      	mov	r4, r1
 80052a4:	b10a      	cbz	r2, 80052aa <_printf_common+0x26>
 80052a6:	3301      	adds	r3, #1
 80052a8:	6033      	str	r3, [r6, #0]
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	0699      	lsls	r1, r3, #26
 80052ae:	bf42      	ittt	mi
 80052b0:	6833      	ldrmi	r3, [r6, #0]
 80052b2:	3302      	addmi	r3, #2
 80052b4:	6033      	strmi	r3, [r6, #0]
 80052b6:	6825      	ldr	r5, [r4, #0]
 80052b8:	f015 0506 	ands.w	r5, r5, #6
 80052bc:	d106      	bne.n	80052cc <_printf_common+0x48>
 80052be:	f104 0a19 	add.w	sl, r4, #25
 80052c2:	68e3      	ldr	r3, [r4, #12]
 80052c4:	6832      	ldr	r2, [r6, #0]
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	42ab      	cmp	r3, r5
 80052ca:	dc26      	bgt.n	800531a <_printf_common+0x96>
 80052cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80052d0:	1e13      	subs	r3, r2, #0
 80052d2:	6822      	ldr	r2, [r4, #0]
 80052d4:	bf18      	it	ne
 80052d6:	2301      	movne	r3, #1
 80052d8:	0692      	lsls	r2, r2, #26
 80052da:	d42b      	bmi.n	8005334 <_printf_common+0xb0>
 80052dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052e0:	4649      	mov	r1, r9
 80052e2:	4638      	mov	r0, r7
 80052e4:	47c0      	blx	r8
 80052e6:	3001      	adds	r0, #1
 80052e8:	d01e      	beq.n	8005328 <_printf_common+0xa4>
 80052ea:	6823      	ldr	r3, [r4, #0]
 80052ec:	6922      	ldr	r2, [r4, #16]
 80052ee:	f003 0306 	and.w	r3, r3, #6
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	bf02      	ittt	eq
 80052f6:	68e5      	ldreq	r5, [r4, #12]
 80052f8:	6833      	ldreq	r3, [r6, #0]
 80052fa:	1aed      	subeq	r5, r5, r3
 80052fc:	68a3      	ldr	r3, [r4, #8]
 80052fe:	bf0c      	ite	eq
 8005300:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005304:	2500      	movne	r5, #0
 8005306:	4293      	cmp	r3, r2
 8005308:	bfc4      	itt	gt
 800530a:	1a9b      	subgt	r3, r3, r2
 800530c:	18ed      	addgt	r5, r5, r3
 800530e:	2600      	movs	r6, #0
 8005310:	341a      	adds	r4, #26
 8005312:	42b5      	cmp	r5, r6
 8005314:	d11a      	bne.n	800534c <_printf_common+0xc8>
 8005316:	2000      	movs	r0, #0
 8005318:	e008      	b.n	800532c <_printf_common+0xa8>
 800531a:	2301      	movs	r3, #1
 800531c:	4652      	mov	r2, sl
 800531e:	4649      	mov	r1, r9
 8005320:	4638      	mov	r0, r7
 8005322:	47c0      	blx	r8
 8005324:	3001      	adds	r0, #1
 8005326:	d103      	bne.n	8005330 <_printf_common+0xac>
 8005328:	f04f 30ff 	mov.w	r0, #4294967295
 800532c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005330:	3501      	adds	r5, #1
 8005332:	e7c6      	b.n	80052c2 <_printf_common+0x3e>
 8005334:	18e1      	adds	r1, r4, r3
 8005336:	1c5a      	adds	r2, r3, #1
 8005338:	2030      	movs	r0, #48	; 0x30
 800533a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800533e:	4422      	add	r2, r4
 8005340:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005344:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005348:	3302      	adds	r3, #2
 800534a:	e7c7      	b.n	80052dc <_printf_common+0x58>
 800534c:	2301      	movs	r3, #1
 800534e:	4622      	mov	r2, r4
 8005350:	4649      	mov	r1, r9
 8005352:	4638      	mov	r0, r7
 8005354:	47c0      	blx	r8
 8005356:	3001      	adds	r0, #1
 8005358:	d0e6      	beq.n	8005328 <_printf_common+0xa4>
 800535a:	3601      	adds	r6, #1
 800535c:	e7d9      	b.n	8005312 <_printf_common+0x8e>
	...

08005360 <_printf_i>:
 8005360:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005364:	7e0f      	ldrb	r7, [r1, #24]
 8005366:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005368:	2f78      	cmp	r7, #120	; 0x78
 800536a:	4691      	mov	r9, r2
 800536c:	4680      	mov	r8, r0
 800536e:	460c      	mov	r4, r1
 8005370:	469a      	mov	sl, r3
 8005372:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005376:	d807      	bhi.n	8005388 <_printf_i+0x28>
 8005378:	2f62      	cmp	r7, #98	; 0x62
 800537a:	d80a      	bhi.n	8005392 <_printf_i+0x32>
 800537c:	2f00      	cmp	r7, #0
 800537e:	f000 80d4 	beq.w	800552a <_printf_i+0x1ca>
 8005382:	2f58      	cmp	r7, #88	; 0x58
 8005384:	f000 80c0 	beq.w	8005508 <_printf_i+0x1a8>
 8005388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800538c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005390:	e03a      	b.n	8005408 <_printf_i+0xa8>
 8005392:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005396:	2b15      	cmp	r3, #21
 8005398:	d8f6      	bhi.n	8005388 <_printf_i+0x28>
 800539a:	a101      	add	r1, pc, #4	; (adr r1, 80053a0 <_printf_i+0x40>)
 800539c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053a0:	080053f9 	.word	0x080053f9
 80053a4:	0800540d 	.word	0x0800540d
 80053a8:	08005389 	.word	0x08005389
 80053ac:	08005389 	.word	0x08005389
 80053b0:	08005389 	.word	0x08005389
 80053b4:	08005389 	.word	0x08005389
 80053b8:	0800540d 	.word	0x0800540d
 80053bc:	08005389 	.word	0x08005389
 80053c0:	08005389 	.word	0x08005389
 80053c4:	08005389 	.word	0x08005389
 80053c8:	08005389 	.word	0x08005389
 80053cc:	08005511 	.word	0x08005511
 80053d0:	08005439 	.word	0x08005439
 80053d4:	080054cb 	.word	0x080054cb
 80053d8:	08005389 	.word	0x08005389
 80053dc:	08005389 	.word	0x08005389
 80053e0:	08005533 	.word	0x08005533
 80053e4:	08005389 	.word	0x08005389
 80053e8:	08005439 	.word	0x08005439
 80053ec:	08005389 	.word	0x08005389
 80053f0:	08005389 	.word	0x08005389
 80053f4:	080054d3 	.word	0x080054d3
 80053f8:	682b      	ldr	r3, [r5, #0]
 80053fa:	1d1a      	adds	r2, r3, #4
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	602a      	str	r2, [r5, #0]
 8005400:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005404:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005408:	2301      	movs	r3, #1
 800540a:	e09f      	b.n	800554c <_printf_i+0x1ec>
 800540c:	6820      	ldr	r0, [r4, #0]
 800540e:	682b      	ldr	r3, [r5, #0]
 8005410:	0607      	lsls	r7, r0, #24
 8005412:	f103 0104 	add.w	r1, r3, #4
 8005416:	6029      	str	r1, [r5, #0]
 8005418:	d501      	bpl.n	800541e <_printf_i+0xbe>
 800541a:	681e      	ldr	r6, [r3, #0]
 800541c:	e003      	b.n	8005426 <_printf_i+0xc6>
 800541e:	0646      	lsls	r6, r0, #25
 8005420:	d5fb      	bpl.n	800541a <_printf_i+0xba>
 8005422:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005426:	2e00      	cmp	r6, #0
 8005428:	da03      	bge.n	8005432 <_printf_i+0xd2>
 800542a:	232d      	movs	r3, #45	; 0x2d
 800542c:	4276      	negs	r6, r6
 800542e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005432:	485a      	ldr	r0, [pc, #360]	; (800559c <_printf_i+0x23c>)
 8005434:	230a      	movs	r3, #10
 8005436:	e012      	b.n	800545e <_printf_i+0xfe>
 8005438:	682b      	ldr	r3, [r5, #0]
 800543a:	6820      	ldr	r0, [r4, #0]
 800543c:	1d19      	adds	r1, r3, #4
 800543e:	6029      	str	r1, [r5, #0]
 8005440:	0605      	lsls	r5, r0, #24
 8005442:	d501      	bpl.n	8005448 <_printf_i+0xe8>
 8005444:	681e      	ldr	r6, [r3, #0]
 8005446:	e002      	b.n	800544e <_printf_i+0xee>
 8005448:	0641      	lsls	r1, r0, #25
 800544a:	d5fb      	bpl.n	8005444 <_printf_i+0xe4>
 800544c:	881e      	ldrh	r6, [r3, #0]
 800544e:	4853      	ldr	r0, [pc, #332]	; (800559c <_printf_i+0x23c>)
 8005450:	2f6f      	cmp	r7, #111	; 0x6f
 8005452:	bf0c      	ite	eq
 8005454:	2308      	moveq	r3, #8
 8005456:	230a      	movne	r3, #10
 8005458:	2100      	movs	r1, #0
 800545a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800545e:	6865      	ldr	r5, [r4, #4]
 8005460:	60a5      	str	r5, [r4, #8]
 8005462:	2d00      	cmp	r5, #0
 8005464:	bfa2      	ittt	ge
 8005466:	6821      	ldrge	r1, [r4, #0]
 8005468:	f021 0104 	bicge.w	r1, r1, #4
 800546c:	6021      	strge	r1, [r4, #0]
 800546e:	b90e      	cbnz	r6, 8005474 <_printf_i+0x114>
 8005470:	2d00      	cmp	r5, #0
 8005472:	d04b      	beq.n	800550c <_printf_i+0x1ac>
 8005474:	4615      	mov	r5, r2
 8005476:	fbb6 f1f3 	udiv	r1, r6, r3
 800547a:	fb03 6711 	mls	r7, r3, r1, r6
 800547e:	5dc7      	ldrb	r7, [r0, r7]
 8005480:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005484:	4637      	mov	r7, r6
 8005486:	42bb      	cmp	r3, r7
 8005488:	460e      	mov	r6, r1
 800548a:	d9f4      	bls.n	8005476 <_printf_i+0x116>
 800548c:	2b08      	cmp	r3, #8
 800548e:	d10b      	bne.n	80054a8 <_printf_i+0x148>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	07de      	lsls	r6, r3, #31
 8005494:	d508      	bpl.n	80054a8 <_printf_i+0x148>
 8005496:	6923      	ldr	r3, [r4, #16]
 8005498:	6861      	ldr	r1, [r4, #4]
 800549a:	4299      	cmp	r1, r3
 800549c:	bfde      	ittt	le
 800549e:	2330      	movle	r3, #48	; 0x30
 80054a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054a8:	1b52      	subs	r2, r2, r5
 80054aa:	6122      	str	r2, [r4, #16]
 80054ac:	f8cd a000 	str.w	sl, [sp]
 80054b0:	464b      	mov	r3, r9
 80054b2:	aa03      	add	r2, sp, #12
 80054b4:	4621      	mov	r1, r4
 80054b6:	4640      	mov	r0, r8
 80054b8:	f7ff fee4 	bl	8005284 <_printf_common>
 80054bc:	3001      	adds	r0, #1
 80054be:	d14a      	bne.n	8005556 <_printf_i+0x1f6>
 80054c0:	f04f 30ff 	mov.w	r0, #4294967295
 80054c4:	b004      	add	sp, #16
 80054c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	f043 0320 	orr.w	r3, r3, #32
 80054d0:	6023      	str	r3, [r4, #0]
 80054d2:	4833      	ldr	r0, [pc, #204]	; (80055a0 <_printf_i+0x240>)
 80054d4:	2778      	movs	r7, #120	; 0x78
 80054d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	6829      	ldr	r1, [r5, #0]
 80054de:	061f      	lsls	r7, r3, #24
 80054e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80054e4:	d402      	bmi.n	80054ec <_printf_i+0x18c>
 80054e6:	065f      	lsls	r7, r3, #25
 80054e8:	bf48      	it	mi
 80054ea:	b2b6      	uxthmi	r6, r6
 80054ec:	07df      	lsls	r7, r3, #31
 80054ee:	bf48      	it	mi
 80054f0:	f043 0320 	orrmi.w	r3, r3, #32
 80054f4:	6029      	str	r1, [r5, #0]
 80054f6:	bf48      	it	mi
 80054f8:	6023      	strmi	r3, [r4, #0]
 80054fa:	b91e      	cbnz	r6, 8005504 <_printf_i+0x1a4>
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	f023 0320 	bic.w	r3, r3, #32
 8005502:	6023      	str	r3, [r4, #0]
 8005504:	2310      	movs	r3, #16
 8005506:	e7a7      	b.n	8005458 <_printf_i+0xf8>
 8005508:	4824      	ldr	r0, [pc, #144]	; (800559c <_printf_i+0x23c>)
 800550a:	e7e4      	b.n	80054d6 <_printf_i+0x176>
 800550c:	4615      	mov	r5, r2
 800550e:	e7bd      	b.n	800548c <_printf_i+0x12c>
 8005510:	682b      	ldr	r3, [r5, #0]
 8005512:	6826      	ldr	r6, [r4, #0]
 8005514:	6961      	ldr	r1, [r4, #20]
 8005516:	1d18      	adds	r0, r3, #4
 8005518:	6028      	str	r0, [r5, #0]
 800551a:	0635      	lsls	r5, r6, #24
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	d501      	bpl.n	8005524 <_printf_i+0x1c4>
 8005520:	6019      	str	r1, [r3, #0]
 8005522:	e002      	b.n	800552a <_printf_i+0x1ca>
 8005524:	0670      	lsls	r0, r6, #25
 8005526:	d5fb      	bpl.n	8005520 <_printf_i+0x1c0>
 8005528:	8019      	strh	r1, [r3, #0]
 800552a:	2300      	movs	r3, #0
 800552c:	6123      	str	r3, [r4, #16]
 800552e:	4615      	mov	r5, r2
 8005530:	e7bc      	b.n	80054ac <_printf_i+0x14c>
 8005532:	682b      	ldr	r3, [r5, #0]
 8005534:	1d1a      	adds	r2, r3, #4
 8005536:	602a      	str	r2, [r5, #0]
 8005538:	681d      	ldr	r5, [r3, #0]
 800553a:	6862      	ldr	r2, [r4, #4]
 800553c:	2100      	movs	r1, #0
 800553e:	4628      	mov	r0, r5
 8005540:	f7fa fe46 	bl	80001d0 <memchr>
 8005544:	b108      	cbz	r0, 800554a <_printf_i+0x1ea>
 8005546:	1b40      	subs	r0, r0, r5
 8005548:	6060      	str	r0, [r4, #4]
 800554a:	6863      	ldr	r3, [r4, #4]
 800554c:	6123      	str	r3, [r4, #16]
 800554e:	2300      	movs	r3, #0
 8005550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005554:	e7aa      	b.n	80054ac <_printf_i+0x14c>
 8005556:	6923      	ldr	r3, [r4, #16]
 8005558:	462a      	mov	r2, r5
 800555a:	4649      	mov	r1, r9
 800555c:	4640      	mov	r0, r8
 800555e:	47d0      	blx	sl
 8005560:	3001      	adds	r0, #1
 8005562:	d0ad      	beq.n	80054c0 <_printf_i+0x160>
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	079b      	lsls	r3, r3, #30
 8005568:	d413      	bmi.n	8005592 <_printf_i+0x232>
 800556a:	68e0      	ldr	r0, [r4, #12]
 800556c:	9b03      	ldr	r3, [sp, #12]
 800556e:	4298      	cmp	r0, r3
 8005570:	bfb8      	it	lt
 8005572:	4618      	movlt	r0, r3
 8005574:	e7a6      	b.n	80054c4 <_printf_i+0x164>
 8005576:	2301      	movs	r3, #1
 8005578:	4632      	mov	r2, r6
 800557a:	4649      	mov	r1, r9
 800557c:	4640      	mov	r0, r8
 800557e:	47d0      	blx	sl
 8005580:	3001      	adds	r0, #1
 8005582:	d09d      	beq.n	80054c0 <_printf_i+0x160>
 8005584:	3501      	adds	r5, #1
 8005586:	68e3      	ldr	r3, [r4, #12]
 8005588:	9903      	ldr	r1, [sp, #12]
 800558a:	1a5b      	subs	r3, r3, r1
 800558c:	42ab      	cmp	r3, r5
 800558e:	dcf2      	bgt.n	8005576 <_printf_i+0x216>
 8005590:	e7eb      	b.n	800556a <_printf_i+0x20a>
 8005592:	2500      	movs	r5, #0
 8005594:	f104 0619 	add.w	r6, r4, #25
 8005598:	e7f5      	b.n	8005586 <_printf_i+0x226>
 800559a:	bf00      	nop
 800559c:	080094e2 	.word	0x080094e2
 80055a0:	080094f3 	.word	0x080094f3

080055a4 <_scanf_float>:
 80055a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a8:	b087      	sub	sp, #28
 80055aa:	4617      	mov	r7, r2
 80055ac:	9303      	str	r3, [sp, #12]
 80055ae:	688b      	ldr	r3, [r1, #8]
 80055b0:	1e5a      	subs	r2, r3, #1
 80055b2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80055b6:	bf83      	ittte	hi
 80055b8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80055bc:	195b      	addhi	r3, r3, r5
 80055be:	9302      	strhi	r3, [sp, #8]
 80055c0:	2300      	movls	r3, #0
 80055c2:	bf86      	itte	hi
 80055c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80055c8:	608b      	strhi	r3, [r1, #8]
 80055ca:	9302      	strls	r3, [sp, #8]
 80055cc:	680b      	ldr	r3, [r1, #0]
 80055ce:	468b      	mov	fp, r1
 80055d0:	2500      	movs	r5, #0
 80055d2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80055d6:	f84b 3b1c 	str.w	r3, [fp], #28
 80055da:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80055de:	4680      	mov	r8, r0
 80055e0:	460c      	mov	r4, r1
 80055e2:	465e      	mov	r6, fp
 80055e4:	46aa      	mov	sl, r5
 80055e6:	46a9      	mov	r9, r5
 80055e8:	9501      	str	r5, [sp, #4]
 80055ea:	68a2      	ldr	r2, [r4, #8]
 80055ec:	b152      	cbz	r2, 8005604 <_scanf_float+0x60>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	2b4e      	cmp	r3, #78	; 0x4e
 80055f4:	d864      	bhi.n	80056c0 <_scanf_float+0x11c>
 80055f6:	2b40      	cmp	r3, #64	; 0x40
 80055f8:	d83c      	bhi.n	8005674 <_scanf_float+0xd0>
 80055fa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80055fe:	b2c8      	uxtb	r0, r1
 8005600:	280e      	cmp	r0, #14
 8005602:	d93a      	bls.n	800567a <_scanf_float+0xd6>
 8005604:	f1b9 0f00 	cmp.w	r9, #0
 8005608:	d003      	beq.n	8005612 <_scanf_float+0x6e>
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005610:	6023      	str	r3, [r4, #0]
 8005612:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005616:	f1ba 0f01 	cmp.w	sl, #1
 800561a:	f200 8113 	bhi.w	8005844 <_scanf_float+0x2a0>
 800561e:	455e      	cmp	r6, fp
 8005620:	f200 8105 	bhi.w	800582e <_scanf_float+0x28a>
 8005624:	2501      	movs	r5, #1
 8005626:	4628      	mov	r0, r5
 8005628:	b007      	add	sp, #28
 800562a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800562e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005632:	2a0d      	cmp	r2, #13
 8005634:	d8e6      	bhi.n	8005604 <_scanf_float+0x60>
 8005636:	a101      	add	r1, pc, #4	; (adr r1, 800563c <_scanf_float+0x98>)
 8005638:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800563c:	0800577b 	.word	0x0800577b
 8005640:	08005605 	.word	0x08005605
 8005644:	08005605 	.word	0x08005605
 8005648:	08005605 	.word	0x08005605
 800564c:	080057db 	.word	0x080057db
 8005650:	080057b3 	.word	0x080057b3
 8005654:	08005605 	.word	0x08005605
 8005658:	08005605 	.word	0x08005605
 800565c:	08005789 	.word	0x08005789
 8005660:	08005605 	.word	0x08005605
 8005664:	08005605 	.word	0x08005605
 8005668:	08005605 	.word	0x08005605
 800566c:	08005605 	.word	0x08005605
 8005670:	08005741 	.word	0x08005741
 8005674:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005678:	e7db      	b.n	8005632 <_scanf_float+0x8e>
 800567a:	290e      	cmp	r1, #14
 800567c:	d8c2      	bhi.n	8005604 <_scanf_float+0x60>
 800567e:	a001      	add	r0, pc, #4	; (adr r0, 8005684 <_scanf_float+0xe0>)
 8005680:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005684:	08005733 	.word	0x08005733
 8005688:	08005605 	.word	0x08005605
 800568c:	08005733 	.word	0x08005733
 8005690:	080057c7 	.word	0x080057c7
 8005694:	08005605 	.word	0x08005605
 8005698:	080056e1 	.word	0x080056e1
 800569c:	0800571d 	.word	0x0800571d
 80056a0:	0800571d 	.word	0x0800571d
 80056a4:	0800571d 	.word	0x0800571d
 80056a8:	0800571d 	.word	0x0800571d
 80056ac:	0800571d 	.word	0x0800571d
 80056b0:	0800571d 	.word	0x0800571d
 80056b4:	0800571d 	.word	0x0800571d
 80056b8:	0800571d 	.word	0x0800571d
 80056bc:	0800571d 	.word	0x0800571d
 80056c0:	2b6e      	cmp	r3, #110	; 0x6e
 80056c2:	d809      	bhi.n	80056d8 <_scanf_float+0x134>
 80056c4:	2b60      	cmp	r3, #96	; 0x60
 80056c6:	d8b2      	bhi.n	800562e <_scanf_float+0x8a>
 80056c8:	2b54      	cmp	r3, #84	; 0x54
 80056ca:	d077      	beq.n	80057bc <_scanf_float+0x218>
 80056cc:	2b59      	cmp	r3, #89	; 0x59
 80056ce:	d199      	bne.n	8005604 <_scanf_float+0x60>
 80056d0:	2d07      	cmp	r5, #7
 80056d2:	d197      	bne.n	8005604 <_scanf_float+0x60>
 80056d4:	2508      	movs	r5, #8
 80056d6:	e029      	b.n	800572c <_scanf_float+0x188>
 80056d8:	2b74      	cmp	r3, #116	; 0x74
 80056da:	d06f      	beq.n	80057bc <_scanf_float+0x218>
 80056dc:	2b79      	cmp	r3, #121	; 0x79
 80056de:	e7f6      	b.n	80056ce <_scanf_float+0x12a>
 80056e0:	6821      	ldr	r1, [r4, #0]
 80056e2:	05c8      	lsls	r0, r1, #23
 80056e4:	d51a      	bpl.n	800571c <_scanf_float+0x178>
 80056e6:	9b02      	ldr	r3, [sp, #8]
 80056e8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80056ec:	6021      	str	r1, [r4, #0]
 80056ee:	f109 0901 	add.w	r9, r9, #1
 80056f2:	b11b      	cbz	r3, 80056fc <_scanf_float+0x158>
 80056f4:	3b01      	subs	r3, #1
 80056f6:	3201      	adds	r2, #1
 80056f8:	9302      	str	r3, [sp, #8]
 80056fa:	60a2      	str	r2, [r4, #8]
 80056fc:	68a3      	ldr	r3, [r4, #8]
 80056fe:	3b01      	subs	r3, #1
 8005700:	60a3      	str	r3, [r4, #8]
 8005702:	6923      	ldr	r3, [r4, #16]
 8005704:	3301      	adds	r3, #1
 8005706:	6123      	str	r3, [r4, #16]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	3b01      	subs	r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	607b      	str	r3, [r7, #4]
 8005710:	f340 8084 	ble.w	800581c <_scanf_float+0x278>
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	3301      	adds	r3, #1
 8005718:	603b      	str	r3, [r7, #0]
 800571a:	e766      	b.n	80055ea <_scanf_float+0x46>
 800571c:	eb1a 0f05 	cmn.w	sl, r5
 8005720:	f47f af70 	bne.w	8005604 <_scanf_float+0x60>
 8005724:	6822      	ldr	r2, [r4, #0]
 8005726:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800572a:	6022      	str	r2, [r4, #0]
 800572c:	f806 3b01 	strb.w	r3, [r6], #1
 8005730:	e7e4      	b.n	80056fc <_scanf_float+0x158>
 8005732:	6822      	ldr	r2, [r4, #0]
 8005734:	0610      	lsls	r0, r2, #24
 8005736:	f57f af65 	bpl.w	8005604 <_scanf_float+0x60>
 800573a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800573e:	e7f4      	b.n	800572a <_scanf_float+0x186>
 8005740:	f1ba 0f00 	cmp.w	sl, #0
 8005744:	d10e      	bne.n	8005764 <_scanf_float+0x1c0>
 8005746:	f1b9 0f00 	cmp.w	r9, #0
 800574a:	d10e      	bne.n	800576a <_scanf_float+0x1c6>
 800574c:	6822      	ldr	r2, [r4, #0]
 800574e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005752:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005756:	d108      	bne.n	800576a <_scanf_float+0x1c6>
 8005758:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800575c:	6022      	str	r2, [r4, #0]
 800575e:	f04f 0a01 	mov.w	sl, #1
 8005762:	e7e3      	b.n	800572c <_scanf_float+0x188>
 8005764:	f1ba 0f02 	cmp.w	sl, #2
 8005768:	d055      	beq.n	8005816 <_scanf_float+0x272>
 800576a:	2d01      	cmp	r5, #1
 800576c:	d002      	beq.n	8005774 <_scanf_float+0x1d0>
 800576e:	2d04      	cmp	r5, #4
 8005770:	f47f af48 	bne.w	8005604 <_scanf_float+0x60>
 8005774:	3501      	adds	r5, #1
 8005776:	b2ed      	uxtb	r5, r5
 8005778:	e7d8      	b.n	800572c <_scanf_float+0x188>
 800577a:	f1ba 0f01 	cmp.w	sl, #1
 800577e:	f47f af41 	bne.w	8005604 <_scanf_float+0x60>
 8005782:	f04f 0a02 	mov.w	sl, #2
 8005786:	e7d1      	b.n	800572c <_scanf_float+0x188>
 8005788:	b97d      	cbnz	r5, 80057aa <_scanf_float+0x206>
 800578a:	f1b9 0f00 	cmp.w	r9, #0
 800578e:	f47f af3c 	bne.w	800560a <_scanf_float+0x66>
 8005792:	6822      	ldr	r2, [r4, #0]
 8005794:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005798:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800579c:	f47f af39 	bne.w	8005612 <_scanf_float+0x6e>
 80057a0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80057a4:	6022      	str	r2, [r4, #0]
 80057a6:	2501      	movs	r5, #1
 80057a8:	e7c0      	b.n	800572c <_scanf_float+0x188>
 80057aa:	2d03      	cmp	r5, #3
 80057ac:	d0e2      	beq.n	8005774 <_scanf_float+0x1d0>
 80057ae:	2d05      	cmp	r5, #5
 80057b0:	e7de      	b.n	8005770 <_scanf_float+0x1cc>
 80057b2:	2d02      	cmp	r5, #2
 80057b4:	f47f af26 	bne.w	8005604 <_scanf_float+0x60>
 80057b8:	2503      	movs	r5, #3
 80057ba:	e7b7      	b.n	800572c <_scanf_float+0x188>
 80057bc:	2d06      	cmp	r5, #6
 80057be:	f47f af21 	bne.w	8005604 <_scanf_float+0x60>
 80057c2:	2507      	movs	r5, #7
 80057c4:	e7b2      	b.n	800572c <_scanf_float+0x188>
 80057c6:	6822      	ldr	r2, [r4, #0]
 80057c8:	0591      	lsls	r1, r2, #22
 80057ca:	f57f af1b 	bpl.w	8005604 <_scanf_float+0x60>
 80057ce:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80057d2:	6022      	str	r2, [r4, #0]
 80057d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80057d8:	e7a8      	b.n	800572c <_scanf_float+0x188>
 80057da:	6822      	ldr	r2, [r4, #0]
 80057dc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80057e0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80057e4:	d006      	beq.n	80057f4 <_scanf_float+0x250>
 80057e6:	0550      	lsls	r0, r2, #21
 80057e8:	f57f af0c 	bpl.w	8005604 <_scanf_float+0x60>
 80057ec:	f1b9 0f00 	cmp.w	r9, #0
 80057f0:	f43f af0f 	beq.w	8005612 <_scanf_float+0x6e>
 80057f4:	0591      	lsls	r1, r2, #22
 80057f6:	bf58      	it	pl
 80057f8:	9901      	ldrpl	r1, [sp, #4]
 80057fa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80057fe:	bf58      	it	pl
 8005800:	eba9 0101 	subpl.w	r1, r9, r1
 8005804:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005808:	bf58      	it	pl
 800580a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800580e:	6022      	str	r2, [r4, #0]
 8005810:	f04f 0900 	mov.w	r9, #0
 8005814:	e78a      	b.n	800572c <_scanf_float+0x188>
 8005816:	f04f 0a03 	mov.w	sl, #3
 800581a:	e787      	b.n	800572c <_scanf_float+0x188>
 800581c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005820:	4639      	mov	r1, r7
 8005822:	4640      	mov	r0, r8
 8005824:	4798      	blx	r3
 8005826:	2800      	cmp	r0, #0
 8005828:	f43f aedf 	beq.w	80055ea <_scanf_float+0x46>
 800582c:	e6ea      	b.n	8005604 <_scanf_float+0x60>
 800582e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005832:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005836:	463a      	mov	r2, r7
 8005838:	4640      	mov	r0, r8
 800583a:	4798      	blx	r3
 800583c:	6923      	ldr	r3, [r4, #16]
 800583e:	3b01      	subs	r3, #1
 8005840:	6123      	str	r3, [r4, #16]
 8005842:	e6ec      	b.n	800561e <_scanf_float+0x7a>
 8005844:	1e6b      	subs	r3, r5, #1
 8005846:	2b06      	cmp	r3, #6
 8005848:	d825      	bhi.n	8005896 <_scanf_float+0x2f2>
 800584a:	2d02      	cmp	r5, #2
 800584c:	d836      	bhi.n	80058bc <_scanf_float+0x318>
 800584e:	455e      	cmp	r6, fp
 8005850:	f67f aee8 	bls.w	8005624 <_scanf_float+0x80>
 8005854:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005858:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800585c:	463a      	mov	r2, r7
 800585e:	4640      	mov	r0, r8
 8005860:	4798      	blx	r3
 8005862:	6923      	ldr	r3, [r4, #16]
 8005864:	3b01      	subs	r3, #1
 8005866:	6123      	str	r3, [r4, #16]
 8005868:	e7f1      	b.n	800584e <_scanf_float+0x2aa>
 800586a:	9802      	ldr	r0, [sp, #8]
 800586c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005870:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005874:	9002      	str	r0, [sp, #8]
 8005876:	463a      	mov	r2, r7
 8005878:	4640      	mov	r0, r8
 800587a:	4798      	blx	r3
 800587c:	6923      	ldr	r3, [r4, #16]
 800587e:	3b01      	subs	r3, #1
 8005880:	6123      	str	r3, [r4, #16]
 8005882:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005886:	fa5f fa8a 	uxtb.w	sl, sl
 800588a:	f1ba 0f02 	cmp.w	sl, #2
 800588e:	d1ec      	bne.n	800586a <_scanf_float+0x2c6>
 8005890:	3d03      	subs	r5, #3
 8005892:	b2ed      	uxtb	r5, r5
 8005894:	1b76      	subs	r6, r6, r5
 8005896:	6823      	ldr	r3, [r4, #0]
 8005898:	05da      	lsls	r2, r3, #23
 800589a:	d52f      	bpl.n	80058fc <_scanf_float+0x358>
 800589c:	055b      	lsls	r3, r3, #21
 800589e:	d510      	bpl.n	80058c2 <_scanf_float+0x31e>
 80058a0:	455e      	cmp	r6, fp
 80058a2:	f67f aebf 	bls.w	8005624 <_scanf_float+0x80>
 80058a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058ae:	463a      	mov	r2, r7
 80058b0:	4640      	mov	r0, r8
 80058b2:	4798      	blx	r3
 80058b4:	6923      	ldr	r3, [r4, #16]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	6123      	str	r3, [r4, #16]
 80058ba:	e7f1      	b.n	80058a0 <_scanf_float+0x2fc>
 80058bc:	46aa      	mov	sl, r5
 80058be:	9602      	str	r6, [sp, #8]
 80058c0:	e7df      	b.n	8005882 <_scanf_float+0x2de>
 80058c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80058c6:	6923      	ldr	r3, [r4, #16]
 80058c8:	2965      	cmp	r1, #101	; 0x65
 80058ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80058ce:	f106 35ff 	add.w	r5, r6, #4294967295
 80058d2:	6123      	str	r3, [r4, #16]
 80058d4:	d00c      	beq.n	80058f0 <_scanf_float+0x34c>
 80058d6:	2945      	cmp	r1, #69	; 0x45
 80058d8:	d00a      	beq.n	80058f0 <_scanf_float+0x34c>
 80058da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058de:	463a      	mov	r2, r7
 80058e0:	4640      	mov	r0, r8
 80058e2:	4798      	blx	r3
 80058e4:	6923      	ldr	r3, [r4, #16]
 80058e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	1eb5      	subs	r5, r6, #2
 80058ee:	6123      	str	r3, [r4, #16]
 80058f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058f4:	463a      	mov	r2, r7
 80058f6:	4640      	mov	r0, r8
 80058f8:	4798      	blx	r3
 80058fa:	462e      	mov	r6, r5
 80058fc:	6825      	ldr	r5, [r4, #0]
 80058fe:	f015 0510 	ands.w	r5, r5, #16
 8005902:	d158      	bne.n	80059b6 <_scanf_float+0x412>
 8005904:	7035      	strb	r5, [r6, #0]
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800590c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005910:	d11c      	bne.n	800594c <_scanf_float+0x3a8>
 8005912:	9b01      	ldr	r3, [sp, #4]
 8005914:	454b      	cmp	r3, r9
 8005916:	eba3 0209 	sub.w	r2, r3, r9
 800591a:	d124      	bne.n	8005966 <_scanf_float+0x3c2>
 800591c:	2200      	movs	r2, #0
 800591e:	4659      	mov	r1, fp
 8005920:	4640      	mov	r0, r8
 8005922:	f002 fc31 	bl	8008188 <_strtod_r>
 8005926:	9b03      	ldr	r3, [sp, #12]
 8005928:	6821      	ldr	r1, [r4, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f011 0f02 	tst.w	r1, #2
 8005930:	ec57 6b10 	vmov	r6, r7, d0
 8005934:	f103 0204 	add.w	r2, r3, #4
 8005938:	d020      	beq.n	800597c <_scanf_float+0x3d8>
 800593a:	9903      	ldr	r1, [sp, #12]
 800593c:	600a      	str	r2, [r1, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	e9c3 6700 	strd	r6, r7, [r3]
 8005944:	68e3      	ldr	r3, [r4, #12]
 8005946:	3301      	adds	r3, #1
 8005948:	60e3      	str	r3, [r4, #12]
 800594a:	e66c      	b.n	8005626 <_scanf_float+0x82>
 800594c:	9b04      	ldr	r3, [sp, #16]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d0e4      	beq.n	800591c <_scanf_float+0x378>
 8005952:	9905      	ldr	r1, [sp, #20]
 8005954:	230a      	movs	r3, #10
 8005956:	462a      	mov	r2, r5
 8005958:	3101      	adds	r1, #1
 800595a:	4640      	mov	r0, r8
 800595c:	f002 fc9c 	bl	8008298 <_strtol_r>
 8005960:	9b04      	ldr	r3, [sp, #16]
 8005962:	9e05      	ldr	r6, [sp, #20]
 8005964:	1ac2      	subs	r2, r0, r3
 8005966:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800596a:	429e      	cmp	r6, r3
 800596c:	bf28      	it	cs
 800596e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005972:	4912      	ldr	r1, [pc, #72]	; (80059bc <_scanf_float+0x418>)
 8005974:	4630      	mov	r0, r6
 8005976:	f000 f8e7 	bl	8005b48 <siprintf>
 800597a:	e7cf      	b.n	800591c <_scanf_float+0x378>
 800597c:	f011 0f04 	tst.w	r1, #4
 8005980:	9903      	ldr	r1, [sp, #12]
 8005982:	600a      	str	r2, [r1, #0]
 8005984:	d1db      	bne.n	800593e <_scanf_float+0x39a>
 8005986:	f8d3 8000 	ldr.w	r8, [r3]
 800598a:	ee10 2a10 	vmov	r2, s0
 800598e:	ee10 0a10 	vmov	r0, s0
 8005992:	463b      	mov	r3, r7
 8005994:	4639      	mov	r1, r7
 8005996:	f7fb f8c9 	bl	8000b2c <__aeabi_dcmpun>
 800599a:	b128      	cbz	r0, 80059a8 <_scanf_float+0x404>
 800599c:	4808      	ldr	r0, [pc, #32]	; (80059c0 <_scanf_float+0x41c>)
 800599e:	f000 f9b7 	bl	8005d10 <nanf>
 80059a2:	ed88 0a00 	vstr	s0, [r8]
 80059a6:	e7cd      	b.n	8005944 <_scanf_float+0x3a0>
 80059a8:	4630      	mov	r0, r6
 80059aa:	4639      	mov	r1, r7
 80059ac:	f7fb f91c 	bl	8000be8 <__aeabi_d2f>
 80059b0:	f8c8 0000 	str.w	r0, [r8]
 80059b4:	e7c6      	b.n	8005944 <_scanf_float+0x3a0>
 80059b6:	2500      	movs	r5, #0
 80059b8:	e635      	b.n	8005626 <_scanf_float+0x82>
 80059ba:	bf00      	nop
 80059bc:	08009504 	.word	0x08009504
 80059c0:	08009895 	.word	0x08009895

080059c4 <std>:
 80059c4:	2300      	movs	r3, #0
 80059c6:	b510      	push	{r4, lr}
 80059c8:	4604      	mov	r4, r0
 80059ca:	e9c0 3300 	strd	r3, r3, [r0]
 80059ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059d2:	6083      	str	r3, [r0, #8]
 80059d4:	8181      	strh	r1, [r0, #12]
 80059d6:	6643      	str	r3, [r0, #100]	; 0x64
 80059d8:	81c2      	strh	r2, [r0, #14]
 80059da:	6183      	str	r3, [r0, #24]
 80059dc:	4619      	mov	r1, r3
 80059de:	2208      	movs	r2, #8
 80059e0:	305c      	adds	r0, #92	; 0x5c
 80059e2:	f000 f914 	bl	8005c0e <memset>
 80059e6:	4b0d      	ldr	r3, [pc, #52]	; (8005a1c <std+0x58>)
 80059e8:	6263      	str	r3, [r4, #36]	; 0x24
 80059ea:	4b0d      	ldr	r3, [pc, #52]	; (8005a20 <std+0x5c>)
 80059ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80059ee:	4b0d      	ldr	r3, [pc, #52]	; (8005a24 <std+0x60>)
 80059f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059f2:	4b0d      	ldr	r3, [pc, #52]	; (8005a28 <std+0x64>)
 80059f4:	6323      	str	r3, [r4, #48]	; 0x30
 80059f6:	4b0d      	ldr	r3, [pc, #52]	; (8005a2c <std+0x68>)
 80059f8:	6224      	str	r4, [r4, #32]
 80059fa:	429c      	cmp	r4, r3
 80059fc:	d006      	beq.n	8005a0c <std+0x48>
 80059fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005a02:	4294      	cmp	r4, r2
 8005a04:	d002      	beq.n	8005a0c <std+0x48>
 8005a06:	33d0      	adds	r3, #208	; 0xd0
 8005a08:	429c      	cmp	r4, r3
 8005a0a:	d105      	bne.n	8005a18 <std+0x54>
 8005a0c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a14:	f000 b978 	b.w	8005d08 <__retarget_lock_init_recursive>
 8005a18:	bd10      	pop	{r4, pc}
 8005a1a:	bf00      	nop
 8005a1c:	08005b89 	.word	0x08005b89
 8005a20:	08005bab 	.word	0x08005bab
 8005a24:	08005be3 	.word	0x08005be3
 8005a28:	08005c07 	.word	0x08005c07
 8005a2c:	200007c8 	.word	0x200007c8

08005a30 <stdio_exit_handler>:
 8005a30:	4a02      	ldr	r2, [pc, #8]	; (8005a3c <stdio_exit_handler+0xc>)
 8005a32:	4903      	ldr	r1, [pc, #12]	; (8005a40 <stdio_exit_handler+0x10>)
 8005a34:	4803      	ldr	r0, [pc, #12]	; (8005a44 <stdio_exit_handler+0x14>)
 8005a36:	f000 b869 	b.w	8005b0c <_fwalk_sglue>
 8005a3a:	bf00      	nop
 8005a3c:	2000019c 	.word	0x2000019c
 8005a40:	08008659 	.word	0x08008659
 8005a44:	200001a8 	.word	0x200001a8

08005a48 <cleanup_stdio>:
 8005a48:	6841      	ldr	r1, [r0, #4]
 8005a4a:	4b0c      	ldr	r3, [pc, #48]	; (8005a7c <cleanup_stdio+0x34>)
 8005a4c:	4299      	cmp	r1, r3
 8005a4e:	b510      	push	{r4, lr}
 8005a50:	4604      	mov	r4, r0
 8005a52:	d001      	beq.n	8005a58 <cleanup_stdio+0x10>
 8005a54:	f002 fe00 	bl	8008658 <_fflush_r>
 8005a58:	68a1      	ldr	r1, [r4, #8]
 8005a5a:	4b09      	ldr	r3, [pc, #36]	; (8005a80 <cleanup_stdio+0x38>)
 8005a5c:	4299      	cmp	r1, r3
 8005a5e:	d002      	beq.n	8005a66 <cleanup_stdio+0x1e>
 8005a60:	4620      	mov	r0, r4
 8005a62:	f002 fdf9 	bl	8008658 <_fflush_r>
 8005a66:	68e1      	ldr	r1, [r4, #12]
 8005a68:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <cleanup_stdio+0x3c>)
 8005a6a:	4299      	cmp	r1, r3
 8005a6c:	d004      	beq.n	8005a78 <cleanup_stdio+0x30>
 8005a6e:	4620      	mov	r0, r4
 8005a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a74:	f002 bdf0 	b.w	8008658 <_fflush_r>
 8005a78:	bd10      	pop	{r4, pc}
 8005a7a:	bf00      	nop
 8005a7c:	200007c8 	.word	0x200007c8
 8005a80:	20000830 	.word	0x20000830
 8005a84:	20000898 	.word	0x20000898

08005a88 <global_stdio_init.part.0>:
 8005a88:	b510      	push	{r4, lr}
 8005a8a:	4b0b      	ldr	r3, [pc, #44]	; (8005ab8 <global_stdio_init.part.0+0x30>)
 8005a8c:	4c0b      	ldr	r4, [pc, #44]	; (8005abc <global_stdio_init.part.0+0x34>)
 8005a8e:	4a0c      	ldr	r2, [pc, #48]	; (8005ac0 <global_stdio_init.part.0+0x38>)
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	4620      	mov	r0, r4
 8005a94:	2200      	movs	r2, #0
 8005a96:	2104      	movs	r1, #4
 8005a98:	f7ff ff94 	bl	80059c4 <std>
 8005a9c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	2109      	movs	r1, #9
 8005aa4:	f7ff ff8e 	bl	80059c4 <std>
 8005aa8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005aac:	2202      	movs	r2, #2
 8005aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab2:	2112      	movs	r1, #18
 8005ab4:	f7ff bf86 	b.w	80059c4 <std>
 8005ab8:	20000900 	.word	0x20000900
 8005abc:	200007c8 	.word	0x200007c8
 8005ac0:	08005a31 	.word	0x08005a31

08005ac4 <__sfp_lock_acquire>:
 8005ac4:	4801      	ldr	r0, [pc, #4]	; (8005acc <__sfp_lock_acquire+0x8>)
 8005ac6:	f000 b920 	b.w	8005d0a <__retarget_lock_acquire_recursive>
 8005aca:	bf00      	nop
 8005acc:	20000909 	.word	0x20000909

08005ad0 <__sfp_lock_release>:
 8005ad0:	4801      	ldr	r0, [pc, #4]	; (8005ad8 <__sfp_lock_release+0x8>)
 8005ad2:	f000 b91b 	b.w	8005d0c <__retarget_lock_release_recursive>
 8005ad6:	bf00      	nop
 8005ad8:	20000909 	.word	0x20000909

08005adc <__sinit>:
 8005adc:	b510      	push	{r4, lr}
 8005ade:	4604      	mov	r4, r0
 8005ae0:	f7ff fff0 	bl	8005ac4 <__sfp_lock_acquire>
 8005ae4:	6a23      	ldr	r3, [r4, #32]
 8005ae6:	b11b      	cbz	r3, 8005af0 <__sinit+0x14>
 8005ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aec:	f7ff bff0 	b.w	8005ad0 <__sfp_lock_release>
 8005af0:	4b04      	ldr	r3, [pc, #16]	; (8005b04 <__sinit+0x28>)
 8005af2:	6223      	str	r3, [r4, #32]
 8005af4:	4b04      	ldr	r3, [pc, #16]	; (8005b08 <__sinit+0x2c>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d1f5      	bne.n	8005ae8 <__sinit+0xc>
 8005afc:	f7ff ffc4 	bl	8005a88 <global_stdio_init.part.0>
 8005b00:	e7f2      	b.n	8005ae8 <__sinit+0xc>
 8005b02:	bf00      	nop
 8005b04:	08005a49 	.word	0x08005a49
 8005b08:	20000900 	.word	0x20000900

08005b0c <_fwalk_sglue>:
 8005b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b10:	4607      	mov	r7, r0
 8005b12:	4688      	mov	r8, r1
 8005b14:	4614      	mov	r4, r2
 8005b16:	2600      	movs	r6, #0
 8005b18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b1c:	f1b9 0901 	subs.w	r9, r9, #1
 8005b20:	d505      	bpl.n	8005b2e <_fwalk_sglue+0x22>
 8005b22:	6824      	ldr	r4, [r4, #0]
 8005b24:	2c00      	cmp	r4, #0
 8005b26:	d1f7      	bne.n	8005b18 <_fwalk_sglue+0xc>
 8005b28:	4630      	mov	r0, r6
 8005b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b2e:	89ab      	ldrh	r3, [r5, #12]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d907      	bls.n	8005b44 <_fwalk_sglue+0x38>
 8005b34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	d003      	beq.n	8005b44 <_fwalk_sglue+0x38>
 8005b3c:	4629      	mov	r1, r5
 8005b3e:	4638      	mov	r0, r7
 8005b40:	47c0      	blx	r8
 8005b42:	4306      	orrs	r6, r0
 8005b44:	3568      	adds	r5, #104	; 0x68
 8005b46:	e7e9      	b.n	8005b1c <_fwalk_sglue+0x10>

08005b48 <siprintf>:
 8005b48:	b40e      	push	{r1, r2, r3}
 8005b4a:	b500      	push	{lr}
 8005b4c:	b09c      	sub	sp, #112	; 0x70
 8005b4e:	ab1d      	add	r3, sp, #116	; 0x74
 8005b50:	9002      	str	r0, [sp, #8]
 8005b52:	9006      	str	r0, [sp, #24]
 8005b54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b58:	4809      	ldr	r0, [pc, #36]	; (8005b80 <siprintf+0x38>)
 8005b5a:	9107      	str	r1, [sp, #28]
 8005b5c:	9104      	str	r1, [sp, #16]
 8005b5e:	4909      	ldr	r1, [pc, #36]	; (8005b84 <siprintf+0x3c>)
 8005b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b64:	9105      	str	r1, [sp, #20]
 8005b66:	6800      	ldr	r0, [r0, #0]
 8005b68:	9301      	str	r3, [sp, #4]
 8005b6a:	a902      	add	r1, sp, #8
 8005b6c:	f002 fbf0 	bl	8008350 <_svfiprintf_r>
 8005b70:	9b02      	ldr	r3, [sp, #8]
 8005b72:	2200      	movs	r2, #0
 8005b74:	701a      	strb	r2, [r3, #0]
 8005b76:	b01c      	add	sp, #112	; 0x70
 8005b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b7c:	b003      	add	sp, #12
 8005b7e:	4770      	bx	lr
 8005b80:	200001f4 	.word	0x200001f4
 8005b84:	ffff0208 	.word	0xffff0208

08005b88 <__sread>:
 8005b88:	b510      	push	{r4, lr}
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b90:	f000 f86c 	bl	8005c6c <_read_r>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	bfab      	itete	ge
 8005b98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b9c:	181b      	addge	r3, r3, r0
 8005b9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005ba2:	bfac      	ite	ge
 8005ba4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005ba6:	81a3      	strhlt	r3, [r4, #12]
 8005ba8:	bd10      	pop	{r4, pc}

08005baa <__swrite>:
 8005baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bae:	461f      	mov	r7, r3
 8005bb0:	898b      	ldrh	r3, [r1, #12]
 8005bb2:	05db      	lsls	r3, r3, #23
 8005bb4:	4605      	mov	r5, r0
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	4616      	mov	r6, r2
 8005bba:	d505      	bpl.n	8005bc8 <__swrite+0x1e>
 8005bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f000 f840 	bl	8005c48 <_lseek_r>
 8005bc8:	89a3      	ldrh	r3, [r4, #12]
 8005bca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bd2:	81a3      	strh	r3, [r4, #12]
 8005bd4:	4632      	mov	r2, r6
 8005bd6:	463b      	mov	r3, r7
 8005bd8:	4628      	mov	r0, r5
 8005bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bde:	f000 b857 	b.w	8005c90 <_write_r>

08005be2 <__sseek>:
 8005be2:	b510      	push	{r4, lr}
 8005be4:	460c      	mov	r4, r1
 8005be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bea:	f000 f82d 	bl	8005c48 <_lseek_r>
 8005bee:	1c43      	adds	r3, r0, #1
 8005bf0:	89a3      	ldrh	r3, [r4, #12]
 8005bf2:	bf15      	itete	ne
 8005bf4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005bf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005bfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005bfe:	81a3      	strheq	r3, [r4, #12]
 8005c00:	bf18      	it	ne
 8005c02:	81a3      	strhne	r3, [r4, #12]
 8005c04:	bd10      	pop	{r4, pc}

08005c06 <__sclose>:
 8005c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c0a:	f000 b80d 	b.w	8005c28 <_close_r>

08005c0e <memset>:
 8005c0e:	4402      	add	r2, r0
 8005c10:	4603      	mov	r3, r0
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d100      	bne.n	8005c18 <memset+0xa>
 8005c16:	4770      	bx	lr
 8005c18:	f803 1b01 	strb.w	r1, [r3], #1
 8005c1c:	e7f9      	b.n	8005c12 <memset+0x4>
	...

08005c20 <_localeconv_r>:
 8005c20:	4800      	ldr	r0, [pc, #0]	; (8005c24 <_localeconv_r+0x4>)
 8005c22:	4770      	bx	lr
 8005c24:	200002e8 	.word	0x200002e8

08005c28 <_close_r>:
 8005c28:	b538      	push	{r3, r4, r5, lr}
 8005c2a:	4d06      	ldr	r5, [pc, #24]	; (8005c44 <_close_r+0x1c>)
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	4604      	mov	r4, r0
 8005c30:	4608      	mov	r0, r1
 8005c32:	602b      	str	r3, [r5, #0]
 8005c34:	f7fb ff4b 	bl	8001ace <_close>
 8005c38:	1c43      	adds	r3, r0, #1
 8005c3a:	d102      	bne.n	8005c42 <_close_r+0x1a>
 8005c3c:	682b      	ldr	r3, [r5, #0]
 8005c3e:	b103      	cbz	r3, 8005c42 <_close_r+0x1a>
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	bd38      	pop	{r3, r4, r5, pc}
 8005c44:	20000904 	.word	0x20000904

08005c48 <_lseek_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4d07      	ldr	r5, [pc, #28]	; (8005c68 <_lseek_r+0x20>)
 8005c4c:	4604      	mov	r4, r0
 8005c4e:	4608      	mov	r0, r1
 8005c50:	4611      	mov	r1, r2
 8005c52:	2200      	movs	r2, #0
 8005c54:	602a      	str	r2, [r5, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f7fb ff60 	bl	8001b1c <_lseek>
 8005c5c:	1c43      	adds	r3, r0, #1
 8005c5e:	d102      	bne.n	8005c66 <_lseek_r+0x1e>
 8005c60:	682b      	ldr	r3, [r5, #0]
 8005c62:	b103      	cbz	r3, 8005c66 <_lseek_r+0x1e>
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	bd38      	pop	{r3, r4, r5, pc}
 8005c68:	20000904 	.word	0x20000904

08005c6c <_read_r>:
 8005c6c:	b538      	push	{r3, r4, r5, lr}
 8005c6e:	4d07      	ldr	r5, [pc, #28]	; (8005c8c <_read_r+0x20>)
 8005c70:	4604      	mov	r4, r0
 8005c72:	4608      	mov	r0, r1
 8005c74:	4611      	mov	r1, r2
 8005c76:	2200      	movs	r2, #0
 8005c78:	602a      	str	r2, [r5, #0]
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	f7fb feee 	bl	8001a5c <_read>
 8005c80:	1c43      	adds	r3, r0, #1
 8005c82:	d102      	bne.n	8005c8a <_read_r+0x1e>
 8005c84:	682b      	ldr	r3, [r5, #0]
 8005c86:	b103      	cbz	r3, 8005c8a <_read_r+0x1e>
 8005c88:	6023      	str	r3, [r4, #0]
 8005c8a:	bd38      	pop	{r3, r4, r5, pc}
 8005c8c:	20000904 	.word	0x20000904

08005c90 <_write_r>:
 8005c90:	b538      	push	{r3, r4, r5, lr}
 8005c92:	4d07      	ldr	r5, [pc, #28]	; (8005cb0 <_write_r+0x20>)
 8005c94:	4604      	mov	r4, r0
 8005c96:	4608      	mov	r0, r1
 8005c98:	4611      	mov	r1, r2
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	602a      	str	r2, [r5, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f7fb fef9 	bl	8001a96 <_write>
 8005ca4:	1c43      	adds	r3, r0, #1
 8005ca6:	d102      	bne.n	8005cae <_write_r+0x1e>
 8005ca8:	682b      	ldr	r3, [r5, #0]
 8005caa:	b103      	cbz	r3, 8005cae <_write_r+0x1e>
 8005cac:	6023      	str	r3, [r4, #0]
 8005cae:	bd38      	pop	{r3, r4, r5, pc}
 8005cb0:	20000904 	.word	0x20000904

08005cb4 <__errno>:
 8005cb4:	4b01      	ldr	r3, [pc, #4]	; (8005cbc <__errno+0x8>)
 8005cb6:	6818      	ldr	r0, [r3, #0]
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	200001f4 	.word	0x200001f4

08005cc0 <__libc_init_array>:
 8005cc0:	b570      	push	{r4, r5, r6, lr}
 8005cc2:	4d0d      	ldr	r5, [pc, #52]	; (8005cf8 <__libc_init_array+0x38>)
 8005cc4:	4c0d      	ldr	r4, [pc, #52]	; (8005cfc <__libc_init_array+0x3c>)
 8005cc6:	1b64      	subs	r4, r4, r5
 8005cc8:	10a4      	asrs	r4, r4, #2
 8005cca:	2600      	movs	r6, #0
 8005ccc:	42a6      	cmp	r6, r4
 8005cce:	d109      	bne.n	8005ce4 <__libc_init_array+0x24>
 8005cd0:	4d0b      	ldr	r5, [pc, #44]	; (8005d00 <__libc_init_array+0x40>)
 8005cd2:	4c0c      	ldr	r4, [pc, #48]	; (8005d04 <__libc_init_array+0x44>)
 8005cd4:	f003 fbd8 	bl	8009488 <_init>
 8005cd8:	1b64      	subs	r4, r4, r5
 8005cda:	10a4      	asrs	r4, r4, #2
 8005cdc:	2600      	movs	r6, #0
 8005cde:	42a6      	cmp	r6, r4
 8005ce0:	d105      	bne.n	8005cee <__libc_init_array+0x2e>
 8005ce2:	bd70      	pop	{r4, r5, r6, pc}
 8005ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ce8:	4798      	blx	r3
 8005cea:	3601      	adds	r6, #1
 8005cec:	e7ee      	b.n	8005ccc <__libc_init_array+0xc>
 8005cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cf2:	4798      	blx	r3
 8005cf4:	3601      	adds	r6, #1
 8005cf6:	e7f2      	b.n	8005cde <__libc_init_array+0x1e>
 8005cf8:	080098f8 	.word	0x080098f8
 8005cfc:	080098f8 	.word	0x080098f8
 8005d00:	080098f8 	.word	0x080098f8
 8005d04:	080098fc 	.word	0x080098fc

08005d08 <__retarget_lock_init_recursive>:
 8005d08:	4770      	bx	lr

08005d0a <__retarget_lock_acquire_recursive>:
 8005d0a:	4770      	bx	lr

08005d0c <__retarget_lock_release_recursive>:
 8005d0c:	4770      	bx	lr
	...

08005d10 <nanf>:
 8005d10:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005d18 <nanf+0x8>
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	7fc00000 	.word	0x7fc00000

08005d1c <quorem>:
 8005d1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d20:	6903      	ldr	r3, [r0, #16]
 8005d22:	690c      	ldr	r4, [r1, #16]
 8005d24:	42a3      	cmp	r3, r4
 8005d26:	4607      	mov	r7, r0
 8005d28:	db7e      	blt.n	8005e28 <quorem+0x10c>
 8005d2a:	3c01      	subs	r4, #1
 8005d2c:	f101 0814 	add.w	r8, r1, #20
 8005d30:	f100 0514 	add.w	r5, r0, #20
 8005d34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d42:	3301      	adds	r3, #1
 8005d44:	429a      	cmp	r2, r3
 8005d46:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d4e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d52:	d331      	bcc.n	8005db8 <quorem+0x9c>
 8005d54:	f04f 0e00 	mov.w	lr, #0
 8005d58:	4640      	mov	r0, r8
 8005d5a:	46ac      	mov	ip, r5
 8005d5c:	46f2      	mov	sl, lr
 8005d5e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d62:	b293      	uxth	r3, r2
 8005d64:	fb06 e303 	mla	r3, r6, r3, lr
 8005d68:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d6c:	0c1a      	lsrs	r2, r3, #16
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	ebaa 0303 	sub.w	r3, sl, r3
 8005d74:	f8dc a000 	ldr.w	sl, [ip]
 8005d78:	fa13 f38a 	uxtah	r3, r3, sl
 8005d7c:	fb06 220e 	mla	r2, r6, lr, r2
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	9b00      	ldr	r3, [sp, #0]
 8005d84:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d88:	b292      	uxth	r2, r2
 8005d8a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d8e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d92:	f8bd 3000 	ldrh.w	r3, [sp]
 8005d96:	4581      	cmp	r9, r0
 8005d98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d9c:	f84c 3b04 	str.w	r3, [ip], #4
 8005da0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005da4:	d2db      	bcs.n	8005d5e <quorem+0x42>
 8005da6:	f855 300b 	ldr.w	r3, [r5, fp]
 8005daa:	b92b      	cbnz	r3, 8005db8 <quorem+0x9c>
 8005dac:	9b01      	ldr	r3, [sp, #4]
 8005dae:	3b04      	subs	r3, #4
 8005db0:	429d      	cmp	r5, r3
 8005db2:	461a      	mov	r2, r3
 8005db4:	d32c      	bcc.n	8005e10 <quorem+0xf4>
 8005db6:	613c      	str	r4, [r7, #16]
 8005db8:	4638      	mov	r0, r7
 8005dba:	f001 f9f1 	bl	80071a0 <__mcmp>
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	db22      	blt.n	8005e08 <quorem+0xec>
 8005dc2:	3601      	adds	r6, #1
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	2000      	movs	r0, #0
 8005dc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dcc:	f8d1 c000 	ldr.w	ip, [r1]
 8005dd0:	b293      	uxth	r3, r2
 8005dd2:	1ac3      	subs	r3, r0, r3
 8005dd4:	0c12      	lsrs	r2, r2, #16
 8005dd6:	fa13 f38c 	uxtah	r3, r3, ip
 8005dda:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005dde:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005de8:	45c1      	cmp	r9, r8
 8005dea:	f841 3b04 	str.w	r3, [r1], #4
 8005dee:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005df2:	d2e9      	bcs.n	8005dc8 <quorem+0xac>
 8005df4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005df8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dfc:	b922      	cbnz	r2, 8005e08 <quorem+0xec>
 8005dfe:	3b04      	subs	r3, #4
 8005e00:	429d      	cmp	r5, r3
 8005e02:	461a      	mov	r2, r3
 8005e04:	d30a      	bcc.n	8005e1c <quorem+0x100>
 8005e06:	613c      	str	r4, [r7, #16]
 8005e08:	4630      	mov	r0, r6
 8005e0a:	b003      	add	sp, #12
 8005e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e10:	6812      	ldr	r2, [r2, #0]
 8005e12:	3b04      	subs	r3, #4
 8005e14:	2a00      	cmp	r2, #0
 8005e16:	d1ce      	bne.n	8005db6 <quorem+0x9a>
 8005e18:	3c01      	subs	r4, #1
 8005e1a:	e7c9      	b.n	8005db0 <quorem+0x94>
 8005e1c:	6812      	ldr	r2, [r2, #0]
 8005e1e:	3b04      	subs	r3, #4
 8005e20:	2a00      	cmp	r2, #0
 8005e22:	d1f0      	bne.n	8005e06 <quorem+0xea>
 8005e24:	3c01      	subs	r4, #1
 8005e26:	e7eb      	b.n	8005e00 <quorem+0xe4>
 8005e28:	2000      	movs	r0, #0
 8005e2a:	e7ee      	b.n	8005e0a <quorem+0xee>
 8005e2c:	0000      	movs	r0, r0
	...

08005e30 <_dtoa_r>:
 8005e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e34:	ed2d 8b04 	vpush	{d8-d9}
 8005e38:	69c5      	ldr	r5, [r0, #28]
 8005e3a:	b093      	sub	sp, #76	; 0x4c
 8005e3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005e40:	ec57 6b10 	vmov	r6, r7, d0
 8005e44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005e48:	9107      	str	r1, [sp, #28]
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	920a      	str	r2, [sp, #40]	; 0x28
 8005e4e:	930d      	str	r3, [sp, #52]	; 0x34
 8005e50:	b975      	cbnz	r5, 8005e70 <_dtoa_r+0x40>
 8005e52:	2010      	movs	r0, #16
 8005e54:	f000 fe2a 	bl	8006aac <malloc>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	61e0      	str	r0, [r4, #28]
 8005e5c:	b920      	cbnz	r0, 8005e68 <_dtoa_r+0x38>
 8005e5e:	4bae      	ldr	r3, [pc, #696]	; (8006118 <_dtoa_r+0x2e8>)
 8005e60:	21ef      	movs	r1, #239	; 0xef
 8005e62:	48ae      	ldr	r0, [pc, #696]	; (800611c <_dtoa_r+0x2ec>)
 8005e64:	f002 fc74 	bl	8008750 <__assert_func>
 8005e68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e6c:	6005      	str	r5, [r0, #0]
 8005e6e:	60c5      	str	r5, [r0, #12]
 8005e70:	69e3      	ldr	r3, [r4, #28]
 8005e72:	6819      	ldr	r1, [r3, #0]
 8005e74:	b151      	cbz	r1, 8005e8c <_dtoa_r+0x5c>
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	604a      	str	r2, [r1, #4]
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	4093      	lsls	r3, r2
 8005e7e:	608b      	str	r3, [r1, #8]
 8005e80:	4620      	mov	r0, r4
 8005e82:	f000 ff07 	bl	8006c94 <_Bfree>
 8005e86:	69e3      	ldr	r3, [r4, #28]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	1e3b      	subs	r3, r7, #0
 8005e8e:	bfbb      	ittet	lt
 8005e90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e94:	9303      	strlt	r3, [sp, #12]
 8005e96:	2300      	movge	r3, #0
 8005e98:	2201      	movlt	r2, #1
 8005e9a:	bfac      	ite	ge
 8005e9c:	f8c8 3000 	strge.w	r3, [r8]
 8005ea0:	f8c8 2000 	strlt.w	r2, [r8]
 8005ea4:	4b9e      	ldr	r3, [pc, #632]	; (8006120 <_dtoa_r+0x2f0>)
 8005ea6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005eaa:	ea33 0308 	bics.w	r3, r3, r8
 8005eae:	d11b      	bne.n	8005ee8 <_dtoa_r+0xb8>
 8005eb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005eb2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005eb6:	6013      	str	r3, [r2, #0]
 8005eb8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ebc:	4333      	orrs	r3, r6
 8005ebe:	f000 8593 	beq.w	80069e8 <_dtoa_r+0xbb8>
 8005ec2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ec4:	b963      	cbnz	r3, 8005ee0 <_dtoa_r+0xb0>
 8005ec6:	4b97      	ldr	r3, [pc, #604]	; (8006124 <_dtoa_r+0x2f4>)
 8005ec8:	e027      	b.n	8005f1a <_dtoa_r+0xea>
 8005eca:	4b97      	ldr	r3, [pc, #604]	; (8006128 <_dtoa_r+0x2f8>)
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	3308      	adds	r3, #8
 8005ed0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ed2:	6013      	str	r3, [r2, #0]
 8005ed4:	9800      	ldr	r0, [sp, #0]
 8005ed6:	b013      	add	sp, #76	; 0x4c
 8005ed8:	ecbd 8b04 	vpop	{d8-d9}
 8005edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee0:	4b90      	ldr	r3, [pc, #576]	; (8006124 <_dtoa_r+0x2f4>)
 8005ee2:	9300      	str	r3, [sp, #0]
 8005ee4:	3303      	adds	r3, #3
 8005ee6:	e7f3      	b.n	8005ed0 <_dtoa_r+0xa0>
 8005ee8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005eec:	2200      	movs	r2, #0
 8005eee:	ec51 0b17 	vmov	r0, r1, d7
 8005ef2:	eeb0 8a47 	vmov.f32	s16, s14
 8005ef6:	eef0 8a67 	vmov.f32	s17, s15
 8005efa:	2300      	movs	r3, #0
 8005efc:	f7fa fde4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f00:	4681      	mov	r9, r0
 8005f02:	b160      	cbz	r0, 8005f1e <_dtoa_r+0xee>
 8005f04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f06:	2301      	movs	r3, #1
 8005f08:	6013      	str	r3, [r2, #0]
 8005f0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 8568 	beq.w	80069e2 <_dtoa_r+0xbb2>
 8005f12:	4b86      	ldr	r3, [pc, #536]	; (800612c <_dtoa_r+0x2fc>)
 8005f14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f16:	6013      	str	r3, [r2, #0]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	e7da      	b.n	8005ed4 <_dtoa_r+0xa4>
 8005f1e:	aa10      	add	r2, sp, #64	; 0x40
 8005f20:	a911      	add	r1, sp, #68	; 0x44
 8005f22:	4620      	mov	r0, r4
 8005f24:	eeb0 0a48 	vmov.f32	s0, s16
 8005f28:	eef0 0a68 	vmov.f32	s1, s17
 8005f2c:	f001 fa4e 	bl	80073cc <__d2b>
 8005f30:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005f34:	4682      	mov	sl, r0
 8005f36:	2d00      	cmp	r5, #0
 8005f38:	d07f      	beq.n	800603a <_dtoa_r+0x20a>
 8005f3a:	ee18 3a90 	vmov	r3, s17
 8005f3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f42:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005f46:	ec51 0b18 	vmov	r0, r1, d8
 8005f4a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005f4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005f52:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005f56:	4619      	mov	r1, r3
 8005f58:	2200      	movs	r2, #0
 8005f5a:	4b75      	ldr	r3, [pc, #468]	; (8006130 <_dtoa_r+0x300>)
 8005f5c:	f7fa f994 	bl	8000288 <__aeabi_dsub>
 8005f60:	a367      	add	r3, pc, #412	; (adr r3, 8006100 <_dtoa_r+0x2d0>)
 8005f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f66:	f7fa fb47 	bl	80005f8 <__aeabi_dmul>
 8005f6a:	a367      	add	r3, pc, #412	; (adr r3, 8006108 <_dtoa_r+0x2d8>)
 8005f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f70:	f7fa f98c 	bl	800028c <__adddf3>
 8005f74:	4606      	mov	r6, r0
 8005f76:	4628      	mov	r0, r5
 8005f78:	460f      	mov	r7, r1
 8005f7a:	f7fa fad3 	bl	8000524 <__aeabi_i2d>
 8005f7e:	a364      	add	r3, pc, #400	; (adr r3, 8006110 <_dtoa_r+0x2e0>)
 8005f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f84:	f7fa fb38 	bl	80005f8 <__aeabi_dmul>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	4639      	mov	r1, r7
 8005f90:	f7fa f97c 	bl	800028c <__adddf3>
 8005f94:	4606      	mov	r6, r0
 8005f96:	460f      	mov	r7, r1
 8005f98:	f7fa fdde 	bl	8000b58 <__aeabi_d2iz>
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	4683      	mov	fp, r0
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	4630      	mov	r0, r6
 8005fa4:	4639      	mov	r1, r7
 8005fa6:	f7fa fd99 	bl	8000adc <__aeabi_dcmplt>
 8005faa:	b148      	cbz	r0, 8005fc0 <_dtoa_r+0x190>
 8005fac:	4658      	mov	r0, fp
 8005fae:	f7fa fab9 	bl	8000524 <__aeabi_i2d>
 8005fb2:	4632      	mov	r2, r6
 8005fb4:	463b      	mov	r3, r7
 8005fb6:	f7fa fd87 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fba:	b908      	cbnz	r0, 8005fc0 <_dtoa_r+0x190>
 8005fbc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fc0:	f1bb 0f16 	cmp.w	fp, #22
 8005fc4:	d857      	bhi.n	8006076 <_dtoa_r+0x246>
 8005fc6:	4b5b      	ldr	r3, [pc, #364]	; (8006134 <_dtoa_r+0x304>)
 8005fc8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd0:	ec51 0b18 	vmov	r0, r1, d8
 8005fd4:	f7fa fd82 	bl	8000adc <__aeabi_dcmplt>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	d04e      	beq.n	800607a <_dtoa_r+0x24a>
 8005fdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	930c      	str	r3, [sp, #48]	; 0x30
 8005fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005fe6:	1b5b      	subs	r3, r3, r5
 8005fe8:	1e5a      	subs	r2, r3, #1
 8005fea:	bf45      	ittet	mi
 8005fec:	f1c3 0301 	rsbmi	r3, r3, #1
 8005ff0:	9305      	strmi	r3, [sp, #20]
 8005ff2:	2300      	movpl	r3, #0
 8005ff4:	2300      	movmi	r3, #0
 8005ff6:	9206      	str	r2, [sp, #24]
 8005ff8:	bf54      	ite	pl
 8005ffa:	9305      	strpl	r3, [sp, #20]
 8005ffc:	9306      	strmi	r3, [sp, #24]
 8005ffe:	f1bb 0f00 	cmp.w	fp, #0
 8006002:	db3c      	blt.n	800607e <_dtoa_r+0x24e>
 8006004:	9b06      	ldr	r3, [sp, #24]
 8006006:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800600a:	445b      	add	r3, fp
 800600c:	9306      	str	r3, [sp, #24]
 800600e:	2300      	movs	r3, #0
 8006010:	9308      	str	r3, [sp, #32]
 8006012:	9b07      	ldr	r3, [sp, #28]
 8006014:	2b09      	cmp	r3, #9
 8006016:	d868      	bhi.n	80060ea <_dtoa_r+0x2ba>
 8006018:	2b05      	cmp	r3, #5
 800601a:	bfc4      	itt	gt
 800601c:	3b04      	subgt	r3, #4
 800601e:	9307      	strgt	r3, [sp, #28]
 8006020:	9b07      	ldr	r3, [sp, #28]
 8006022:	f1a3 0302 	sub.w	r3, r3, #2
 8006026:	bfcc      	ite	gt
 8006028:	2500      	movgt	r5, #0
 800602a:	2501      	movle	r5, #1
 800602c:	2b03      	cmp	r3, #3
 800602e:	f200 8085 	bhi.w	800613c <_dtoa_r+0x30c>
 8006032:	e8df f003 	tbb	[pc, r3]
 8006036:	3b2e      	.short	0x3b2e
 8006038:	5839      	.short	0x5839
 800603a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800603e:	441d      	add	r5, r3
 8006040:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006044:	2b20      	cmp	r3, #32
 8006046:	bfc1      	itttt	gt
 8006048:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800604c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006050:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006054:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006058:	bfd6      	itet	le
 800605a:	f1c3 0320 	rsble	r3, r3, #32
 800605e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006062:	fa06 f003 	lslle.w	r0, r6, r3
 8006066:	f7fa fa4d 	bl	8000504 <__aeabi_ui2d>
 800606a:	2201      	movs	r2, #1
 800606c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006070:	3d01      	subs	r5, #1
 8006072:	920e      	str	r2, [sp, #56]	; 0x38
 8006074:	e76f      	b.n	8005f56 <_dtoa_r+0x126>
 8006076:	2301      	movs	r3, #1
 8006078:	e7b3      	b.n	8005fe2 <_dtoa_r+0x1b2>
 800607a:	900c      	str	r0, [sp, #48]	; 0x30
 800607c:	e7b2      	b.n	8005fe4 <_dtoa_r+0x1b4>
 800607e:	9b05      	ldr	r3, [sp, #20]
 8006080:	eba3 030b 	sub.w	r3, r3, fp
 8006084:	9305      	str	r3, [sp, #20]
 8006086:	f1cb 0300 	rsb	r3, fp, #0
 800608a:	9308      	str	r3, [sp, #32]
 800608c:	2300      	movs	r3, #0
 800608e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006090:	e7bf      	b.n	8006012 <_dtoa_r+0x1e2>
 8006092:	2300      	movs	r3, #0
 8006094:	9309      	str	r3, [sp, #36]	; 0x24
 8006096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006098:	2b00      	cmp	r3, #0
 800609a:	dc52      	bgt.n	8006142 <_dtoa_r+0x312>
 800609c:	2301      	movs	r3, #1
 800609e:	9301      	str	r3, [sp, #4]
 80060a0:	9304      	str	r3, [sp, #16]
 80060a2:	461a      	mov	r2, r3
 80060a4:	920a      	str	r2, [sp, #40]	; 0x28
 80060a6:	e00b      	b.n	80060c0 <_dtoa_r+0x290>
 80060a8:	2301      	movs	r3, #1
 80060aa:	e7f3      	b.n	8006094 <_dtoa_r+0x264>
 80060ac:	2300      	movs	r3, #0
 80060ae:	9309      	str	r3, [sp, #36]	; 0x24
 80060b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b2:	445b      	add	r3, fp
 80060b4:	9301      	str	r3, [sp, #4]
 80060b6:	3301      	adds	r3, #1
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	9304      	str	r3, [sp, #16]
 80060bc:	bfb8      	it	lt
 80060be:	2301      	movlt	r3, #1
 80060c0:	69e0      	ldr	r0, [r4, #28]
 80060c2:	2100      	movs	r1, #0
 80060c4:	2204      	movs	r2, #4
 80060c6:	f102 0614 	add.w	r6, r2, #20
 80060ca:	429e      	cmp	r6, r3
 80060cc:	d93d      	bls.n	800614a <_dtoa_r+0x31a>
 80060ce:	6041      	str	r1, [r0, #4]
 80060d0:	4620      	mov	r0, r4
 80060d2:	f000 fd9f 	bl	8006c14 <_Balloc>
 80060d6:	9000      	str	r0, [sp, #0]
 80060d8:	2800      	cmp	r0, #0
 80060da:	d139      	bne.n	8006150 <_dtoa_r+0x320>
 80060dc:	4b16      	ldr	r3, [pc, #88]	; (8006138 <_dtoa_r+0x308>)
 80060de:	4602      	mov	r2, r0
 80060e0:	f240 11af 	movw	r1, #431	; 0x1af
 80060e4:	e6bd      	b.n	8005e62 <_dtoa_r+0x32>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e7e1      	b.n	80060ae <_dtoa_r+0x27e>
 80060ea:	2501      	movs	r5, #1
 80060ec:	2300      	movs	r3, #0
 80060ee:	9307      	str	r3, [sp, #28]
 80060f0:	9509      	str	r5, [sp, #36]	; 0x24
 80060f2:	f04f 33ff 	mov.w	r3, #4294967295
 80060f6:	9301      	str	r3, [sp, #4]
 80060f8:	9304      	str	r3, [sp, #16]
 80060fa:	2200      	movs	r2, #0
 80060fc:	2312      	movs	r3, #18
 80060fe:	e7d1      	b.n	80060a4 <_dtoa_r+0x274>
 8006100:	636f4361 	.word	0x636f4361
 8006104:	3fd287a7 	.word	0x3fd287a7
 8006108:	8b60c8b3 	.word	0x8b60c8b3
 800610c:	3fc68a28 	.word	0x3fc68a28
 8006110:	509f79fb 	.word	0x509f79fb
 8006114:	3fd34413 	.word	0x3fd34413
 8006118:	08009516 	.word	0x08009516
 800611c:	0800952d 	.word	0x0800952d
 8006120:	7ff00000 	.word	0x7ff00000
 8006124:	08009512 	.word	0x08009512
 8006128:	08009509 	.word	0x08009509
 800612c:	080094e1 	.word	0x080094e1
 8006130:	3ff80000 	.word	0x3ff80000
 8006134:	08009618 	.word	0x08009618
 8006138:	08009585 	.word	0x08009585
 800613c:	2301      	movs	r3, #1
 800613e:	9309      	str	r3, [sp, #36]	; 0x24
 8006140:	e7d7      	b.n	80060f2 <_dtoa_r+0x2c2>
 8006142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	9304      	str	r3, [sp, #16]
 8006148:	e7ba      	b.n	80060c0 <_dtoa_r+0x290>
 800614a:	3101      	adds	r1, #1
 800614c:	0052      	lsls	r2, r2, #1
 800614e:	e7ba      	b.n	80060c6 <_dtoa_r+0x296>
 8006150:	69e3      	ldr	r3, [r4, #28]
 8006152:	9a00      	ldr	r2, [sp, #0]
 8006154:	601a      	str	r2, [r3, #0]
 8006156:	9b04      	ldr	r3, [sp, #16]
 8006158:	2b0e      	cmp	r3, #14
 800615a:	f200 80a8 	bhi.w	80062ae <_dtoa_r+0x47e>
 800615e:	2d00      	cmp	r5, #0
 8006160:	f000 80a5 	beq.w	80062ae <_dtoa_r+0x47e>
 8006164:	f1bb 0f00 	cmp.w	fp, #0
 8006168:	dd38      	ble.n	80061dc <_dtoa_r+0x3ac>
 800616a:	4bc0      	ldr	r3, [pc, #768]	; (800646c <_dtoa_r+0x63c>)
 800616c:	f00b 020f 	and.w	r2, fp, #15
 8006170:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006174:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006178:	e9d3 6700 	ldrd	r6, r7, [r3]
 800617c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006180:	d019      	beq.n	80061b6 <_dtoa_r+0x386>
 8006182:	4bbb      	ldr	r3, [pc, #748]	; (8006470 <_dtoa_r+0x640>)
 8006184:	ec51 0b18 	vmov	r0, r1, d8
 8006188:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800618c:	f7fa fb5e 	bl	800084c <__aeabi_ddiv>
 8006190:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006194:	f008 080f 	and.w	r8, r8, #15
 8006198:	2503      	movs	r5, #3
 800619a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006470 <_dtoa_r+0x640>
 800619e:	f1b8 0f00 	cmp.w	r8, #0
 80061a2:	d10a      	bne.n	80061ba <_dtoa_r+0x38a>
 80061a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061a8:	4632      	mov	r2, r6
 80061aa:	463b      	mov	r3, r7
 80061ac:	f7fa fb4e 	bl	800084c <__aeabi_ddiv>
 80061b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061b4:	e02b      	b.n	800620e <_dtoa_r+0x3de>
 80061b6:	2502      	movs	r5, #2
 80061b8:	e7ef      	b.n	800619a <_dtoa_r+0x36a>
 80061ba:	f018 0f01 	tst.w	r8, #1
 80061be:	d008      	beq.n	80061d2 <_dtoa_r+0x3a2>
 80061c0:	4630      	mov	r0, r6
 80061c2:	4639      	mov	r1, r7
 80061c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80061c8:	f7fa fa16 	bl	80005f8 <__aeabi_dmul>
 80061cc:	3501      	adds	r5, #1
 80061ce:	4606      	mov	r6, r0
 80061d0:	460f      	mov	r7, r1
 80061d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80061d6:	f109 0908 	add.w	r9, r9, #8
 80061da:	e7e0      	b.n	800619e <_dtoa_r+0x36e>
 80061dc:	f000 809f 	beq.w	800631e <_dtoa_r+0x4ee>
 80061e0:	f1cb 0600 	rsb	r6, fp, #0
 80061e4:	4ba1      	ldr	r3, [pc, #644]	; (800646c <_dtoa_r+0x63c>)
 80061e6:	4fa2      	ldr	r7, [pc, #648]	; (8006470 <_dtoa_r+0x640>)
 80061e8:	f006 020f 	and.w	r2, r6, #15
 80061ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f4:	ec51 0b18 	vmov	r0, r1, d8
 80061f8:	f7fa f9fe 	bl	80005f8 <__aeabi_dmul>
 80061fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006200:	1136      	asrs	r6, r6, #4
 8006202:	2300      	movs	r3, #0
 8006204:	2502      	movs	r5, #2
 8006206:	2e00      	cmp	r6, #0
 8006208:	d17e      	bne.n	8006308 <_dtoa_r+0x4d8>
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1d0      	bne.n	80061b0 <_dtoa_r+0x380>
 800620e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006210:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 8084 	beq.w	8006322 <_dtoa_r+0x4f2>
 800621a:	4b96      	ldr	r3, [pc, #600]	; (8006474 <_dtoa_r+0x644>)
 800621c:	2200      	movs	r2, #0
 800621e:	4640      	mov	r0, r8
 8006220:	4649      	mov	r1, r9
 8006222:	f7fa fc5b 	bl	8000adc <__aeabi_dcmplt>
 8006226:	2800      	cmp	r0, #0
 8006228:	d07b      	beq.n	8006322 <_dtoa_r+0x4f2>
 800622a:	9b04      	ldr	r3, [sp, #16]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d078      	beq.n	8006322 <_dtoa_r+0x4f2>
 8006230:	9b01      	ldr	r3, [sp, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	dd39      	ble.n	80062aa <_dtoa_r+0x47a>
 8006236:	4b90      	ldr	r3, [pc, #576]	; (8006478 <_dtoa_r+0x648>)
 8006238:	2200      	movs	r2, #0
 800623a:	4640      	mov	r0, r8
 800623c:	4649      	mov	r1, r9
 800623e:	f7fa f9db 	bl	80005f8 <__aeabi_dmul>
 8006242:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006246:	9e01      	ldr	r6, [sp, #4]
 8006248:	f10b 37ff 	add.w	r7, fp, #4294967295
 800624c:	3501      	adds	r5, #1
 800624e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006252:	4628      	mov	r0, r5
 8006254:	f7fa f966 	bl	8000524 <__aeabi_i2d>
 8006258:	4642      	mov	r2, r8
 800625a:	464b      	mov	r3, r9
 800625c:	f7fa f9cc 	bl	80005f8 <__aeabi_dmul>
 8006260:	4b86      	ldr	r3, [pc, #536]	; (800647c <_dtoa_r+0x64c>)
 8006262:	2200      	movs	r2, #0
 8006264:	f7fa f812 	bl	800028c <__adddf3>
 8006268:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800626c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006270:	9303      	str	r3, [sp, #12]
 8006272:	2e00      	cmp	r6, #0
 8006274:	d158      	bne.n	8006328 <_dtoa_r+0x4f8>
 8006276:	4b82      	ldr	r3, [pc, #520]	; (8006480 <_dtoa_r+0x650>)
 8006278:	2200      	movs	r2, #0
 800627a:	4640      	mov	r0, r8
 800627c:	4649      	mov	r1, r9
 800627e:	f7fa f803 	bl	8000288 <__aeabi_dsub>
 8006282:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006286:	4680      	mov	r8, r0
 8006288:	4689      	mov	r9, r1
 800628a:	f7fa fc45 	bl	8000b18 <__aeabi_dcmpgt>
 800628e:	2800      	cmp	r0, #0
 8006290:	f040 8296 	bne.w	80067c0 <_dtoa_r+0x990>
 8006294:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006298:	4640      	mov	r0, r8
 800629a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800629e:	4649      	mov	r1, r9
 80062a0:	f7fa fc1c 	bl	8000adc <__aeabi_dcmplt>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	f040 8289 	bne.w	80067bc <_dtoa_r+0x98c>
 80062aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80062ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f2c0 814e 	blt.w	8006552 <_dtoa_r+0x722>
 80062b6:	f1bb 0f0e 	cmp.w	fp, #14
 80062ba:	f300 814a 	bgt.w	8006552 <_dtoa_r+0x722>
 80062be:	4b6b      	ldr	r3, [pc, #428]	; (800646c <_dtoa_r+0x63c>)
 80062c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80062c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f280 80dc 	bge.w	8006488 <_dtoa_r+0x658>
 80062d0:	9b04      	ldr	r3, [sp, #16]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f300 80d8 	bgt.w	8006488 <_dtoa_r+0x658>
 80062d8:	f040 826f 	bne.w	80067ba <_dtoa_r+0x98a>
 80062dc:	4b68      	ldr	r3, [pc, #416]	; (8006480 <_dtoa_r+0x650>)
 80062de:	2200      	movs	r2, #0
 80062e0:	4640      	mov	r0, r8
 80062e2:	4649      	mov	r1, r9
 80062e4:	f7fa f988 	bl	80005f8 <__aeabi_dmul>
 80062e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062ec:	f7fa fc0a 	bl	8000b04 <__aeabi_dcmpge>
 80062f0:	9e04      	ldr	r6, [sp, #16]
 80062f2:	4637      	mov	r7, r6
 80062f4:	2800      	cmp	r0, #0
 80062f6:	f040 8245 	bne.w	8006784 <_dtoa_r+0x954>
 80062fa:	9d00      	ldr	r5, [sp, #0]
 80062fc:	2331      	movs	r3, #49	; 0x31
 80062fe:	f805 3b01 	strb.w	r3, [r5], #1
 8006302:	f10b 0b01 	add.w	fp, fp, #1
 8006306:	e241      	b.n	800678c <_dtoa_r+0x95c>
 8006308:	07f2      	lsls	r2, r6, #31
 800630a:	d505      	bpl.n	8006318 <_dtoa_r+0x4e8>
 800630c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006310:	f7fa f972 	bl	80005f8 <__aeabi_dmul>
 8006314:	3501      	adds	r5, #1
 8006316:	2301      	movs	r3, #1
 8006318:	1076      	asrs	r6, r6, #1
 800631a:	3708      	adds	r7, #8
 800631c:	e773      	b.n	8006206 <_dtoa_r+0x3d6>
 800631e:	2502      	movs	r5, #2
 8006320:	e775      	b.n	800620e <_dtoa_r+0x3de>
 8006322:	9e04      	ldr	r6, [sp, #16]
 8006324:	465f      	mov	r7, fp
 8006326:	e792      	b.n	800624e <_dtoa_r+0x41e>
 8006328:	9900      	ldr	r1, [sp, #0]
 800632a:	4b50      	ldr	r3, [pc, #320]	; (800646c <_dtoa_r+0x63c>)
 800632c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006330:	4431      	add	r1, r6
 8006332:	9102      	str	r1, [sp, #8]
 8006334:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006336:	eeb0 9a47 	vmov.f32	s18, s14
 800633a:	eef0 9a67 	vmov.f32	s19, s15
 800633e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006342:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006346:	2900      	cmp	r1, #0
 8006348:	d044      	beq.n	80063d4 <_dtoa_r+0x5a4>
 800634a:	494e      	ldr	r1, [pc, #312]	; (8006484 <_dtoa_r+0x654>)
 800634c:	2000      	movs	r0, #0
 800634e:	f7fa fa7d 	bl	800084c <__aeabi_ddiv>
 8006352:	ec53 2b19 	vmov	r2, r3, d9
 8006356:	f7f9 ff97 	bl	8000288 <__aeabi_dsub>
 800635a:	9d00      	ldr	r5, [sp, #0]
 800635c:	ec41 0b19 	vmov	d9, r0, r1
 8006360:	4649      	mov	r1, r9
 8006362:	4640      	mov	r0, r8
 8006364:	f7fa fbf8 	bl	8000b58 <__aeabi_d2iz>
 8006368:	4606      	mov	r6, r0
 800636a:	f7fa f8db 	bl	8000524 <__aeabi_i2d>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	4640      	mov	r0, r8
 8006374:	4649      	mov	r1, r9
 8006376:	f7f9 ff87 	bl	8000288 <__aeabi_dsub>
 800637a:	3630      	adds	r6, #48	; 0x30
 800637c:	f805 6b01 	strb.w	r6, [r5], #1
 8006380:	ec53 2b19 	vmov	r2, r3, d9
 8006384:	4680      	mov	r8, r0
 8006386:	4689      	mov	r9, r1
 8006388:	f7fa fba8 	bl	8000adc <__aeabi_dcmplt>
 800638c:	2800      	cmp	r0, #0
 800638e:	d164      	bne.n	800645a <_dtoa_r+0x62a>
 8006390:	4642      	mov	r2, r8
 8006392:	464b      	mov	r3, r9
 8006394:	4937      	ldr	r1, [pc, #220]	; (8006474 <_dtoa_r+0x644>)
 8006396:	2000      	movs	r0, #0
 8006398:	f7f9 ff76 	bl	8000288 <__aeabi_dsub>
 800639c:	ec53 2b19 	vmov	r2, r3, d9
 80063a0:	f7fa fb9c 	bl	8000adc <__aeabi_dcmplt>
 80063a4:	2800      	cmp	r0, #0
 80063a6:	f040 80b6 	bne.w	8006516 <_dtoa_r+0x6e6>
 80063aa:	9b02      	ldr	r3, [sp, #8]
 80063ac:	429d      	cmp	r5, r3
 80063ae:	f43f af7c 	beq.w	80062aa <_dtoa_r+0x47a>
 80063b2:	4b31      	ldr	r3, [pc, #196]	; (8006478 <_dtoa_r+0x648>)
 80063b4:	ec51 0b19 	vmov	r0, r1, d9
 80063b8:	2200      	movs	r2, #0
 80063ba:	f7fa f91d 	bl	80005f8 <__aeabi_dmul>
 80063be:	4b2e      	ldr	r3, [pc, #184]	; (8006478 <_dtoa_r+0x648>)
 80063c0:	ec41 0b19 	vmov	d9, r0, r1
 80063c4:	2200      	movs	r2, #0
 80063c6:	4640      	mov	r0, r8
 80063c8:	4649      	mov	r1, r9
 80063ca:	f7fa f915 	bl	80005f8 <__aeabi_dmul>
 80063ce:	4680      	mov	r8, r0
 80063d0:	4689      	mov	r9, r1
 80063d2:	e7c5      	b.n	8006360 <_dtoa_r+0x530>
 80063d4:	ec51 0b17 	vmov	r0, r1, d7
 80063d8:	f7fa f90e 	bl	80005f8 <__aeabi_dmul>
 80063dc:	9b02      	ldr	r3, [sp, #8]
 80063de:	9d00      	ldr	r5, [sp, #0]
 80063e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80063e2:	ec41 0b19 	vmov	d9, r0, r1
 80063e6:	4649      	mov	r1, r9
 80063e8:	4640      	mov	r0, r8
 80063ea:	f7fa fbb5 	bl	8000b58 <__aeabi_d2iz>
 80063ee:	4606      	mov	r6, r0
 80063f0:	f7fa f898 	bl	8000524 <__aeabi_i2d>
 80063f4:	3630      	adds	r6, #48	; 0x30
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	4640      	mov	r0, r8
 80063fc:	4649      	mov	r1, r9
 80063fe:	f7f9 ff43 	bl	8000288 <__aeabi_dsub>
 8006402:	f805 6b01 	strb.w	r6, [r5], #1
 8006406:	9b02      	ldr	r3, [sp, #8]
 8006408:	429d      	cmp	r5, r3
 800640a:	4680      	mov	r8, r0
 800640c:	4689      	mov	r9, r1
 800640e:	f04f 0200 	mov.w	r2, #0
 8006412:	d124      	bne.n	800645e <_dtoa_r+0x62e>
 8006414:	4b1b      	ldr	r3, [pc, #108]	; (8006484 <_dtoa_r+0x654>)
 8006416:	ec51 0b19 	vmov	r0, r1, d9
 800641a:	f7f9 ff37 	bl	800028c <__adddf3>
 800641e:	4602      	mov	r2, r0
 8006420:	460b      	mov	r3, r1
 8006422:	4640      	mov	r0, r8
 8006424:	4649      	mov	r1, r9
 8006426:	f7fa fb77 	bl	8000b18 <__aeabi_dcmpgt>
 800642a:	2800      	cmp	r0, #0
 800642c:	d173      	bne.n	8006516 <_dtoa_r+0x6e6>
 800642e:	ec53 2b19 	vmov	r2, r3, d9
 8006432:	4914      	ldr	r1, [pc, #80]	; (8006484 <_dtoa_r+0x654>)
 8006434:	2000      	movs	r0, #0
 8006436:	f7f9 ff27 	bl	8000288 <__aeabi_dsub>
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	4640      	mov	r0, r8
 8006440:	4649      	mov	r1, r9
 8006442:	f7fa fb4b 	bl	8000adc <__aeabi_dcmplt>
 8006446:	2800      	cmp	r0, #0
 8006448:	f43f af2f 	beq.w	80062aa <_dtoa_r+0x47a>
 800644c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800644e:	1e6b      	subs	r3, r5, #1
 8006450:	930f      	str	r3, [sp, #60]	; 0x3c
 8006452:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006456:	2b30      	cmp	r3, #48	; 0x30
 8006458:	d0f8      	beq.n	800644c <_dtoa_r+0x61c>
 800645a:	46bb      	mov	fp, r7
 800645c:	e04a      	b.n	80064f4 <_dtoa_r+0x6c4>
 800645e:	4b06      	ldr	r3, [pc, #24]	; (8006478 <_dtoa_r+0x648>)
 8006460:	f7fa f8ca 	bl	80005f8 <__aeabi_dmul>
 8006464:	4680      	mov	r8, r0
 8006466:	4689      	mov	r9, r1
 8006468:	e7bd      	b.n	80063e6 <_dtoa_r+0x5b6>
 800646a:	bf00      	nop
 800646c:	08009618 	.word	0x08009618
 8006470:	080095f0 	.word	0x080095f0
 8006474:	3ff00000 	.word	0x3ff00000
 8006478:	40240000 	.word	0x40240000
 800647c:	401c0000 	.word	0x401c0000
 8006480:	40140000 	.word	0x40140000
 8006484:	3fe00000 	.word	0x3fe00000
 8006488:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800648c:	9d00      	ldr	r5, [sp, #0]
 800648e:	4642      	mov	r2, r8
 8006490:	464b      	mov	r3, r9
 8006492:	4630      	mov	r0, r6
 8006494:	4639      	mov	r1, r7
 8006496:	f7fa f9d9 	bl	800084c <__aeabi_ddiv>
 800649a:	f7fa fb5d 	bl	8000b58 <__aeabi_d2iz>
 800649e:	9001      	str	r0, [sp, #4]
 80064a0:	f7fa f840 	bl	8000524 <__aeabi_i2d>
 80064a4:	4642      	mov	r2, r8
 80064a6:	464b      	mov	r3, r9
 80064a8:	f7fa f8a6 	bl	80005f8 <__aeabi_dmul>
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	4630      	mov	r0, r6
 80064b2:	4639      	mov	r1, r7
 80064b4:	f7f9 fee8 	bl	8000288 <__aeabi_dsub>
 80064b8:	9e01      	ldr	r6, [sp, #4]
 80064ba:	9f04      	ldr	r7, [sp, #16]
 80064bc:	3630      	adds	r6, #48	; 0x30
 80064be:	f805 6b01 	strb.w	r6, [r5], #1
 80064c2:	9e00      	ldr	r6, [sp, #0]
 80064c4:	1bae      	subs	r6, r5, r6
 80064c6:	42b7      	cmp	r7, r6
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	d134      	bne.n	8006538 <_dtoa_r+0x708>
 80064ce:	f7f9 fedd 	bl	800028c <__adddf3>
 80064d2:	4642      	mov	r2, r8
 80064d4:	464b      	mov	r3, r9
 80064d6:	4606      	mov	r6, r0
 80064d8:	460f      	mov	r7, r1
 80064da:	f7fa fb1d 	bl	8000b18 <__aeabi_dcmpgt>
 80064de:	b9c8      	cbnz	r0, 8006514 <_dtoa_r+0x6e4>
 80064e0:	4642      	mov	r2, r8
 80064e2:	464b      	mov	r3, r9
 80064e4:	4630      	mov	r0, r6
 80064e6:	4639      	mov	r1, r7
 80064e8:	f7fa faee 	bl	8000ac8 <__aeabi_dcmpeq>
 80064ec:	b110      	cbz	r0, 80064f4 <_dtoa_r+0x6c4>
 80064ee:	9b01      	ldr	r3, [sp, #4]
 80064f0:	07db      	lsls	r3, r3, #31
 80064f2:	d40f      	bmi.n	8006514 <_dtoa_r+0x6e4>
 80064f4:	4651      	mov	r1, sl
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 fbcc 	bl	8006c94 <_Bfree>
 80064fc:	2300      	movs	r3, #0
 80064fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006500:	702b      	strb	r3, [r5, #0]
 8006502:	f10b 0301 	add.w	r3, fp, #1
 8006506:	6013      	str	r3, [r2, #0]
 8006508:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800650a:	2b00      	cmp	r3, #0
 800650c:	f43f ace2 	beq.w	8005ed4 <_dtoa_r+0xa4>
 8006510:	601d      	str	r5, [r3, #0]
 8006512:	e4df      	b.n	8005ed4 <_dtoa_r+0xa4>
 8006514:	465f      	mov	r7, fp
 8006516:	462b      	mov	r3, r5
 8006518:	461d      	mov	r5, r3
 800651a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800651e:	2a39      	cmp	r2, #57	; 0x39
 8006520:	d106      	bne.n	8006530 <_dtoa_r+0x700>
 8006522:	9a00      	ldr	r2, [sp, #0]
 8006524:	429a      	cmp	r2, r3
 8006526:	d1f7      	bne.n	8006518 <_dtoa_r+0x6e8>
 8006528:	9900      	ldr	r1, [sp, #0]
 800652a:	2230      	movs	r2, #48	; 0x30
 800652c:	3701      	adds	r7, #1
 800652e:	700a      	strb	r2, [r1, #0]
 8006530:	781a      	ldrb	r2, [r3, #0]
 8006532:	3201      	adds	r2, #1
 8006534:	701a      	strb	r2, [r3, #0]
 8006536:	e790      	b.n	800645a <_dtoa_r+0x62a>
 8006538:	4ba3      	ldr	r3, [pc, #652]	; (80067c8 <_dtoa_r+0x998>)
 800653a:	2200      	movs	r2, #0
 800653c:	f7fa f85c 	bl	80005f8 <__aeabi_dmul>
 8006540:	2200      	movs	r2, #0
 8006542:	2300      	movs	r3, #0
 8006544:	4606      	mov	r6, r0
 8006546:	460f      	mov	r7, r1
 8006548:	f7fa fabe 	bl	8000ac8 <__aeabi_dcmpeq>
 800654c:	2800      	cmp	r0, #0
 800654e:	d09e      	beq.n	800648e <_dtoa_r+0x65e>
 8006550:	e7d0      	b.n	80064f4 <_dtoa_r+0x6c4>
 8006552:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006554:	2a00      	cmp	r2, #0
 8006556:	f000 80ca 	beq.w	80066ee <_dtoa_r+0x8be>
 800655a:	9a07      	ldr	r2, [sp, #28]
 800655c:	2a01      	cmp	r2, #1
 800655e:	f300 80ad 	bgt.w	80066bc <_dtoa_r+0x88c>
 8006562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006564:	2a00      	cmp	r2, #0
 8006566:	f000 80a5 	beq.w	80066b4 <_dtoa_r+0x884>
 800656a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800656e:	9e08      	ldr	r6, [sp, #32]
 8006570:	9d05      	ldr	r5, [sp, #20]
 8006572:	9a05      	ldr	r2, [sp, #20]
 8006574:	441a      	add	r2, r3
 8006576:	9205      	str	r2, [sp, #20]
 8006578:	9a06      	ldr	r2, [sp, #24]
 800657a:	2101      	movs	r1, #1
 800657c:	441a      	add	r2, r3
 800657e:	4620      	mov	r0, r4
 8006580:	9206      	str	r2, [sp, #24]
 8006582:	f000 fc87 	bl	8006e94 <__i2b>
 8006586:	4607      	mov	r7, r0
 8006588:	b165      	cbz	r5, 80065a4 <_dtoa_r+0x774>
 800658a:	9b06      	ldr	r3, [sp, #24]
 800658c:	2b00      	cmp	r3, #0
 800658e:	dd09      	ble.n	80065a4 <_dtoa_r+0x774>
 8006590:	42ab      	cmp	r3, r5
 8006592:	9a05      	ldr	r2, [sp, #20]
 8006594:	bfa8      	it	ge
 8006596:	462b      	movge	r3, r5
 8006598:	1ad2      	subs	r2, r2, r3
 800659a:	9205      	str	r2, [sp, #20]
 800659c:	9a06      	ldr	r2, [sp, #24]
 800659e:	1aed      	subs	r5, r5, r3
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	9306      	str	r3, [sp, #24]
 80065a4:	9b08      	ldr	r3, [sp, #32]
 80065a6:	b1f3      	cbz	r3, 80065e6 <_dtoa_r+0x7b6>
 80065a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 80a3 	beq.w	80066f6 <_dtoa_r+0x8c6>
 80065b0:	2e00      	cmp	r6, #0
 80065b2:	dd10      	ble.n	80065d6 <_dtoa_r+0x7a6>
 80065b4:	4639      	mov	r1, r7
 80065b6:	4632      	mov	r2, r6
 80065b8:	4620      	mov	r0, r4
 80065ba:	f000 fd2b 	bl	8007014 <__pow5mult>
 80065be:	4652      	mov	r2, sl
 80065c0:	4601      	mov	r1, r0
 80065c2:	4607      	mov	r7, r0
 80065c4:	4620      	mov	r0, r4
 80065c6:	f000 fc7b 	bl	8006ec0 <__multiply>
 80065ca:	4651      	mov	r1, sl
 80065cc:	4680      	mov	r8, r0
 80065ce:	4620      	mov	r0, r4
 80065d0:	f000 fb60 	bl	8006c94 <_Bfree>
 80065d4:	46c2      	mov	sl, r8
 80065d6:	9b08      	ldr	r3, [sp, #32]
 80065d8:	1b9a      	subs	r2, r3, r6
 80065da:	d004      	beq.n	80065e6 <_dtoa_r+0x7b6>
 80065dc:	4651      	mov	r1, sl
 80065de:	4620      	mov	r0, r4
 80065e0:	f000 fd18 	bl	8007014 <__pow5mult>
 80065e4:	4682      	mov	sl, r0
 80065e6:	2101      	movs	r1, #1
 80065e8:	4620      	mov	r0, r4
 80065ea:	f000 fc53 	bl	8006e94 <__i2b>
 80065ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	4606      	mov	r6, r0
 80065f4:	f340 8081 	ble.w	80066fa <_dtoa_r+0x8ca>
 80065f8:	461a      	mov	r2, r3
 80065fa:	4601      	mov	r1, r0
 80065fc:	4620      	mov	r0, r4
 80065fe:	f000 fd09 	bl	8007014 <__pow5mult>
 8006602:	9b07      	ldr	r3, [sp, #28]
 8006604:	2b01      	cmp	r3, #1
 8006606:	4606      	mov	r6, r0
 8006608:	dd7a      	ble.n	8006700 <_dtoa_r+0x8d0>
 800660a:	f04f 0800 	mov.w	r8, #0
 800660e:	6933      	ldr	r3, [r6, #16]
 8006610:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006614:	6918      	ldr	r0, [r3, #16]
 8006616:	f000 fbef 	bl	8006df8 <__hi0bits>
 800661a:	f1c0 0020 	rsb	r0, r0, #32
 800661e:	9b06      	ldr	r3, [sp, #24]
 8006620:	4418      	add	r0, r3
 8006622:	f010 001f 	ands.w	r0, r0, #31
 8006626:	f000 8094 	beq.w	8006752 <_dtoa_r+0x922>
 800662a:	f1c0 0320 	rsb	r3, r0, #32
 800662e:	2b04      	cmp	r3, #4
 8006630:	f340 8085 	ble.w	800673e <_dtoa_r+0x90e>
 8006634:	9b05      	ldr	r3, [sp, #20]
 8006636:	f1c0 001c 	rsb	r0, r0, #28
 800663a:	4403      	add	r3, r0
 800663c:	9305      	str	r3, [sp, #20]
 800663e:	9b06      	ldr	r3, [sp, #24]
 8006640:	4403      	add	r3, r0
 8006642:	4405      	add	r5, r0
 8006644:	9306      	str	r3, [sp, #24]
 8006646:	9b05      	ldr	r3, [sp, #20]
 8006648:	2b00      	cmp	r3, #0
 800664a:	dd05      	ble.n	8006658 <_dtoa_r+0x828>
 800664c:	4651      	mov	r1, sl
 800664e:	461a      	mov	r2, r3
 8006650:	4620      	mov	r0, r4
 8006652:	f000 fd39 	bl	80070c8 <__lshift>
 8006656:	4682      	mov	sl, r0
 8006658:	9b06      	ldr	r3, [sp, #24]
 800665a:	2b00      	cmp	r3, #0
 800665c:	dd05      	ble.n	800666a <_dtoa_r+0x83a>
 800665e:	4631      	mov	r1, r6
 8006660:	461a      	mov	r2, r3
 8006662:	4620      	mov	r0, r4
 8006664:	f000 fd30 	bl	80070c8 <__lshift>
 8006668:	4606      	mov	r6, r0
 800666a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800666c:	2b00      	cmp	r3, #0
 800666e:	d072      	beq.n	8006756 <_dtoa_r+0x926>
 8006670:	4631      	mov	r1, r6
 8006672:	4650      	mov	r0, sl
 8006674:	f000 fd94 	bl	80071a0 <__mcmp>
 8006678:	2800      	cmp	r0, #0
 800667a:	da6c      	bge.n	8006756 <_dtoa_r+0x926>
 800667c:	2300      	movs	r3, #0
 800667e:	4651      	mov	r1, sl
 8006680:	220a      	movs	r2, #10
 8006682:	4620      	mov	r0, r4
 8006684:	f000 fb28 	bl	8006cd8 <__multadd>
 8006688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800668a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800668e:	4682      	mov	sl, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 81b0 	beq.w	80069f6 <_dtoa_r+0xbc6>
 8006696:	2300      	movs	r3, #0
 8006698:	4639      	mov	r1, r7
 800669a:	220a      	movs	r2, #10
 800669c:	4620      	mov	r0, r4
 800669e:	f000 fb1b 	bl	8006cd8 <__multadd>
 80066a2:	9b01      	ldr	r3, [sp, #4]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	4607      	mov	r7, r0
 80066a8:	f300 8096 	bgt.w	80067d8 <_dtoa_r+0x9a8>
 80066ac:	9b07      	ldr	r3, [sp, #28]
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	dc59      	bgt.n	8006766 <_dtoa_r+0x936>
 80066b2:	e091      	b.n	80067d8 <_dtoa_r+0x9a8>
 80066b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066ba:	e758      	b.n	800656e <_dtoa_r+0x73e>
 80066bc:	9b04      	ldr	r3, [sp, #16]
 80066be:	1e5e      	subs	r6, r3, #1
 80066c0:	9b08      	ldr	r3, [sp, #32]
 80066c2:	42b3      	cmp	r3, r6
 80066c4:	bfbf      	itttt	lt
 80066c6:	9b08      	ldrlt	r3, [sp, #32]
 80066c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80066ca:	9608      	strlt	r6, [sp, #32]
 80066cc:	1af3      	sublt	r3, r6, r3
 80066ce:	bfb4      	ite	lt
 80066d0:	18d2      	addlt	r2, r2, r3
 80066d2:	1b9e      	subge	r6, r3, r6
 80066d4:	9b04      	ldr	r3, [sp, #16]
 80066d6:	bfbc      	itt	lt
 80066d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80066da:	2600      	movlt	r6, #0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	bfb7      	itett	lt
 80066e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80066e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80066e8:	1a9d      	sublt	r5, r3, r2
 80066ea:	2300      	movlt	r3, #0
 80066ec:	e741      	b.n	8006572 <_dtoa_r+0x742>
 80066ee:	9e08      	ldr	r6, [sp, #32]
 80066f0:	9d05      	ldr	r5, [sp, #20]
 80066f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066f4:	e748      	b.n	8006588 <_dtoa_r+0x758>
 80066f6:	9a08      	ldr	r2, [sp, #32]
 80066f8:	e770      	b.n	80065dc <_dtoa_r+0x7ac>
 80066fa:	9b07      	ldr	r3, [sp, #28]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	dc19      	bgt.n	8006734 <_dtoa_r+0x904>
 8006700:	9b02      	ldr	r3, [sp, #8]
 8006702:	b9bb      	cbnz	r3, 8006734 <_dtoa_r+0x904>
 8006704:	9b03      	ldr	r3, [sp, #12]
 8006706:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800670a:	b99b      	cbnz	r3, 8006734 <_dtoa_r+0x904>
 800670c:	9b03      	ldr	r3, [sp, #12]
 800670e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006712:	0d1b      	lsrs	r3, r3, #20
 8006714:	051b      	lsls	r3, r3, #20
 8006716:	b183      	cbz	r3, 800673a <_dtoa_r+0x90a>
 8006718:	9b05      	ldr	r3, [sp, #20]
 800671a:	3301      	adds	r3, #1
 800671c:	9305      	str	r3, [sp, #20]
 800671e:	9b06      	ldr	r3, [sp, #24]
 8006720:	3301      	adds	r3, #1
 8006722:	9306      	str	r3, [sp, #24]
 8006724:	f04f 0801 	mov.w	r8, #1
 8006728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672a:	2b00      	cmp	r3, #0
 800672c:	f47f af6f 	bne.w	800660e <_dtoa_r+0x7de>
 8006730:	2001      	movs	r0, #1
 8006732:	e774      	b.n	800661e <_dtoa_r+0x7ee>
 8006734:	f04f 0800 	mov.w	r8, #0
 8006738:	e7f6      	b.n	8006728 <_dtoa_r+0x8f8>
 800673a:	4698      	mov	r8, r3
 800673c:	e7f4      	b.n	8006728 <_dtoa_r+0x8f8>
 800673e:	d082      	beq.n	8006646 <_dtoa_r+0x816>
 8006740:	9a05      	ldr	r2, [sp, #20]
 8006742:	331c      	adds	r3, #28
 8006744:	441a      	add	r2, r3
 8006746:	9205      	str	r2, [sp, #20]
 8006748:	9a06      	ldr	r2, [sp, #24]
 800674a:	441a      	add	r2, r3
 800674c:	441d      	add	r5, r3
 800674e:	9206      	str	r2, [sp, #24]
 8006750:	e779      	b.n	8006646 <_dtoa_r+0x816>
 8006752:	4603      	mov	r3, r0
 8006754:	e7f4      	b.n	8006740 <_dtoa_r+0x910>
 8006756:	9b04      	ldr	r3, [sp, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	dc37      	bgt.n	80067cc <_dtoa_r+0x99c>
 800675c:	9b07      	ldr	r3, [sp, #28]
 800675e:	2b02      	cmp	r3, #2
 8006760:	dd34      	ble.n	80067cc <_dtoa_r+0x99c>
 8006762:	9b04      	ldr	r3, [sp, #16]
 8006764:	9301      	str	r3, [sp, #4]
 8006766:	9b01      	ldr	r3, [sp, #4]
 8006768:	b963      	cbnz	r3, 8006784 <_dtoa_r+0x954>
 800676a:	4631      	mov	r1, r6
 800676c:	2205      	movs	r2, #5
 800676e:	4620      	mov	r0, r4
 8006770:	f000 fab2 	bl	8006cd8 <__multadd>
 8006774:	4601      	mov	r1, r0
 8006776:	4606      	mov	r6, r0
 8006778:	4650      	mov	r0, sl
 800677a:	f000 fd11 	bl	80071a0 <__mcmp>
 800677e:	2800      	cmp	r0, #0
 8006780:	f73f adbb 	bgt.w	80062fa <_dtoa_r+0x4ca>
 8006784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006786:	9d00      	ldr	r5, [sp, #0]
 8006788:	ea6f 0b03 	mvn.w	fp, r3
 800678c:	f04f 0800 	mov.w	r8, #0
 8006790:	4631      	mov	r1, r6
 8006792:	4620      	mov	r0, r4
 8006794:	f000 fa7e 	bl	8006c94 <_Bfree>
 8006798:	2f00      	cmp	r7, #0
 800679a:	f43f aeab 	beq.w	80064f4 <_dtoa_r+0x6c4>
 800679e:	f1b8 0f00 	cmp.w	r8, #0
 80067a2:	d005      	beq.n	80067b0 <_dtoa_r+0x980>
 80067a4:	45b8      	cmp	r8, r7
 80067a6:	d003      	beq.n	80067b0 <_dtoa_r+0x980>
 80067a8:	4641      	mov	r1, r8
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 fa72 	bl	8006c94 <_Bfree>
 80067b0:	4639      	mov	r1, r7
 80067b2:	4620      	mov	r0, r4
 80067b4:	f000 fa6e 	bl	8006c94 <_Bfree>
 80067b8:	e69c      	b.n	80064f4 <_dtoa_r+0x6c4>
 80067ba:	2600      	movs	r6, #0
 80067bc:	4637      	mov	r7, r6
 80067be:	e7e1      	b.n	8006784 <_dtoa_r+0x954>
 80067c0:	46bb      	mov	fp, r7
 80067c2:	4637      	mov	r7, r6
 80067c4:	e599      	b.n	80062fa <_dtoa_r+0x4ca>
 80067c6:	bf00      	nop
 80067c8:	40240000 	.word	0x40240000
 80067cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f000 80c8 	beq.w	8006964 <_dtoa_r+0xb34>
 80067d4:	9b04      	ldr	r3, [sp, #16]
 80067d6:	9301      	str	r3, [sp, #4]
 80067d8:	2d00      	cmp	r5, #0
 80067da:	dd05      	ble.n	80067e8 <_dtoa_r+0x9b8>
 80067dc:	4639      	mov	r1, r7
 80067de:	462a      	mov	r2, r5
 80067e0:	4620      	mov	r0, r4
 80067e2:	f000 fc71 	bl	80070c8 <__lshift>
 80067e6:	4607      	mov	r7, r0
 80067e8:	f1b8 0f00 	cmp.w	r8, #0
 80067ec:	d05b      	beq.n	80068a6 <_dtoa_r+0xa76>
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	4620      	mov	r0, r4
 80067f2:	f000 fa0f 	bl	8006c14 <_Balloc>
 80067f6:	4605      	mov	r5, r0
 80067f8:	b928      	cbnz	r0, 8006806 <_dtoa_r+0x9d6>
 80067fa:	4b83      	ldr	r3, [pc, #524]	; (8006a08 <_dtoa_r+0xbd8>)
 80067fc:	4602      	mov	r2, r0
 80067fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006802:	f7ff bb2e 	b.w	8005e62 <_dtoa_r+0x32>
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	3202      	adds	r2, #2
 800680a:	0092      	lsls	r2, r2, #2
 800680c:	f107 010c 	add.w	r1, r7, #12
 8006810:	300c      	adds	r0, #12
 8006812:	f001 ff85 	bl	8008720 <memcpy>
 8006816:	2201      	movs	r2, #1
 8006818:	4629      	mov	r1, r5
 800681a:	4620      	mov	r0, r4
 800681c:	f000 fc54 	bl	80070c8 <__lshift>
 8006820:	9b00      	ldr	r3, [sp, #0]
 8006822:	3301      	adds	r3, #1
 8006824:	9304      	str	r3, [sp, #16]
 8006826:	e9dd 2300 	ldrd	r2, r3, [sp]
 800682a:	4413      	add	r3, r2
 800682c:	9308      	str	r3, [sp, #32]
 800682e:	9b02      	ldr	r3, [sp, #8]
 8006830:	f003 0301 	and.w	r3, r3, #1
 8006834:	46b8      	mov	r8, r7
 8006836:	9306      	str	r3, [sp, #24]
 8006838:	4607      	mov	r7, r0
 800683a:	9b04      	ldr	r3, [sp, #16]
 800683c:	4631      	mov	r1, r6
 800683e:	3b01      	subs	r3, #1
 8006840:	4650      	mov	r0, sl
 8006842:	9301      	str	r3, [sp, #4]
 8006844:	f7ff fa6a 	bl	8005d1c <quorem>
 8006848:	4641      	mov	r1, r8
 800684a:	9002      	str	r0, [sp, #8]
 800684c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006850:	4650      	mov	r0, sl
 8006852:	f000 fca5 	bl	80071a0 <__mcmp>
 8006856:	463a      	mov	r2, r7
 8006858:	9005      	str	r0, [sp, #20]
 800685a:	4631      	mov	r1, r6
 800685c:	4620      	mov	r0, r4
 800685e:	f000 fcbb 	bl	80071d8 <__mdiff>
 8006862:	68c2      	ldr	r2, [r0, #12]
 8006864:	4605      	mov	r5, r0
 8006866:	bb02      	cbnz	r2, 80068aa <_dtoa_r+0xa7a>
 8006868:	4601      	mov	r1, r0
 800686a:	4650      	mov	r0, sl
 800686c:	f000 fc98 	bl	80071a0 <__mcmp>
 8006870:	4602      	mov	r2, r0
 8006872:	4629      	mov	r1, r5
 8006874:	4620      	mov	r0, r4
 8006876:	9209      	str	r2, [sp, #36]	; 0x24
 8006878:	f000 fa0c 	bl	8006c94 <_Bfree>
 800687c:	9b07      	ldr	r3, [sp, #28]
 800687e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006880:	9d04      	ldr	r5, [sp, #16]
 8006882:	ea43 0102 	orr.w	r1, r3, r2
 8006886:	9b06      	ldr	r3, [sp, #24]
 8006888:	4319      	orrs	r1, r3
 800688a:	d110      	bne.n	80068ae <_dtoa_r+0xa7e>
 800688c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006890:	d029      	beq.n	80068e6 <_dtoa_r+0xab6>
 8006892:	9b05      	ldr	r3, [sp, #20]
 8006894:	2b00      	cmp	r3, #0
 8006896:	dd02      	ble.n	800689e <_dtoa_r+0xa6e>
 8006898:	9b02      	ldr	r3, [sp, #8]
 800689a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	f883 9000 	strb.w	r9, [r3]
 80068a4:	e774      	b.n	8006790 <_dtoa_r+0x960>
 80068a6:	4638      	mov	r0, r7
 80068a8:	e7ba      	b.n	8006820 <_dtoa_r+0x9f0>
 80068aa:	2201      	movs	r2, #1
 80068ac:	e7e1      	b.n	8006872 <_dtoa_r+0xa42>
 80068ae:	9b05      	ldr	r3, [sp, #20]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	db04      	blt.n	80068be <_dtoa_r+0xa8e>
 80068b4:	9907      	ldr	r1, [sp, #28]
 80068b6:	430b      	orrs	r3, r1
 80068b8:	9906      	ldr	r1, [sp, #24]
 80068ba:	430b      	orrs	r3, r1
 80068bc:	d120      	bne.n	8006900 <_dtoa_r+0xad0>
 80068be:	2a00      	cmp	r2, #0
 80068c0:	dded      	ble.n	800689e <_dtoa_r+0xa6e>
 80068c2:	4651      	mov	r1, sl
 80068c4:	2201      	movs	r2, #1
 80068c6:	4620      	mov	r0, r4
 80068c8:	f000 fbfe 	bl	80070c8 <__lshift>
 80068cc:	4631      	mov	r1, r6
 80068ce:	4682      	mov	sl, r0
 80068d0:	f000 fc66 	bl	80071a0 <__mcmp>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	dc03      	bgt.n	80068e0 <_dtoa_r+0xab0>
 80068d8:	d1e1      	bne.n	800689e <_dtoa_r+0xa6e>
 80068da:	f019 0f01 	tst.w	r9, #1
 80068de:	d0de      	beq.n	800689e <_dtoa_r+0xa6e>
 80068e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068e4:	d1d8      	bne.n	8006898 <_dtoa_r+0xa68>
 80068e6:	9a01      	ldr	r2, [sp, #4]
 80068e8:	2339      	movs	r3, #57	; 0x39
 80068ea:	7013      	strb	r3, [r2, #0]
 80068ec:	462b      	mov	r3, r5
 80068ee:	461d      	mov	r5, r3
 80068f0:	3b01      	subs	r3, #1
 80068f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80068f6:	2a39      	cmp	r2, #57	; 0x39
 80068f8:	d06c      	beq.n	80069d4 <_dtoa_r+0xba4>
 80068fa:	3201      	adds	r2, #1
 80068fc:	701a      	strb	r2, [r3, #0]
 80068fe:	e747      	b.n	8006790 <_dtoa_r+0x960>
 8006900:	2a00      	cmp	r2, #0
 8006902:	dd07      	ble.n	8006914 <_dtoa_r+0xae4>
 8006904:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006908:	d0ed      	beq.n	80068e6 <_dtoa_r+0xab6>
 800690a:	9a01      	ldr	r2, [sp, #4]
 800690c:	f109 0301 	add.w	r3, r9, #1
 8006910:	7013      	strb	r3, [r2, #0]
 8006912:	e73d      	b.n	8006790 <_dtoa_r+0x960>
 8006914:	9b04      	ldr	r3, [sp, #16]
 8006916:	9a08      	ldr	r2, [sp, #32]
 8006918:	f803 9c01 	strb.w	r9, [r3, #-1]
 800691c:	4293      	cmp	r3, r2
 800691e:	d043      	beq.n	80069a8 <_dtoa_r+0xb78>
 8006920:	4651      	mov	r1, sl
 8006922:	2300      	movs	r3, #0
 8006924:	220a      	movs	r2, #10
 8006926:	4620      	mov	r0, r4
 8006928:	f000 f9d6 	bl	8006cd8 <__multadd>
 800692c:	45b8      	cmp	r8, r7
 800692e:	4682      	mov	sl, r0
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	f04f 020a 	mov.w	r2, #10
 8006938:	4641      	mov	r1, r8
 800693a:	4620      	mov	r0, r4
 800693c:	d107      	bne.n	800694e <_dtoa_r+0xb1e>
 800693e:	f000 f9cb 	bl	8006cd8 <__multadd>
 8006942:	4680      	mov	r8, r0
 8006944:	4607      	mov	r7, r0
 8006946:	9b04      	ldr	r3, [sp, #16]
 8006948:	3301      	adds	r3, #1
 800694a:	9304      	str	r3, [sp, #16]
 800694c:	e775      	b.n	800683a <_dtoa_r+0xa0a>
 800694e:	f000 f9c3 	bl	8006cd8 <__multadd>
 8006952:	4639      	mov	r1, r7
 8006954:	4680      	mov	r8, r0
 8006956:	2300      	movs	r3, #0
 8006958:	220a      	movs	r2, #10
 800695a:	4620      	mov	r0, r4
 800695c:	f000 f9bc 	bl	8006cd8 <__multadd>
 8006960:	4607      	mov	r7, r0
 8006962:	e7f0      	b.n	8006946 <_dtoa_r+0xb16>
 8006964:	9b04      	ldr	r3, [sp, #16]
 8006966:	9301      	str	r3, [sp, #4]
 8006968:	9d00      	ldr	r5, [sp, #0]
 800696a:	4631      	mov	r1, r6
 800696c:	4650      	mov	r0, sl
 800696e:	f7ff f9d5 	bl	8005d1c <quorem>
 8006972:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006976:	9b00      	ldr	r3, [sp, #0]
 8006978:	f805 9b01 	strb.w	r9, [r5], #1
 800697c:	1aea      	subs	r2, r5, r3
 800697e:	9b01      	ldr	r3, [sp, #4]
 8006980:	4293      	cmp	r3, r2
 8006982:	dd07      	ble.n	8006994 <_dtoa_r+0xb64>
 8006984:	4651      	mov	r1, sl
 8006986:	2300      	movs	r3, #0
 8006988:	220a      	movs	r2, #10
 800698a:	4620      	mov	r0, r4
 800698c:	f000 f9a4 	bl	8006cd8 <__multadd>
 8006990:	4682      	mov	sl, r0
 8006992:	e7ea      	b.n	800696a <_dtoa_r+0xb3a>
 8006994:	9b01      	ldr	r3, [sp, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	bfc8      	it	gt
 800699a:	461d      	movgt	r5, r3
 800699c:	9b00      	ldr	r3, [sp, #0]
 800699e:	bfd8      	it	le
 80069a0:	2501      	movle	r5, #1
 80069a2:	441d      	add	r5, r3
 80069a4:	f04f 0800 	mov.w	r8, #0
 80069a8:	4651      	mov	r1, sl
 80069aa:	2201      	movs	r2, #1
 80069ac:	4620      	mov	r0, r4
 80069ae:	f000 fb8b 	bl	80070c8 <__lshift>
 80069b2:	4631      	mov	r1, r6
 80069b4:	4682      	mov	sl, r0
 80069b6:	f000 fbf3 	bl	80071a0 <__mcmp>
 80069ba:	2800      	cmp	r0, #0
 80069bc:	dc96      	bgt.n	80068ec <_dtoa_r+0xabc>
 80069be:	d102      	bne.n	80069c6 <_dtoa_r+0xb96>
 80069c0:	f019 0f01 	tst.w	r9, #1
 80069c4:	d192      	bne.n	80068ec <_dtoa_r+0xabc>
 80069c6:	462b      	mov	r3, r5
 80069c8:	461d      	mov	r5, r3
 80069ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069ce:	2a30      	cmp	r2, #48	; 0x30
 80069d0:	d0fa      	beq.n	80069c8 <_dtoa_r+0xb98>
 80069d2:	e6dd      	b.n	8006790 <_dtoa_r+0x960>
 80069d4:	9a00      	ldr	r2, [sp, #0]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d189      	bne.n	80068ee <_dtoa_r+0xabe>
 80069da:	f10b 0b01 	add.w	fp, fp, #1
 80069de:	2331      	movs	r3, #49	; 0x31
 80069e0:	e796      	b.n	8006910 <_dtoa_r+0xae0>
 80069e2:	4b0a      	ldr	r3, [pc, #40]	; (8006a0c <_dtoa_r+0xbdc>)
 80069e4:	f7ff ba99 	b.w	8005f1a <_dtoa_r+0xea>
 80069e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f47f aa6d 	bne.w	8005eca <_dtoa_r+0x9a>
 80069f0:	4b07      	ldr	r3, [pc, #28]	; (8006a10 <_dtoa_r+0xbe0>)
 80069f2:	f7ff ba92 	b.w	8005f1a <_dtoa_r+0xea>
 80069f6:	9b01      	ldr	r3, [sp, #4]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	dcb5      	bgt.n	8006968 <_dtoa_r+0xb38>
 80069fc:	9b07      	ldr	r3, [sp, #28]
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	f73f aeb1 	bgt.w	8006766 <_dtoa_r+0x936>
 8006a04:	e7b0      	b.n	8006968 <_dtoa_r+0xb38>
 8006a06:	bf00      	nop
 8006a08:	08009585 	.word	0x08009585
 8006a0c:	080094e0 	.word	0x080094e0
 8006a10:	08009509 	.word	0x08009509

08006a14 <_free_r>:
 8006a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a16:	2900      	cmp	r1, #0
 8006a18:	d044      	beq.n	8006aa4 <_free_r+0x90>
 8006a1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a1e:	9001      	str	r0, [sp, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f1a1 0404 	sub.w	r4, r1, #4
 8006a26:	bfb8      	it	lt
 8006a28:	18e4      	addlt	r4, r4, r3
 8006a2a:	f000 f8e7 	bl	8006bfc <__malloc_lock>
 8006a2e:	4a1e      	ldr	r2, [pc, #120]	; (8006aa8 <_free_r+0x94>)
 8006a30:	9801      	ldr	r0, [sp, #4]
 8006a32:	6813      	ldr	r3, [r2, #0]
 8006a34:	b933      	cbnz	r3, 8006a44 <_free_r+0x30>
 8006a36:	6063      	str	r3, [r4, #4]
 8006a38:	6014      	str	r4, [r2, #0]
 8006a3a:	b003      	add	sp, #12
 8006a3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a40:	f000 b8e2 	b.w	8006c08 <__malloc_unlock>
 8006a44:	42a3      	cmp	r3, r4
 8006a46:	d908      	bls.n	8006a5a <_free_r+0x46>
 8006a48:	6825      	ldr	r5, [r4, #0]
 8006a4a:	1961      	adds	r1, r4, r5
 8006a4c:	428b      	cmp	r3, r1
 8006a4e:	bf01      	itttt	eq
 8006a50:	6819      	ldreq	r1, [r3, #0]
 8006a52:	685b      	ldreq	r3, [r3, #4]
 8006a54:	1949      	addeq	r1, r1, r5
 8006a56:	6021      	streq	r1, [r4, #0]
 8006a58:	e7ed      	b.n	8006a36 <_free_r+0x22>
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	b10b      	cbz	r3, 8006a64 <_free_r+0x50>
 8006a60:	42a3      	cmp	r3, r4
 8006a62:	d9fa      	bls.n	8006a5a <_free_r+0x46>
 8006a64:	6811      	ldr	r1, [r2, #0]
 8006a66:	1855      	adds	r5, r2, r1
 8006a68:	42a5      	cmp	r5, r4
 8006a6a:	d10b      	bne.n	8006a84 <_free_r+0x70>
 8006a6c:	6824      	ldr	r4, [r4, #0]
 8006a6e:	4421      	add	r1, r4
 8006a70:	1854      	adds	r4, r2, r1
 8006a72:	42a3      	cmp	r3, r4
 8006a74:	6011      	str	r1, [r2, #0]
 8006a76:	d1e0      	bne.n	8006a3a <_free_r+0x26>
 8006a78:	681c      	ldr	r4, [r3, #0]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	6053      	str	r3, [r2, #4]
 8006a7e:	440c      	add	r4, r1
 8006a80:	6014      	str	r4, [r2, #0]
 8006a82:	e7da      	b.n	8006a3a <_free_r+0x26>
 8006a84:	d902      	bls.n	8006a8c <_free_r+0x78>
 8006a86:	230c      	movs	r3, #12
 8006a88:	6003      	str	r3, [r0, #0]
 8006a8a:	e7d6      	b.n	8006a3a <_free_r+0x26>
 8006a8c:	6825      	ldr	r5, [r4, #0]
 8006a8e:	1961      	adds	r1, r4, r5
 8006a90:	428b      	cmp	r3, r1
 8006a92:	bf04      	itt	eq
 8006a94:	6819      	ldreq	r1, [r3, #0]
 8006a96:	685b      	ldreq	r3, [r3, #4]
 8006a98:	6063      	str	r3, [r4, #4]
 8006a9a:	bf04      	itt	eq
 8006a9c:	1949      	addeq	r1, r1, r5
 8006a9e:	6021      	streq	r1, [r4, #0]
 8006aa0:	6054      	str	r4, [r2, #4]
 8006aa2:	e7ca      	b.n	8006a3a <_free_r+0x26>
 8006aa4:	b003      	add	sp, #12
 8006aa6:	bd30      	pop	{r4, r5, pc}
 8006aa8:	2000090c 	.word	0x2000090c

08006aac <malloc>:
 8006aac:	4b02      	ldr	r3, [pc, #8]	; (8006ab8 <malloc+0xc>)
 8006aae:	4601      	mov	r1, r0
 8006ab0:	6818      	ldr	r0, [r3, #0]
 8006ab2:	f000 b823 	b.w	8006afc <_malloc_r>
 8006ab6:	bf00      	nop
 8006ab8:	200001f4 	.word	0x200001f4

08006abc <sbrk_aligned>:
 8006abc:	b570      	push	{r4, r5, r6, lr}
 8006abe:	4e0e      	ldr	r6, [pc, #56]	; (8006af8 <sbrk_aligned+0x3c>)
 8006ac0:	460c      	mov	r4, r1
 8006ac2:	6831      	ldr	r1, [r6, #0]
 8006ac4:	4605      	mov	r5, r0
 8006ac6:	b911      	cbnz	r1, 8006ace <sbrk_aligned+0x12>
 8006ac8:	f001 fe1a 	bl	8008700 <_sbrk_r>
 8006acc:	6030      	str	r0, [r6, #0]
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f001 fe15 	bl	8008700 <_sbrk_r>
 8006ad6:	1c43      	adds	r3, r0, #1
 8006ad8:	d00a      	beq.n	8006af0 <sbrk_aligned+0x34>
 8006ada:	1cc4      	adds	r4, r0, #3
 8006adc:	f024 0403 	bic.w	r4, r4, #3
 8006ae0:	42a0      	cmp	r0, r4
 8006ae2:	d007      	beq.n	8006af4 <sbrk_aligned+0x38>
 8006ae4:	1a21      	subs	r1, r4, r0
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	f001 fe0a 	bl	8008700 <_sbrk_r>
 8006aec:	3001      	adds	r0, #1
 8006aee:	d101      	bne.n	8006af4 <sbrk_aligned+0x38>
 8006af0:	f04f 34ff 	mov.w	r4, #4294967295
 8006af4:	4620      	mov	r0, r4
 8006af6:	bd70      	pop	{r4, r5, r6, pc}
 8006af8:	20000910 	.word	0x20000910

08006afc <_malloc_r>:
 8006afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b00:	1ccd      	adds	r5, r1, #3
 8006b02:	f025 0503 	bic.w	r5, r5, #3
 8006b06:	3508      	adds	r5, #8
 8006b08:	2d0c      	cmp	r5, #12
 8006b0a:	bf38      	it	cc
 8006b0c:	250c      	movcc	r5, #12
 8006b0e:	2d00      	cmp	r5, #0
 8006b10:	4607      	mov	r7, r0
 8006b12:	db01      	blt.n	8006b18 <_malloc_r+0x1c>
 8006b14:	42a9      	cmp	r1, r5
 8006b16:	d905      	bls.n	8006b24 <_malloc_r+0x28>
 8006b18:	230c      	movs	r3, #12
 8006b1a:	603b      	str	r3, [r7, #0]
 8006b1c:	2600      	movs	r6, #0
 8006b1e:	4630      	mov	r0, r6
 8006b20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006bf8 <_malloc_r+0xfc>
 8006b28:	f000 f868 	bl	8006bfc <__malloc_lock>
 8006b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b30:	461c      	mov	r4, r3
 8006b32:	bb5c      	cbnz	r4, 8006b8c <_malloc_r+0x90>
 8006b34:	4629      	mov	r1, r5
 8006b36:	4638      	mov	r0, r7
 8006b38:	f7ff ffc0 	bl	8006abc <sbrk_aligned>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	4604      	mov	r4, r0
 8006b40:	d155      	bne.n	8006bee <_malloc_r+0xf2>
 8006b42:	f8d8 4000 	ldr.w	r4, [r8]
 8006b46:	4626      	mov	r6, r4
 8006b48:	2e00      	cmp	r6, #0
 8006b4a:	d145      	bne.n	8006bd8 <_malloc_r+0xdc>
 8006b4c:	2c00      	cmp	r4, #0
 8006b4e:	d048      	beq.n	8006be2 <_malloc_r+0xe6>
 8006b50:	6823      	ldr	r3, [r4, #0]
 8006b52:	4631      	mov	r1, r6
 8006b54:	4638      	mov	r0, r7
 8006b56:	eb04 0903 	add.w	r9, r4, r3
 8006b5a:	f001 fdd1 	bl	8008700 <_sbrk_r>
 8006b5e:	4581      	cmp	r9, r0
 8006b60:	d13f      	bne.n	8006be2 <_malloc_r+0xe6>
 8006b62:	6821      	ldr	r1, [r4, #0]
 8006b64:	1a6d      	subs	r5, r5, r1
 8006b66:	4629      	mov	r1, r5
 8006b68:	4638      	mov	r0, r7
 8006b6a:	f7ff ffa7 	bl	8006abc <sbrk_aligned>
 8006b6e:	3001      	adds	r0, #1
 8006b70:	d037      	beq.n	8006be2 <_malloc_r+0xe6>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	442b      	add	r3, r5
 8006b76:	6023      	str	r3, [r4, #0]
 8006b78:	f8d8 3000 	ldr.w	r3, [r8]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d038      	beq.n	8006bf2 <_malloc_r+0xf6>
 8006b80:	685a      	ldr	r2, [r3, #4]
 8006b82:	42a2      	cmp	r2, r4
 8006b84:	d12b      	bne.n	8006bde <_malloc_r+0xe2>
 8006b86:	2200      	movs	r2, #0
 8006b88:	605a      	str	r2, [r3, #4]
 8006b8a:	e00f      	b.n	8006bac <_malloc_r+0xb0>
 8006b8c:	6822      	ldr	r2, [r4, #0]
 8006b8e:	1b52      	subs	r2, r2, r5
 8006b90:	d41f      	bmi.n	8006bd2 <_malloc_r+0xd6>
 8006b92:	2a0b      	cmp	r2, #11
 8006b94:	d917      	bls.n	8006bc6 <_malloc_r+0xca>
 8006b96:	1961      	adds	r1, r4, r5
 8006b98:	42a3      	cmp	r3, r4
 8006b9a:	6025      	str	r5, [r4, #0]
 8006b9c:	bf18      	it	ne
 8006b9e:	6059      	strne	r1, [r3, #4]
 8006ba0:	6863      	ldr	r3, [r4, #4]
 8006ba2:	bf08      	it	eq
 8006ba4:	f8c8 1000 	streq.w	r1, [r8]
 8006ba8:	5162      	str	r2, [r4, r5]
 8006baa:	604b      	str	r3, [r1, #4]
 8006bac:	4638      	mov	r0, r7
 8006bae:	f104 060b 	add.w	r6, r4, #11
 8006bb2:	f000 f829 	bl	8006c08 <__malloc_unlock>
 8006bb6:	f026 0607 	bic.w	r6, r6, #7
 8006bba:	1d23      	adds	r3, r4, #4
 8006bbc:	1af2      	subs	r2, r6, r3
 8006bbe:	d0ae      	beq.n	8006b1e <_malloc_r+0x22>
 8006bc0:	1b9b      	subs	r3, r3, r6
 8006bc2:	50a3      	str	r3, [r4, r2]
 8006bc4:	e7ab      	b.n	8006b1e <_malloc_r+0x22>
 8006bc6:	42a3      	cmp	r3, r4
 8006bc8:	6862      	ldr	r2, [r4, #4]
 8006bca:	d1dd      	bne.n	8006b88 <_malloc_r+0x8c>
 8006bcc:	f8c8 2000 	str.w	r2, [r8]
 8006bd0:	e7ec      	b.n	8006bac <_malloc_r+0xb0>
 8006bd2:	4623      	mov	r3, r4
 8006bd4:	6864      	ldr	r4, [r4, #4]
 8006bd6:	e7ac      	b.n	8006b32 <_malloc_r+0x36>
 8006bd8:	4634      	mov	r4, r6
 8006bda:	6876      	ldr	r6, [r6, #4]
 8006bdc:	e7b4      	b.n	8006b48 <_malloc_r+0x4c>
 8006bde:	4613      	mov	r3, r2
 8006be0:	e7cc      	b.n	8006b7c <_malloc_r+0x80>
 8006be2:	230c      	movs	r3, #12
 8006be4:	603b      	str	r3, [r7, #0]
 8006be6:	4638      	mov	r0, r7
 8006be8:	f000 f80e 	bl	8006c08 <__malloc_unlock>
 8006bec:	e797      	b.n	8006b1e <_malloc_r+0x22>
 8006bee:	6025      	str	r5, [r4, #0]
 8006bf0:	e7dc      	b.n	8006bac <_malloc_r+0xb0>
 8006bf2:	605b      	str	r3, [r3, #4]
 8006bf4:	deff      	udf	#255	; 0xff
 8006bf6:	bf00      	nop
 8006bf8:	2000090c 	.word	0x2000090c

08006bfc <__malloc_lock>:
 8006bfc:	4801      	ldr	r0, [pc, #4]	; (8006c04 <__malloc_lock+0x8>)
 8006bfe:	f7ff b884 	b.w	8005d0a <__retarget_lock_acquire_recursive>
 8006c02:	bf00      	nop
 8006c04:	20000908 	.word	0x20000908

08006c08 <__malloc_unlock>:
 8006c08:	4801      	ldr	r0, [pc, #4]	; (8006c10 <__malloc_unlock+0x8>)
 8006c0a:	f7ff b87f 	b.w	8005d0c <__retarget_lock_release_recursive>
 8006c0e:	bf00      	nop
 8006c10:	20000908 	.word	0x20000908

08006c14 <_Balloc>:
 8006c14:	b570      	push	{r4, r5, r6, lr}
 8006c16:	69c6      	ldr	r6, [r0, #28]
 8006c18:	4604      	mov	r4, r0
 8006c1a:	460d      	mov	r5, r1
 8006c1c:	b976      	cbnz	r6, 8006c3c <_Balloc+0x28>
 8006c1e:	2010      	movs	r0, #16
 8006c20:	f7ff ff44 	bl	8006aac <malloc>
 8006c24:	4602      	mov	r2, r0
 8006c26:	61e0      	str	r0, [r4, #28]
 8006c28:	b920      	cbnz	r0, 8006c34 <_Balloc+0x20>
 8006c2a:	4b18      	ldr	r3, [pc, #96]	; (8006c8c <_Balloc+0x78>)
 8006c2c:	4818      	ldr	r0, [pc, #96]	; (8006c90 <_Balloc+0x7c>)
 8006c2e:	216b      	movs	r1, #107	; 0x6b
 8006c30:	f001 fd8e 	bl	8008750 <__assert_func>
 8006c34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c38:	6006      	str	r6, [r0, #0]
 8006c3a:	60c6      	str	r6, [r0, #12]
 8006c3c:	69e6      	ldr	r6, [r4, #28]
 8006c3e:	68f3      	ldr	r3, [r6, #12]
 8006c40:	b183      	cbz	r3, 8006c64 <_Balloc+0x50>
 8006c42:	69e3      	ldr	r3, [r4, #28]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c4a:	b9b8      	cbnz	r0, 8006c7c <_Balloc+0x68>
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	fa01 f605 	lsl.w	r6, r1, r5
 8006c52:	1d72      	adds	r2, r6, #5
 8006c54:	0092      	lsls	r2, r2, #2
 8006c56:	4620      	mov	r0, r4
 8006c58:	f001 fd98 	bl	800878c <_calloc_r>
 8006c5c:	b160      	cbz	r0, 8006c78 <_Balloc+0x64>
 8006c5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c62:	e00e      	b.n	8006c82 <_Balloc+0x6e>
 8006c64:	2221      	movs	r2, #33	; 0x21
 8006c66:	2104      	movs	r1, #4
 8006c68:	4620      	mov	r0, r4
 8006c6a:	f001 fd8f 	bl	800878c <_calloc_r>
 8006c6e:	69e3      	ldr	r3, [r4, #28]
 8006c70:	60f0      	str	r0, [r6, #12]
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1e4      	bne.n	8006c42 <_Balloc+0x2e>
 8006c78:	2000      	movs	r0, #0
 8006c7a:	bd70      	pop	{r4, r5, r6, pc}
 8006c7c:	6802      	ldr	r2, [r0, #0]
 8006c7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c82:	2300      	movs	r3, #0
 8006c84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c88:	e7f7      	b.n	8006c7a <_Balloc+0x66>
 8006c8a:	bf00      	nop
 8006c8c:	08009516 	.word	0x08009516
 8006c90:	08009596 	.word	0x08009596

08006c94 <_Bfree>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	69c6      	ldr	r6, [r0, #28]
 8006c98:	4605      	mov	r5, r0
 8006c9a:	460c      	mov	r4, r1
 8006c9c:	b976      	cbnz	r6, 8006cbc <_Bfree+0x28>
 8006c9e:	2010      	movs	r0, #16
 8006ca0:	f7ff ff04 	bl	8006aac <malloc>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	61e8      	str	r0, [r5, #28]
 8006ca8:	b920      	cbnz	r0, 8006cb4 <_Bfree+0x20>
 8006caa:	4b09      	ldr	r3, [pc, #36]	; (8006cd0 <_Bfree+0x3c>)
 8006cac:	4809      	ldr	r0, [pc, #36]	; (8006cd4 <_Bfree+0x40>)
 8006cae:	218f      	movs	r1, #143	; 0x8f
 8006cb0:	f001 fd4e 	bl	8008750 <__assert_func>
 8006cb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cb8:	6006      	str	r6, [r0, #0]
 8006cba:	60c6      	str	r6, [r0, #12]
 8006cbc:	b13c      	cbz	r4, 8006cce <_Bfree+0x3a>
 8006cbe:	69eb      	ldr	r3, [r5, #28]
 8006cc0:	6862      	ldr	r2, [r4, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006cc8:	6021      	str	r1, [r4, #0]
 8006cca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006cce:	bd70      	pop	{r4, r5, r6, pc}
 8006cd0:	08009516 	.word	0x08009516
 8006cd4:	08009596 	.word	0x08009596

08006cd8 <__multadd>:
 8006cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cdc:	690d      	ldr	r5, [r1, #16]
 8006cde:	4607      	mov	r7, r0
 8006ce0:	460c      	mov	r4, r1
 8006ce2:	461e      	mov	r6, r3
 8006ce4:	f101 0c14 	add.w	ip, r1, #20
 8006ce8:	2000      	movs	r0, #0
 8006cea:	f8dc 3000 	ldr.w	r3, [ip]
 8006cee:	b299      	uxth	r1, r3
 8006cf0:	fb02 6101 	mla	r1, r2, r1, r6
 8006cf4:	0c1e      	lsrs	r6, r3, #16
 8006cf6:	0c0b      	lsrs	r3, r1, #16
 8006cf8:	fb02 3306 	mla	r3, r2, r6, r3
 8006cfc:	b289      	uxth	r1, r1
 8006cfe:	3001      	adds	r0, #1
 8006d00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d04:	4285      	cmp	r5, r0
 8006d06:	f84c 1b04 	str.w	r1, [ip], #4
 8006d0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d0e:	dcec      	bgt.n	8006cea <__multadd+0x12>
 8006d10:	b30e      	cbz	r6, 8006d56 <__multadd+0x7e>
 8006d12:	68a3      	ldr	r3, [r4, #8]
 8006d14:	42ab      	cmp	r3, r5
 8006d16:	dc19      	bgt.n	8006d4c <__multadd+0x74>
 8006d18:	6861      	ldr	r1, [r4, #4]
 8006d1a:	4638      	mov	r0, r7
 8006d1c:	3101      	adds	r1, #1
 8006d1e:	f7ff ff79 	bl	8006c14 <_Balloc>
 8006d22:	4680      	mov	r8, r0
 8006d24:	b928      	cbnz	r0, 8006d32 <__multadd+0x5a>
 8006d26:	4602      	mov	r2, r0
 8006d28:	4b0c      	ldr	r3, [pc, #48]	; (8006d5c <__multadd+0x84>)
 8006d2a:	480d      	ldr	r0, [pc, #52]	; (8006d60 <__multadd+0x88>)
 8006d2c:	21ba      	movs	r1, #186	; 0xba
 8006d2e:	f001 fd0f 	bl	8008750 <__assert_func>
 8006d32:	6922      	ldr	r2, [r4, #16]
 8006d34:	3202      	adds	r2, #2
 8006d36:	f104 010c 	add.w	r1, r4, #12
 8006d3a:	0092      	lsls	r2, r2, #2
 8006d3c:	300c      	adds	r0, #12
 8006d3e:	f001 fcef 	bl	8008720 <memcpy>
 8006d42:	4621      	mov	r1, r4
 8006d44:	4638      	mov	r0, r7
 8006d46:	f7ff ffa5 	bl	8006c94 <_Bfree>
 8006d4a:	4644      	mov	r4, r8
 8006d4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d50:	3501      	adds	r5, #1
 8006d52:	615e      	str	r6, [r3, #20]
 8006d54:	6125      	str	r5, [r4, #16]
 8006d56:	4620      	mov	r0, r4
 8006d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d5c:	08009585 	.word	0x08009585
 8006d60:	08009596 	.word	0x08009596

08006d64 <__s2b>:
 8006d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d68:	460c      	mov	r4, r1
 8006d6a:	4615      	mov	r5, r2
 8006d6c:	461f      	mov	r7, r3
 8006d6e:	2209      	movs	r2, #9
 8006d70:	3308      	adds	r3, #8
 8006d72:	4606      	mov	r6, r0
 8006d74:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d78:	2100      	movs	r1, #0
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	db09      	blt.n	8006d94 <__s2b+0x30>
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff ff47 	bl	8006c14 <_Balloc>
 8006d86:	b940      	cbnz	r0, 8006d9a <__s2b+0x36>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	4b19      	ldr	r3, [pc, #100]	; (8006df0 <__s2b+0x8c>)
 8006d8c:	4819      	ldr	r0, [pc, #100]	; (8006df4 <__s2b+0x90>)
 8006d8e:	21d3      	movs	r1, #211	; 0xd3
 8006d90:	f001 fcde 	bl	8008750 <__assert_func>
 8006d94:	0052      	lsls	r2, r2, #1
 8006d96:	3101      	adds	r1, #1
 8006d98:	e7f0      	b.n	8006d7c <__s2b+0x18>
 8006d9a:	9b08      	ldr	r3, [sp, #32]
 8006d9c:	6143      	str	r3, [r0, #20]
 8006d9e:	2d09      	cmp	r5, #9
 8006da0:	f04f 0301 	mov.w	r3, #1
 8006da4:	6103      	str	r3, [r0, #16]
 8006da6:	dd16      	ble.n	8006dd6 <__s2b+0x72>
 8006da8:	f104 0909 	add.w	r9, r4, #9
 8006dac:	46c8      	mov	r8, r9
 8006dae:	442c      	add	r4, r5
 8006db0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006db4:	4601      	mov	r1, r0
 8006db6:	3b30      	subs	r3, #48	; 0x30
 8006db8:	220a      	movs	r2, #10
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f7ff ff8c 	bl	8006cd8 <__multadd>
 8006dc0:	45a0      	cmp	r8, r4
 8006dc2:	d1f5      	bne.n	8006db0 <__s2b+0x4c>
 8006dc4:	f1a5 0408 	sub.w	r4, r5, #8
 8006dc8:	444c      	add	r4, r9
 8006dca:	1b2d      	subs	r5, r5, r4
 8006dcc:	1963      	adds	r3, r4, r5
 8006dce:	42bb      	cmp	r3, r7
 8006dd0:	db04      	blt.n	8006ddc <__s2b+0x78>
 8006dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dd6:	340a      	adds	r4, #10
 8006dd8:	2509      	movs	r5, #9
 8006dda:	e7f6      	b.n	8006dca <__s2b+0x66>
 8006ddc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006de0:	4601      	mov	r1, r0
 8006de2:	3b30      	subs	r3, #48	; 0x30
 8006de4:	220a      	movs	r2, #10
 8006de6:	4630      	mov	r0, r6
 8006de8:	f7ff ff76 	bl	8006cd8 <__multadd>
 8006dec:	e7ee      	b.n	8006dcc <__s2b+0x68>
 8006dee:	bf00      	nop
 8006df0:	08009585 	.word	0x08009585
 8006df4:	08009596 	.word	0x08009596

08006df8 <__hi0bits>:
 8006df8:	0c03      	lsrs	r3, r0, #16
 8006dfa:	041b      	lsls	r3, r3, #16
 8006dfc:	b9d3      	cbnz	r3, 8006e34 <__hi0bits+0x3c>
 8006dfe:	0400      	lsls	r0, r0, #16
 8006e00:	2310      	movs	r3, #16
 8006e02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e06:	bf04      	itt	eq
 8006e08:	0200      	lsleq	r0, r0, #8
 8006e0a:	3308      	addeq	r3, #8
 8006e0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e10:	bf04      	itt	eq
 8006e12:	0100      	lsleq	r0, r0, #4
 8006e14:	3304      	addeq	r3, #4
 8006e16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e1a:	bf04      	itt	eq
 8006e1c:	0080      	lsleq	r0, r0, #2
 8006e1e:	3302      	addeq	r3, #2
 8006e20:	2800      	cmp	r0, #0
 8006e22:	db05      	blt.n	8006e30 <__hi0bits+0x38>
 8006e24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e28:	f103 0301 	add.w	r3, r3, #1
 8006e2c:	bf08      	it	eq
 8006e2e:	2320      	moveq	r3, #32
 8006e30:	4618      	mov	r0, r3
 8006e32:	4770      	bx	lr
 8006e34:	2300      	movs	r3, #0
 8006e36:	e7e4      	b.n	8006e02 <__hi0bits+0xa>

08006e38 <__lo0bits>:
 8006e38:	6803      	ldr	r3, [r0, #0]
 8006e3a:	f013 0207 	ands.w	r2, r3, #7
 8006e3e:	d00c      	beq.n	8006e5a <__lo0bits+0x22>
 8006e40:	07d9      	lsls	r1, r3, #31
 8006e42:	d422      	bmi.n	8006e8a <__lo0bits+0x52>
 8006e44:	079a      	lsls	r2, r3, #30
 8006e46:	bf49      	itett	mi
 8006e48:	085b      	lsrmi	r3, r3, #1
 8006e4a:	089b      	lsrpl	r3, r3, #2
 8006e4c:	6003      	strmi	r3, [r0, #0]
 8006e4e:	2201      	movmi	r2, #1
 8006e50:	bf5c      	itt	pl
 8006e52:	6003      	strpl	r3, [r0, #0]
 8006e54:	2202      	movpl	r2, #2
 8006e56:	4610      	mov	r0, r2
 8006e58:	4770      	bx	lr
 8006e5a:	b299      	uxth	r1, r3
 8006e5c:	b909      	cbnz	r1, 8006e62 <__lo0bits+0x2a>
 8006e5e:	0c1b      	lsrs	r3, r3, #16
 8006e60:	2210      	movs	r2, #16
 8006e62:	b2d9      	uxtb	r1, r3
 8006e64:	b909      	cbnz	r1, 8006e6a <__lo0bits+0x32>
 8006e66:	3208      	adds	r2, #8
 8006e68:	0a1b      	lsrs	r3, r3, #8
 8006e6a:	0719      	lsls	r1, r3, #28
 8006e6c:	bf04      	itt	eq
 8006e6e:	091b      	lsreq	r3, r3, #4
 8006e70:	3204      	addeq	r2, #4
 8006e72:	0799      	lsls	r1, r3, #30
 8006e74:	bf04      	itt	eq
 8006e76:	089b      	lsreq	r3, r3, #2
 8006e78:	3202      	addeq	r2, #2
 8006e7a:	07d9      	lsls	r1, r3, #31
 8006e7c:	d403      	bmi.n	8006e86 <__lo0bits+0x4e>
 8006e7e:	085b      	lsrs	r3, r3, #1
 8006e80:	f102 0201 	add.w	r2, r2, #1
 8006e84:	d003      	beq.n	8006e8e <__lo0bits+0x56>
 8006e86:	6003      	str	r3, [r0, #0]
 8006e88:	e7e5      	b.n	8006e56 <__lo0bits+0x1e>
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	e7e3      	b.n	8006e56 <__lo0bits+0x1e>
 8006e8e:	2220      	movs	r2, #32
 8006e90:	e7e1      	b.n	8006e56 <__lo0bits+0x1e>
	...

08006e94 <__i2b>:
 8006e94:	b510      	push	{r4, lr}
 8006e96:	460c      	mov	r4, r1
 8006e98:	2101      	movs	r1, #1
 8006e9a:	f7ff febb 	bl	8006c14 <_Balloc>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	b928      	cbnz	r0, 8006eae <__i2b+0x1a>
 8006ea2:	4b05      	ldr	r3, [pc, #20]	; (8006eb8 <__i2b+0x24>)
 8006ea4:	4805      	ldr	r0, [pc, #20]	; (8006ebc <__i2b+0x28>)
 8006ea6:	f240 1145 	movw	r1, #325	; 0x145
 8006eaa:	f001 fc51 	bl	8008750 <__assert_func>
 8006eae:	2301      	movs	r3, #1
 8006eb0:	6144      	str	r4, [r0, #20]
 8006eb2:	6103      	str	r3, [r0, #16]
 8006eb4:	bd10      	pop	{r4, pc}
 8006eb6:	bf00      	nop
 8006eb8:	08009585 	.word	0x08009585
 8006ebc:	08009596 	.word	0x08009596

08006ec0 <__multiply>:
 8006ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec4:	4691      	mov	r9, r2
 8006ec6:	690a      	ldr	r2, [r1, #16]
 8006ec8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	bfb8      	it	lt
 8006ed0:	460b      	movlt	r3, r1
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	bfbc      	itt	lt
 8006ed6:	464c      	movlt	r4, r9
 8006ed8:	4699      	movlt	r9, r3
 8006eda:	6927      	ldr	r7, [r4, #16]
 8006edc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ee0:	68a3      	ldr	r3, [r4, #8]
 8006ee2:	6861      	ldr	r1, [r4, #4]
 8006ee4:	eb07 060a 	add.w	r6, r7, sl
 8006ee8:	42b3      	cmp	r3, r6
 8006eea:	b085      	sub	sp, #20
 8006eec:	bfb8      	it	lt
 8006eee:	3101      	addlt	r1, #1
 8006ef0:	f7ff fe90 	bl	8006c14 <_Balloc>
 8006ef4:	b930      	cbnz	r0, 8006f04 <__multiply+0x44>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	4b44      	ldr	r3, [pc, #272]	; (800700c <__multiply+0x14c>)
 8006efa:	4845      	ldr	r0, [pc, #276]	; (8007010 <__multiply+0x150>)
 8006efc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006f00:	f001 fc26 	bl	8008750 <__assert_func>
 8006f04:	f100 0514 	add.w	r5, r0, #20
 8006f08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f0c:	462b      	mov	r3, r5
 8006f0e:	2200      	movs	r2, #0
 8006f10:	4543      	cmp	r3, r8
 8006f12:	d321      	bcc.n	8006f58 <__multiply+0x98>
 8006f14:	f104 0314 	add.w	r3, r4, #20
 8006f18:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f1c:	f109 0314 	add.w	r3, r9, #20
 8006f20:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f24:	9202      	str	r2, [sp, #8]
 8006f26:	1b3a      	subs	r2, r7, r4
 8006f28:	3a15      	subs	r2, #21
 8006f2a:	f022 0203 	bic.w	r2, r2, #3
 8006f2e:	3204      	adds	r2, #4
 8006f30:	f104 0115 	add.w	r1, r4, #21
 8006f34:	428f      	cmp	r7, r1
 8006f36:	bf38      	it	cc
 8006f38:	2204      	movcc	r2, #4
 8006f3a:	9201      	str	r2, [sp, #4]
 8006f3c:	9a02      	ldr	r2, [sp, #8]
 8006f3e:	9303      	str	r3, [sp, #12]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d80c      	bhi.n	8006f5e <__multiply+0x9e>
 8006f44:	2e00      	cmp	r6, #0
 8006f46:	dd03      	ble.n	8006f50 <__multiply+0x90>
 8006f48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d05b      	beq.n	8007008 <__multiply+0x148>
 8006f50:	6106      	str	r6, [r0, #16]
 8006f52:	b005      	add	sp, #20
 8006f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f58:	f843 2b04 	str.w	r2, [r3], #4
 8006f5c:	e7d8      	b.n	8006f10 <__multiply+0x50>
 8006f5e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f62:	f1ba 0f00 	cmp.w	sl, #0
 8006f66:	d024      	beq.n	8006fb2 <__multiply+0xf2>
 8006f68:	f104 0e14 	add.w	lr, r4, #20
 8006f6c:	46a9      	mov	r9, r5
 8006f6e:	f04f 0c00 	mov.w	ip, #0
 8006f72:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f76:	f8d9 1000 	ldr.w	r1, [r9]
 8006f7a:	fa1f fb82 	uxth.w	fp, r2
 8006f7e:	b289      	uxth	r1, r1
 8006f80:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f84:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006f88:	f8d9 2000 	ldr.w	r2, [r9]
 8006f8c:	4461      	add	r1, ip
 8006f8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f92:	fb0a c20b 	mla	r2, sl, fp, ip
 8006f96:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f9a:	b289      	uxth	r1, r1
 8006f9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fa0:	4577      	cmp	r7, lr
 8006fa2:	f849 1b04 	str.w	r1, [r9], #4
 8006fa6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006faa:	d8e2      	bhi.n	8006f72 <__multiply+0xb2>
 8006fac:	9a01      	ldr	r2, [sp, #4]
 8006fae:	f845 c002 	str.w	ip, [r5, r2]
 8006fb2:	9a03      	ldr	r2, [sp, #12]
 8006fb4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006fb8:	3304      	adds	r3, #4
 8006fba:	f1b9 0f00 	cmp.w	r9, #0
 8006fbe:	d021      	beq.n	8007004 <__multiply+0x144>
 8006fc0:	6829      	ldr	r1, [r5, #0]
 8006fc2:	f104 0c14 	add.w	ip, r4, #20
 8006fc6:	46ae      	mov	lr, r5
 8006fc8:	f04f 0a00 	mov.w	sl, #0
 8006fcc:	f8bc b000 	ldrh.w	fp, [ip]
 8006fd0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fd4:	fb09 220b 	mla	r2, r9, fp, r2
 8006fd8:	4452      	add	r2, sl
 8006fda:	b289      	uxth	r1, r1
 8006fdc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fe0:	f84e 1b04 	str.w	r1, [lr], #4
 8006fe4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006fe8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fec:	f8be 1000 	ldrh.w	r1, [lr]
 8006ff0:	fb09 110a 	mla	r1, r9, sl, r1
 8006ff4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006ff8:	4567      	cmp	r7, ip
 8006ffa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ffe:	d8e5      	bhi.n	8006fcc <__multiply+0x10c>
 8007000:	9a01      	ldr	r2, [sp, #4]
 8007002:	50a9      	str	r1, [r5, r2]
 8007004:	3504      	adds	r5, #4
 8007006:	e799      	b.n	8006f3c <__multiply+0x7c>
 8007008:	3e01      	subs	r6, #1
 800700a:	e79b      	b.n	8006f44 <__multiply+0x84>
 800700c:	08009585 	.word	0x08009585
 8007010:	08009596 	.word	0x08009596

08007014 <__pow5mult>:
 8007014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007018:	4615      	mov	r5, r2
 800701a:	f012 0203 	ands.w	r2, r2, #3
 800701e:	4606      	mov	r6, r0
 8007020:	460f      	mov	r7, r1
 8007022:	d007      	beq.n	8007034 <__pow5mult+0x20>
 8007024:	4c25      	ldr	r4, [pc, #148]	; (80070bc <__pow5mult+0xa8>)
 8007026:	3a01      	subs	r2, #1
 8007028:	2300      	movs	r3, #0
 800702a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800702e:	f7ff fe53 	bl	8006cd8 <__multadd>
 8007032:	4607      	mov	r7, r0
 8007034:	10ad      	asrs	r5, r5, #2
 8007036:	d03d      	beq.n	80070b4 <__pow5mult+0xa0>
 8007038:	69f4      	ldr	r4, [r6, #28]
 800703a:	b97c      	cbnz	r4, 800705c <__pow5mult+0x48>
 800703c:	2010      	movs	r0, #16
 800703e:	f7ff fd35 	bl	8006aac <malloc>
 8007042:	4602      	mov	r2, r0
 8007044:	61f0      	str	r0, [r6, #28]
 8007046:	b928      	cbnz	r0, 8007054 <__pow5mult+0x40>
 8007048:	4b1d      	ldr	r3, [pc, #116]	; (80070c0 <__pow5mult+0xac>)
 800704a:	481e      	ldr	r0, [pc, #120]	; (80070c4 <__pow5mult+0xb0>)
 800704c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007050:	f001 fb7e 	bl	8008750 <__assert_func>
 8007054:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007058:	6004      	str	r4, [r0, #0]
 800705a:	60c4      	str	r4, [r0, #12]
 800705c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007060:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007064:	b94c      	cbnz	r4, 800707a <__pow5mult+0x66>
 8007066:	f240 2171 	movw	r1, #625	; 0x271
 800706a:	4630      	mov	r0, r6
 800706c:	f7ff ff12 	bl	8006e94 <__i2b>
 8007070:	2300      	movs	r3, #0
 8007072:	f8c8 0008 	str.w	r0, [r8, #8]
 8007076:	4604      	mov	r4, r0
 8007078:	6003      	str	r3, [r0, #0]
 800707a:	f04f 0900 	mov.w	r9, #0
 800707e:	07eb      	lsls	r3, r5, #31
 8007080:	d50a      	bpl.n	8007098 <__pow5mult+0x84>
 8007082:	4639      	mov	r1, r7
 8007084:	4622      	mov	r2, r4
 8007086:	4630      	mov	r0, r6
 8007088:	f7ff ff1a 	bl	8006ec0 <__multiply>
 800708c:	4639      	mov	r1, r7
 800708e:	4680      	mov	r8, r0
 8007090:	4630      	mov	r0, r6
 8007092:	f7ff fdff 	bl	8006c94 <_Bfree>
 8007096:	4647      	mov	r7, r8
 8007098:	106d      	asrs	r5, r5, #1
 800709a:	d00b      	beq.n	80070b4 <__pow5mult+0xa0>
 800709c:	6820      	ldr	r0, [r4, #0]
 800709e:	b938      	cbnz	r0, 80070b0 <__pow5mult+0x9c>
 80070a0:	4622      	mov	r2, r4
 80070a2:	4621      	mov	r1, r4
 80070a4:	4630      	mov	r0, r6
 80070a6:	f7ff ff0b 	bl	8006ec0 <__multiply>
 80070aa:	6020      	str	r0, [r4, #0]
 80070ac:	f8c0 9000 	str.w	r9, [r0]
 80070b0:	4604      	mov	r4, r0
 80070b2:	e7e4      	b.n	800707e <__pow5mult+0x6a>
 80070b4:	4638      	mov	r0, r7
 80070b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ba:	bf00      	nop
 80070bc:	080096e0 	.word	0x080096e0
 80070c0:	08009516 	.word	0x08009516
 80070c4:	08009596 	.word	0x08009596

080070c8 <__lshift>:
 80070c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070cc:	460c      	mov	r4, r1
 80070ce:	6849      	ldr	r1, [r1, #4]
 80070d0:	6923      	ldr	r3, [r4, #16]
 80070d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070d6:	68a3      	ldr	r3, [r4, #8]
 80070d8:	4607      	mov	r7, r0
 80070da:	4691      	mov	r9, r2
 80070dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070e0:	f108 0601 	add.w	r6, r8, #1
 80070e4:	42b3      	cmp	r3, r6
 80070e6:	db0b      	blt.n	8007100 <__lshift+0x38>
 80070e8:	4638      	mov	r0, r7
 80070ea:	f7ff fd93 	bl	8006c14 <_Balloc>
 80070ee:	4605      	mov	r5, r0
 80070f0:	b948      	cbnz	r0, 8007106 <__lshift+0x3e>
 80070f2:	4602      	mov	r2, r0
 80070f4:	4b28      	ldr	r3, [pc, #160]	; (8007198 <__lshift+0xd0>)
 80070f6:	4829      	ldr	r0, [pc, #164]	; (800719c <__lshift+0xd4>)
 80070f8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80070fc:	f001 fb28 	bl	8008750 <__assert_func>
 8007100:	3101      	adds	r1, #1
 8007102:	005b      	lsls	r3, r3, #1
 8007104:	e7ee      	b.n	80070e4 <__lshift+0x1c>
 8007106:	2300      	movs	r3, #0
 8007108:	f100 0114 	add.w	r1, r0, #20
 800710c:	f100 0210 	add.w	r2, r0, #16
 8007110:	4618      	mov	r0, r3
 8007112:	4553      	cmp	r3, sl
 8007114:	db33      	blt.n	800717e <__lshift+0xb6>
 8007116:	6920      	ldr	r0, [r4, #16]
 8007118:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800711c:	f104 0314 	add.w	r3, r4, #20
 8007120:	f019 091f 	ands.w	r9, r9, #31
 8007124:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007128:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800712c:	d02b      	beq.n	8007186 <__lshift+0xbe>
 800712e:	f1c9 0e20 	rsb	lr, r9, #32
 8007132:	468a      	mov	sl, r1
 8007134:	2200      	movs	r2, #0
 8007136:	6818      	ldr	r0, [r3, #0]
 8007138:	fa00 f009 	lsl.w	r0, r0, r9
 800713c:	4310      	orrs	r0, r2
 800713e:	f84a 0b04 	str.w	r0, [sl], #4
 8007142:	f853 2b04 	ldr.w	r2, [r3], #4
 8007146:	459c      	cmp	ip, r3
 8007148:	fa22 f20e 	lsr.w	r2, r2, lr
 800714c:	d8f3      	bhi.n	8007136 <__lshift+0x6e>
 800714e:	ebac 0304 	sub.w	r3, ip, r4
 8007152:	3b15      	subs	r3, #21
 8007154:	f023 0303 	bic.w	r3, r3, #3
 8007158:	3304      	adds	r3, #4
 800715a:	f104 0015 	add.w	r0, r4, #21
 800715e:	4584      	cmp	ip, r0
 8007160:	bf38      	it	cc
 8007162:	2304      	movcc	r3, #4
 8007164:	50ca      	str	r2, [r1, r3]
 8007166:	b10a      	cbz	r2, 800716c <__lshift+0xa4>
 8007168:	f108 0602 	add.w	r6, r8, #2
 800716c:	3e01      	subs	r6, #1
 800716e:	4638      	mov	r0, r7
 8007170:	612e      	str	r6, [r5, #16]
 8007172:	4621      	mov	r1, r4
 8007174:	f7ff fd8e 	bl	8006c94 <_Bfree>
 8007178:	4628      	mov	r0, r5
 800717a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800717e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007182:	3301      	adds	r3, #1
 8007184:	e7c5      	b.n	8007112 <__lshift+0x4a>
 8007186:	3904      	subs	r1, #4
 8007188:	f853 2b04 	ldr.w	r2, [r3], #4
 800718c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007190:	459c      	cmp	ip, r3
 8007192:	d8f9      	bhi.n	8007188 <__lshift+0xc0>
 8007194:	e7ea      	b.n	800716c <__lshift+0xa4>
 8007196:	bf00      	nop
 8007198:	08009585 	.word	0x08009585
 800719c:	08009596 	.word	0x08009596

080071a0 <__mcmp>:
 80071a0:	b530      	push	{r4, r5, lr}
 80071a2:	6902      	ldr	r2, [r0, #16]
 80071a4:	690c      	ldr	r4, [r1, #16]
 80071a6:	1b12      	subs	r2, r2, r4
 80071a8:	d10e      	bne.n	80071c8 <__mcmp+0x28>
 80071aa:	f100 0314 	add.w	r3, r0, #20
 80071ae:	3114      	adds	r1, #20
 80071b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80071b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80071b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80071bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80071c0:	42a5      	cmp	r5, r4
 80071c2:	d003      	beq.n	80071cc <__mcmp+0x2c>
 80071c4:	d305      	bcc.n	80071d2 <__mcmp+0x32>
 80071c6:	2201      	movs	r2, #1
 80071c8:	4610      	mov	r0, r2
 80071ca:	bd30      	pop	{r4, r5, pc}
 80071cc:	4283      	cmp	r3, r0
 80071ce:	d3f3      	bcc.n	80071b8 <__mcmp+0x18>
 80071d0:	e7fa      	b.n	80071c8 <__mcmp+0x28>
 80071d2:	f04f 32ff 	mov.w	r2, #4294967295
 80071d6:	e7f7      	b.n	80071c8 <__mcmp+0x28>

080071d8 <__mdiff>:
 80071d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071dc:	460c      	mov	r4, r1
 80071de:	4606      	mov	r6, r0
 80071e0:	4611      	mov	r1, r2
 80071e2:	4620      	mov	r0, r4
 80071e4:	4690      	mov	r8, r2
 80071e6:	f7ff ffdb 	bl	80071a0 <__mcmp>
 80071ea:	1e05      	subs	r5, r0, #0
 80071ec:	d110      	bne.n	8007210 <__mdiff+0x38>
 80071ee:	4629      	mov	r1, r5
 80071f0:	4630      	mov	r0, r6
 80071f2:	f7ff fd0f 	bl	8006c14 <_Balloc>
 80071f6:	b930      	cbnz	r0, 8007206 <__mdiff+0x2e>
 80071f8:	4b3a      	ldr	r3, [pc, #232]	; (80072e4 <__mdiff+0x10c>)
 80071fa:	4602      	mov	r2, r0
 80071fc:	f240 2137 	movw	r1, #567	; 0x237
 8007200:	4839      	ldr	r0, [pc, #228]	; (80072e8 <__mdiff+0x110>)
 8007202:	f001 faa5 	bl	8008750 <__assert_func>
 8007206:	2301      	movs	r3, #1
 8007208:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800720c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007210:	bfa4      	itt	ge
 8007212:	4643      	movge	r3, r8
 8007214:	46a0      	movge	r8, r4
 8007216:	4630      	mov	r0, r6
 8007218:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800721c:	bfa6      	itte	ge
 800721e:	461c      	movge	r4, r3
 8007220:	2500      	movge	r5, #0
 8007222:	2501      	movlt	r5, #1
 8007224:	f7ff fcf6 	bl	8006c14 <_Balloc>
 8007228:	b920      	cbnz	r0, 8007234 <__mdiff+0x5c>
 800722a:	4b2e      	ldr	r3, [pc, #184]	; (80072e4 <__mdiff+0x10c>)
 800722c:	4602      	mov	r2, r0
 800722e:	f240 2145 	movw	r1, #581	; 0x245
 8007232:	e7e5      	b.n	8007200 <__mdiff+0x28>
 8007234:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007238:	6926      	ldr	r6, [r4, #16]
 800723a:	60c5      	str	r5, [r0, #12]
 800723c:	f104 0914 	add.w	r9, r4, #20
 8007240:	f108 0514 	add.w	r5, r8, #20
 8007244:	f100 0e14 	add.w	lr, r0, #20
 8007248:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800724c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007250:	f108 0210 	add.w	r2, r8, #16
 8007254:	46f2      	mov	sl, lr
 8007256:	2100      	movs	r1, #0
 8007258:	f859 3b04 	ldr.w	r3, [r9], #4
 800725c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007260:	fa11 f88b 	uxtah	r8, r1, fp
 8007264:	b299      	uxth	r1, r3
 8007266:	0c1b      	lsrs	r3, r3, #16
 8007268:	eba8 0801 	sub.w	r8, r8, r1
 800726c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007270:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007274:	fa1f f888 	uxth.w	r8, r8
 8007278:	1419      	asrs	r1, r3, #16
 800727a:	454e      	cmp	r6, r9
 800727c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007280:	f84a 3b04 	str.w	r3, [sl], #4
 8007284:	d8e8      	bhi.n	8007258 <__mdiff+0x80>
 8007286:	1b33      	subs	r3, r6, r4
 8007288:	3b15      	subs	r3, #21
 800728a:	f023 0303 	bic.w	r3, r3, #3
 800728e:	3304      	adds	r3, #4
 8007290:	3415      	adds	r4, #21
 8007292:	42a6      	cmp	r6, r4
 8007294:	bf38      	it	cc
 8007296:	2304      	movcc	r3, #4
 8007298:	441d      	add	r5, r3
 800729a:	4473      	add	r3, lr
 800729c:	469e      	mov	lr, r3
 800729e:	462e      	mov	r6, r5
 80072a0:	4566      	cmp	r6, ip
 80072a2:	d30e      	bcc.n	80072c2 <__mdiff+0xea>
 80072a4:	f10c 0203 	add.w	r2, ip, #3
 80072a8:	1b52      	subs	r2, r2, r5
 80072aa:	f022 0203 	bic.w	r2, r2, #3
 80072ae:	3d03      	subs	r5, #3
 80072b0:	45ac      	cmp	ip, r5
 80072b2:	bf38      	it	cc
 80072b4:	2200      	movcc	r2, #0
 80072b6:	4413      	add	r3, r2
 80072b8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80072bc:	b17a      	cbz	r2, 80072de <__mdiff+0x106>
 80072be:	6107      	str	r7, [r0, #16]
 80072c0:	e7a4      	b.n	800720c <__mdiff+0x34>
 80072c2:	f856 8b04 	ldr.w	r8, [r6], #4
 80072c6:	fa11 f288 	uxtah	r2, r1, r8
 80072ca:	1414      	asrs	r4, r2, #16
 80072cc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80072d0:	b292      	uxth	r2, r2
 80072d2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80072d6:	f84e 2b04 	str.w	r2, [lr], #4
 80072da:	1421      	asrs	r1, r4, #16
 80072dc:	e7e0      	b.n	80072a0 <__mdiff+0xc8>
 80072de:	3f01      	subs	r7, #1
 80072e0:	e7ea      	b.n	80072b8 <__mdiff+0xe0>
 80072e2:	bf00      	nop
 80072e4:	08009585 	.word	0x08009585
 80072e8:	08009596 	.word	0x08009596

080072ec <__ulp>:
 80072ec:	b082      	sub	sp, #8
 80072ee:	ed8d 0b00 	vstr	d0, [sp]
 80072f2:	9a01      	ldr	r2, [sp, #4]
 80072f4:	4b0f      	ldr	r3, [pc, #60]	; (8007334 <__ulp+0x48>)
 80072f6:	4013      	ands	r3, r2
 80072f8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	dc08      	bgt.n	8007312 <__ulp+0x26>
 8007300:	425b      	negs	r3, r3
 8007302:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007306:	ea4f 5223 	mov.w	r2, r3, asr #20
 800730a:	da04      	bge.n	8007316 <__ulp+0x2a>
 800730c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007310:	4113      	asrs	r3, r2
 8007312:	2200      	movs	r2, #0
 8007314:	e008      	b.n	8007328 <__ulp+0x3c>
 8007316:	f1a2 0314 	sub.w	r3, r2, #20
 800731a:	2b1e      	cmp	r3, #30
 800731c:	bfda      	itte	le
 800731e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007322:	40da      	lsrle	r2, r3
 8007324:	2201      	movgt	r2, #1
 8007326:	2300      	movs	r3, #0
 8007328:	4619      	mov	r1, r3
 800732a:	4610      	mov	r0, r2
 800732c:	ec41 0b10 	vmov	d0, r0, r1
 8007330:	b002      	add	sp, #8
 8007332:	4770      	bx	lr
 8007334:	7ff00000 	.word	0x7ff00000

08007338 <__b2d>:
 8007338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800733c:	6906      	ldr	r6, [r0, #16]
 800733e:	f100 0814 	add.w	r8, r0, #20
 8007342:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007346:	1f37      	subs	r7, r6, #4
 8007348:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800734c:	4610      	mov	r0, r2
 800734e:	f7ff fd53 	bl	8006df8 <__hi0bits>
 8007352:	f1c0 0320 	rsb	r3, r0, #32
 8007356:	280a      	cmp	r0, #10
 8007358:	600b      	str	r3, [r1, #0]
 800735a:	491b      	ldr	r1, [pc, #108]	; (80073c8 <__b2d+0x90>)
 800735c:	dc15      	bgt.n	800738a <__b2d+0x52>
 800735e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007362:	fa22 f30c 	lsr.w	r3, r2, ip
 8007366:	45b8      	cmp	r8, r7
 8007368:	ea43 0501 	orr.w	r5, r3, r1
 800736c:	bf34      	ite	cc
 800736e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007372:	2300      	movcs	r3, #0
 8007374:	3015      	adds	r0, #21
 8007376:	fa02 f000 	lsl.w	r0, r2, r0
 800737a:	fa23 f30c 	lsr.w	r3, r3, ip
 800737e:	4303      	orrs	r3, r0
 8007380:	461c      	mov	r4, r3
 8007382:	ec45 4b10 	vmov	d0, r4, r5
 8007386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800738a:	45b8      	cmp	r8, r7
 800738c:	bf3a      	itte	cc
 800738e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007392:	f1a6 0708 	subcc.w	r7, r6, #8
 8007396:	2300      	movcs	r3, #0
 8007398:	380b      	subs	r0, #11
 800739a:	d012      	beq.n	80073c2 <__b2d+0x8a>
 800739c:	f1c0 0120 	rsb	r1, r0, #32
 80073a0:	fa23 f401 	lsr.w	r4, r3, r1
 80073a4:	4082      	lsls	r2, r0
 80073a6:	4322      	orrs	r2, r4
 80073a8:	4547      	cmp	r7, r8
 80073aa:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80073ae:	bf8c      	ite	hi
 80073b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80073b4:	2200      	movls	r2, #0
 80073b6:	4083      	lsls	r3, r0
 80073b8:	40ca      	lsrs	r2, r1
 80073ba:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80073be:	4313      	orrs	r3, r2
 80073c0:	e7de      	b.n	8007380 <__b2d+0x48>
 80073c2:	ea42 0501 	orr.w	r5, r2, r1
 80073c6:	e7db      	b.n	8007380 <__b2d+0x48>
 80073c8:	3ff00000 	.word	0x3ff00000

080073cc <__d2b>:
 80073cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073d0:	460f      	mov	r7, r1
 80073d2:	2101      	movs	r1, #1
 80073d4:	ec59 8b10 	vmov	r8, r9, d0
 80073d8:	4616      	mov	r6, r2
 80073da:	f7ff fc1b 	bl	8006c14 <_Balloc>
 80073de:	4604      	mov	r4, r0
 80073e0:	b930      	cbnz	r0, 80073f0 <__d2b+0x24>
 80073e2:	4602      	mov	r2, r0
 80073e4:	4b24      	ldr	r3, [pc, #144]	; (8007478 <__d2b+0xac>)
 80073e6:	4825      	ldr	r0, [pc, #148]	; (800747c <__d2b+0xb0>)
 80073e8:	f240 310f 	movw	r1, #783	; 0x30f
 80073ec:	f001 f9b0 	bl	8008750 <__assert_func>
 80073f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80073f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073f8:	bb2d      	cbnz	r5, 8007446 <__d2b+0x7a>
 80073fa:	9301      	str	r3, [sp, #4]
 80073fc:	f1b8 0300 	subs.w	r3, r8, #0
 8007400:	d026      	beq.n	8007450 <__d2b+0x84>
 8007402:	4668      	mov	r0, sp
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	f7ff fd17 	bl	8006e38 <__lo0bits>
 800740a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800740e:	b1e8      	cbz	r0, 800744c <__d2b+0x80>
 8007410:	f1c0 0320 	rsb	r3, r0, #32
 8007414:	fa02 f303 	lsl.w	r3, r2, r3
 8007418:	430b      	orrs	r3, r1
 800741a:	40c2      	lsrs	r2, r0
 800741c:	6163      	str	r3, [r4, #20]
 800741e:	9201      	str	r2, [sp, #4]
 8007420:	9b01      	ldr	r3, [sp, #4]
 8007422:	61a3      	str	r3, [r4, #24]
 8007424:	2b00      	cmp	r3, #0
 8007426:	bf14      	ite	ne
 8007428:	2202      	movne	r2, #2
 800742a:	2201      	moveq	r2, #1
 800742c:	6122      	str	r2, [r4, #16]
 800742e:	b1bd      	cbz	r5, 8007460 <__d2b+0x94>
 8007430:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007434:	4405      	add	r5, r0
 8007436:	603d      	str	r5, [r7, #0]
 8007438:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800743c:	6030      	str	r0, [r6, #0]
 800743e:	4620      	mov	r0, r4
 8007440:	b003      	add	sp, #12
 8007442:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800744a:	e7d6      	b.n	80073fa <__d2b+0x2e>
 800744c:	6161      	str	r1, [r4, #20]
 800744e:	e7e7      	b.n	8007420 <__d2b+0x54>
 8007450:	a801      	add	r0, sp, #4
 8007452:	f7ff fcf1 	bl	8006e38 <__lo0bits>
 8007456:	9b01      	ldr	r3, [sp, #4]
 8007458:	6163      	str	r3, [r4, #20]
 800745a:	3020      	adds	r0, #32
 800745c:	2201      	movs	r2, #1
 800745e:	e7e5      	b.n	800742c <__d2b+0x60>
 8007460:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007464:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007468:	6038      	str	r0, [r7, #0]
 800746a:	6918      	ldr	r0, [r3, #16]
 800746c:	f7ff fcc4 	bl	8006df8 <__hi0bits>
 8007470:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007474:	e7e2      	b.n	800743c <__d2b+0x70>
 8007476:	bf00      	nop
 8007478:	08009585 	.word	0x08009585
 800747c:	08009596 	.word	0x08009596

08007480 <__ratio>:
 8007480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007484:	4688      	mov	r8, r1
 8007486:	4669      	mov	r1, sp
 8007488:	4681      	mov	r9, r0
 800748a:	f7ff ff55 	bl	8007338 <__b2d>
 800748e:	a901      	add	r1, sp, #4
 8007490:	4640      	mov	r0, r8
 8007492:	ec55 4b10 	vmov	r4, r5, d0
 8007496:	f7ff ff4f 	bl	8007338 <__b2d>
 800749a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800749e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80074a2:	eba3 0c02 	sub.w	ip, r3, r2
 80074a6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80074aa:	1a9b      	subs	r3, r3, r2
 80074ac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80074b0:	ec51 0b10 	vmov	r0, r1, d0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	bfd6      	itet	le
 80074b8:	460a      	movle	r2, r1
 80074ba:	462a      	movgt	r2, r5
 80074bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80074c0:	468b      	mov	fp, r1
 80074c2:	462f      	mov	r7, r5
 80074c4:	bfd4      	ite	le
 80074c6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80074ca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80074ce:	4620      	mov	r0, r4
 80074d0:	ee10 2a10 	vmov	r2, s0
 80074d4:	465b      	mov	r3, fp
 80074d6:	4639      	mov	r1, r7
 80074d8:	f7f9 f9b8 	bl	800084c <__aeabi_ddiv>
 80074dc:	ec41 0b10 	vmov	d0, r0, r1
 80074e0:	b003      	add	sp, #12
 80074e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074e6 <__copybits>:
 80074e6:	3901      	subs	r1, #1
 80074e8:	b570      	push	{r4, r5, r6, lr}
 80074ea:	1149      	asrs	r1, r1, #5
 80074ec:	6914      	ldr	r4, [r2, #16]
 80074ee:	3101      	adds	r1, #1
 80074f0:	f102 0314 	add.w	r3, r2, #20
 80074f4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80074f8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80074fc:	1f05      	subs	r5, r0, #4
 80074fe:	42a3      	cmp	r3, r4
 8007500:	d30c      	bcc.n	800751c <__copybits+0x36>
 8007502:	1aa3      	subs	r3, r4, r2
 8007504:	3b11      	subs	r3, #17
 8007506:	f023 0303 	bic.w	r3, r3, #3
 800750a:	3211      	adds	r2, #17
 800750c:	42a2      	cmp	r2, r4
 800750e:	bf88      	it	hi
 8007510:	2300      	movhi	r3, #0
 8007512:	4418      	add	r0, r3
 8007514:	2300      	movs	r3, #0
 8007516:	4288      	cmp	r0, r1
 8007518:	d305      	bcc.n	8007526 <__copybits+0x40>
 800751a:	bd70      	pop	{r4, r5, r6, pc}
 800751c:	f853 6b04 	ldr.w	r6, [r3], #4
 8007520:	f845 6f04 	str.w	r6, [r5, #4]!
 8007524:	e7eb      	b.n	80074fe <__copybits+0x18>
 8007526:	f840 3b04 	str.w	r3, [r0], #4
 800752a:	e7f4      	b.n	8007516 <__copybits+0x30>

0800752c <__any_on>:
 800752c:	f100 0214 	add.w	r2, r0, #20
 8007530:	6900      	ldr	r0, [r0, #16]
 8007532:	114b      	asrs	r3, r1, #5
 8007534:	4298      	cmp	r0, r3
 8007536:	b510      	push	{r4, lr}
 8007538:	db11      	blt.n	800755e <__any_on+0x32>
 800753a:	dd0a      	ble.n	8007552 <__any_on+0x26>
 800753c:	f011 011f 	ands.w	r1, r1, #31
 8007540:	d007      	beq.n	8007552 <__any_on+0x26>
 8007542:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007546:	fa24 f001 	lsr.w	r0, r4, r1
 800754a:	fa00 f101 	lsl.w	r1, r0, r1
 800754e:	428c      	cmp	r4, r1
 8007550:	d10b      	bne.n	800756a <__any_on+0x3e>
 8007552:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007556:	4293      	cmp	r3, r2
 8007558:	d803      	bhi.n	8007562 <__any_on+0x36>
 800755a:	2000      	movs	r0, #0
 800755c:	bd10      	pop	{r4, pc}
 800755e:	4603      	mov	r3, r0
 8007560:	e7f7      	b.n	8007552 <__any_on+0x26>
 8007562:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007566:	2900      	cmp	r1, #0
 8007568:	d0f5      	beq.n	8007556 <__any_on+0x2a>
 800756a:	2001      	movs	r0, #1
 800756c:	e7f6      	b.n	800755c <__any_on+0x30>

0800756e <sulp>:
 800756e:	b570      	push	{r4, r5, r6, lr}
 8007570:	4604      	mov	r4, r0
 8007572:	460d      	mov	r5, r1
 8007574:	ec45 4b10 	vmov	d0, r4, r5
 8007578:	4616      	mov	r6, r2
 800757a:	f7ff feb7 	bl	80072ec <__ulp>
 800757e:	ec51 0b10 	vmov	r0, r1, d0
 8007582:	b17e      	cbz	r6, 80075a4 <sulp+0x36>
 8007584:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007588:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800758c:	2b00      	cmp	r3, #0
 800758e:	dd09      	ble.n	80075a4 <sulp+0x36>
 8007590:	051b      	lsls	r3, r3, #20
 8007592:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007596:	2400      	movs	r4, #0
 8007598:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800759c:	4622      	mov	r2, r4
 800759e:	462b      	mov	r3, r5
 80075a0:	f7f9 f82a 	bl	80005f8 <__aeabi_dmul>
 80075a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080075a8 <_strtod_l>:
 80075a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ac:	ed2d 8b02 	vpush	{d8}
 80075b0:	b09b      	sub	sp, #108	; 0x6c
 80075b2:	4604      	mov	r4, r0
 80075b4:	9213      	str	r2, [sp, #76]	; 0x4c
 80075b6:	2200      	movs	r2, #0
 80075b8:	9216      	str	r2, [sp, #88]	; 0x58
 80075ba:	460d      	mov	r5, r1
 80075bc:	f04f 0800 	mov.w	r8, #0
 80075c0:	f04f 0900 	mov.w	r9, #0
 80075c4:	460a      	mov	r2, r1
 80075c6:	9215      	str	r2, [sp, #84]	; 0x54
 80075c8:	7811      	ldrb	r1, [r2, #0]
 80075ca:	292b      	cmp	r1, #43	; 0x2b
 80075cc:	d04c      	beq.n	8007668 <_strtod_l+0xc0>
 80075ce:	d83a      	bhi.n	8007646 <_strtod_l+0x9e>
 80075d0:	290d      	cmp	r1, #13
 80075d2:	d834      	bhi.n	800763e <_strtod_l+0x96>
 80075d4:	2908      	cmp	r1, #8
 80075d6:	d834      	bhi.n	8007642 <_strtod_l+0x9a>
 80075d8:	2900      	cmp	r1, #0
 80075da:	d03d      	beq.n	8007658 <_strtod_l+0xb0>
 80075dc:	2200      	movs	r2, #0
 80075de:	920a      	str	r2, [sp, #40]	; 0x28
 80075e0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80075e2:	7832      	ldrb	r2, [r6, #0]
 80075e4:	2a30      	cmp	r2, #48	; 0x30
 80075e6:	f040 80b4 	bne.w	8007752 <_strtod_l+0x1aa>
 80075ea:	7872      	ldrb	r2, [r6, #1]
 80075ec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80075f0:	2a58      	cmp	r2, #88	; 0x58
 80075f2:	d170      	bne.n	80076d6 <_strtod_l+0x12e>
 80075f4:	9302      	str	r3, [sp, #8]
 80075f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075f8:	9301      	str	r3, [sp, #4]
 80075fa:	ab16      	add	r3, sp, #88	; 0x58
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	4a8e      	ldr	r2, [pc, #568]	; (8007838 <_strtod_l+0x290>)
 8007600:	ab17      	add	r3, sp, #92	; 0x5c
 8007602:	a915      	add	r1, sp, #84	; 0x54
 8007604:	4620      	mov	r0, r4
 8007606:	f001 f93f 	bl	8008888 <__gethex>
 800760a:	f010 070f 	ands.w	r7, r0, #15
 800760e:	4605      	mov	r5, r0
 8007610:	d005      	beq.n	800761e <_strtod_l+0x76>
 8007612:	2f06      	cmp	r7, #6
 8007614:	d12a      	bne.n	800766c <_strtod_l+0xc4>
 8007616:	3601      	adds	r6, #1
 8007618:	2300      	movs	r3, #0
 800761a:	9615      	str	r6, [sp, #84]	; 0x54
 800761c:	930a      	str	r3, [sp, #40]	; 0x28
 800761e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007620:	2b00      	cmp	r3, #0
 8007622:	f040 857f 	bne.w	8008124 <_strtod_l+0xb7c>
 8007626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007628:	b1db      	cbz	r3, 8007662 <_strtod_l+0xba>
 800762a:	4642      	mov	r2, r8
 800762c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007630:	ec43 2b10 	vmov	d0, r2, r3
 8007634:	b01b      	add	sp, #108	; 0x6c
 8007636:	ecbd 8b02 	vpop	{d8}
 800763a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800763e:	2920      	cmp	r1, #32
 8007640:	d1cc      	bne.n	80075dc <_strtod_l+0x34>
 8007642:	3201      	adds	r2, #1
 8007644:	e7bf      	b.n	80075c6 <_strtod_l+0x1e>
 8007646:	292d      	cmp	r1, #45	; 0x2d
 8007648:	d1c8      	bne.n	80075dc <_strtod_l+0x34>
 800764a:	2101      	movs	r1, #1
 800764c:	910a      	str	r1, [sp, #40]	; 0x28
 800764e:	1c51      	adds	r1, r2, #1
 8007650:	9115      	str	r1, [sp, #84]	; 0x54
 8007652:	7852      	ldrb	r2, [r2, #1]
 8007654:	2a00      	cmp	r2, #0
 8007656:	d1c3      	bne.n	80075e0 <_strtod_l+0x38>
 8007658:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800765a:	9515      	str	r5, [sp, #84]	; 0x54
 800765c:	2b00      	cmp	r3, #0
 800765e:	f040 855f 	bne.w	8008120 <_strtod_l+0xb78>
 8007662:	4642      	mov	r2, r8
 8007664:	464b      	mov	r3, r9
 8007666:	e7e3      	b.n	8007630 <_strtod_l+0x88>
 8007668:	2100      	movs	r1, #0
 800766a:	e7ef      	b.n	800764c <_strtod_l+0xa4>
 800766c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800766e:	b13a      	cbz	r2, 8007680 <_strtod_l+0xd8>
 8007670:	2135      	movs	r1, #53	; 0x35
 8007672:	a818      	add	r0, sp, #96	; 0x60
 8007674:	f7ff ff37 	bl	80074e6 <__copybits>
 8007678:	9916      	ldr	r1, [sp, #88]	; 0x58
 800767a:	4620      	mov	r0, r4
 800767c:	f7ff fb0a 	bl	8006c94 <_Bfree>
 8007680:	3f01      	subs	r7, #1
 8007682:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007684:	2f04      	cmp	r7, #4
 8007686:	d806      	bhi.n	8007696 <_strtod_l+0xee>
 8007688:	e8df f007 	tbb	[pc, r7]
 800768c:	201d0314 	.word	0x201d0314
 8007690:	14          	.byte	0x14
 8007691:	00          	.byte	0x00
 8007692:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007696:	05e9      	lsls	r1, r5, #23
 8007698:	bf48      	it	mi
 800769a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800769e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076a2:	0d1b      	lsrs	r3, r3, #20
 80076a4:	051b      	lsls	r3, r3, #20
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1b9      	bne.n	800761e <_strtod_l+0x76>
 80076aa:	f7fe fb03 	bl	8005cb4 <__errno>
 80076ae:	2322      	movs	r3, #34	; 0x22
 80076b0:	6003      	str	r3, [r0, #0]
 80076b2:	e7b4      	b.n	800761e <_strtod_l+0x76>
 80076b4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80076b8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80076bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80076c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80076c4:	e7e7      	b.n	8007696 <_strtod_l+0xee>
 80076c6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007840 <_strtod_l+0x298>
 80076ca:	e7e4      	b.n	8007696 <_strtod_l+0xee>
 80076cc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80076d0:	f04f 38ff 	mov.w	r8, #4294967295
 80076d4:	e7df      	b.n	8007696 <_strtod_l+0xee>
 80076d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076d8:	1c5a      	adds	r2, r3, #1
 80076da:	9215      	str	r2, [sp, #84]	; 0x54
 80076dc:	785b      	ldrb	r3, [r3, #1]
 80076de:	2b30      	cmp	r3, #48	; 0x30
 80076e0:	d0f9      	beq.n	80076d6 <_strtod_l+0x12e>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d09b      	beq.n	800761e <_strtod_l+0x76>
 80076e6:	2301      	movs	r3, #1
 80076e8:	f04f 0a00 	mov.w	sl, #0
 80076ec:	9304      	str	r3, [sp, #16]
 80076ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80076f2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80076f6:	46d3      	mov	fp, sl
 80076f8:	220a      	movs	r2, #10
 80076fa:	9815      	ldr	r0, [sp, #84]	; 0x54
 80076fc:	7806      	ldrb	r6, [r0, #0]
 80076fe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007702:	b2d9      	uxtb	r1, r3
 8007704:	2909      	cmp	r1, #9
 8007706:	d926      	bls.n	8007756 <_strtod_l+0x1ae>
 8007708:	494c      	ldr	r1, [pc, #304]	; (800783c <_strtod_l+0x294>)
 800770a:	2201      	movs	r2, #1
 800770c:	f000 ffe6 	bl	80086dc <strncmp>
 8007710:	2800      	cmp	r0, #0
 8007712:	d030      	beq.n	8007776 <_strtod_l+0x1ce>
 8007714:	2000      	movs	r0, #0
 8007716:	4632      	mov	r2, r6
 8007718:	9005      	str	r0, [sp, #20]
 800771a:	465e      	mov	r6, fp
 800771c:	4603      	mov	r3, r0
 800771e:	2a65      	cmp	r2, #101	; 0x65
 8007720:	d001      	beq.n	8007726 <_strtod_l+0x17e>
 8007722:	2a45      	cmp	r2, #69	; 0x45
 8007724:	d113      	bne.n	800774e <_strtod_l+0x1a6>
 8007726:	b91e      	cbnz	r6, 8007730 <_strtod_l+0x188>
 8007728:	9a04      	ldr	r2, [sp, #16]
 800772a:	4302      	orrs	r2, r0
 800772c:	d094      	beq.n	8007658 <_strtod_l+0xb0>
 800772e:	2600      	movs	r6, #0
 8007730:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007732:	1c6a      	adds	r2, r5, #1
 8007734:	9215      	str	r2, [sp, #84]	; 0x54
 8007736:	786a      	ldrb	r2, [r5, #1]
 8007738:	2a2b      	cmp	r2, #43	; 0x2b
 800773a:	d074      	beq.n	8007826 <_strtod_l+0x27e>
 800773c:	2a2d      	cmp	r2, #45	; 0x2d
 800773e:	d078      	beq.n	8007832 <_strtod_l+0x28a>
 8007740:	f04f 0c00 	mov.w	ip, #0
 8007744:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007748:	2909      	cmp	r1, #9
 800774a:	d97f      	bls.n	800784c <_strtod_l+0x2a4>
 800774c:	9515      	str	r5, [sp, #84]	; 0x54
 800774e:	2700      	movs	r7, #0
 8007750:	e09e      	b.n	8007890 <_strtod_l+0x2e8>
 8007752:	2300      	movs	r3, #0
 8007754:	e7c8      	b.n	80076e8 <_strtod_l+0x140>
 8007756:	f1bb 0f08 	cmp.w	fp, #8
 800775a:	bfd8      	it	le
 800775c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800775e:	f100 0001 	add.w	r0, r0, #1
 8007762:	bfda      	itte	le
 8007764:	fb02 3301 	mlale	r3, r2, r1, r3
 8007768:	9309      	strle	r3, [sp, #36]	; 0x24
 800776a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800776e:	f10b 0b01 	add.w	fp, fp, #1
 8007772:	9015      	str	r0, [sp, #84]	; 0x54
 8007774:	e7c1      	b.n	80076fa <_strtod_l+0x152>
 8007776:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	9215      	str	r2, [sp, #84]	; 0x54
 800777c:	785a      	ldrb	r2, [r3, #1]
 800777e:	f1bb 0f00 	cmp.w	fp, #0
 8007782:	d037      	beq.n	80077f4 <_strtod_l+0x24c>
 8007784:	9005      	str	r0, [sp, #20]
 8007786:	465e      	mov	r6, fp
 8007788:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800778c:	2b09      	cmp	r3, #9
 800778e:	d912      	bls.n	80077b6 <_strtod_l+0x20e>
 8007790:	2301      	movs	r3, #1
 8007792:	e7c4      	b.n	800771e <_strtod_l+0x176>
 8007794:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007796:	1c5a      	adds	r2, r3, #1
 8007798:	9215      	str	r2, [sp, #84]	; 0x54
 800779a:	785a      	ldrb	r2, [r3, #1]
 800779c:	3001      	adds	r0, #1
 800779e:	2a30      	cmp	r2, #48	; 0x30
 80077a0:	d0f8      	beq.n	8007794 <_strtod_l+0x1ec>
 80077a2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80077a6:	2b08      	cmp	r3, #8
 80077a8:	f200 84c1 	bhi.w	800812e <_strtod_l+0xb86>
 80077ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077ae:	9005      	str	r0, [sp, #20]
 80077b0:	2000      	movs	r0, #0
 80077b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80077b4:	4606      	mov	r6, r0
 80077b6:	3a30      	subs	r2, #48	; 0x30
 80077b8:	f100 0301 	add.w	r3, r0, #1
 80077bc:	d014      	beq.n	80077e8 <_strtod_l+0x240>
 80077be:	9905      	ldr	r1, [sp, #20]
 80077c0:	4419      	add	r1, r3
 80077c2:	9105      	str	r1, [sp, #20]
 80077c4:	4633      	mov	r3, r6
 80077c6:	eb00 0c06 	add.w	ip, r0, r6
 80077ca:	210a      	movs	r1, #10
 80077cc:	4563      	cmp	r3, ip
 80077ce:	d113      	bne.n	80077f8 <_strtod_l+0x250>
 80077d0:	1833      	adds	r3, r6, r0
 80077d2:	2b08      	cmp	r3, #8
 80077d4:	f106 0601 	add.w	r6, r6, #1
 80077d8:	4406      	add	r6, r0
 80077da:	dc1a      	bgt.n	8007812 <_strtod_l+0x26a>
 80077dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077de:	230a      	movs	r3, #10
 80077e0:	fb03 2301 	mla	r3, r3, r1, r2
 80077e4:	9309      	str	r3, [sp, #36]	; 0x24
 80077e6:	2300      	movs	r3, #0
 80077e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077ea:	1c51      	adds	r1, r2, #1
 80077ec:	9115      	str	r1, [sp, #84]	; 0x54
 80077ee:	7852      	ldrb	r2, [r2, #1]
 80077f0:	4618      	mov	r0, r3
 80077f2:	e7c9      	b.n	8007788 <_strtod_l+0x1e0>
 80077f4:	4658      	mov	r0, fp
 80077f6:	e7d2      	b.n	800779e <_strtod_l+0x1f6>
 80077f8:	2b08      	cmp	r3, #8
 80077fa:	f103 0301 	add.w	r3, r3, #1
 80077fe:	dc03      	bgt.n	8007808 <_strtod_l+0x260>
 8007800:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007802:	434f      	muls	r7, r1
 8007804:	9709      	str	r7, [sp, #36]	; 0x24
 8007806:	e7e1      	b.n	80077cc <_strtod_l+0x224>
 8007808:	2b10      	cmp	r3, #16
 800780a:	bfd8      	it	le
 800780c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007810:	e7dc      	b.n	80077cc <_strtod_l+0x224>
 8007812:	2e10      	cmp	r6, #16
 8007814:	bfdc      	itt	le
 8007816:	230a      	movle	r3, #10
 8007818:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800781c:	e7e3      	b.n	80077e6 <_strtod_l+0x23e>
 800781e:	2300      	movs	r3, #0
 8007820:	9305      	str	r3, [sp, #20]
 8007822:	2301      	movs	r3, #1
 8007824:	e780      	b.n	8007728 <_strtod_l+0x180>
 8007826:	f04f 0c00 	mov.w	ip, #0
 800782a:	1caa      	adds	r2, r5, #2
 800782c:	9215      	str	r2, [sp, #84]	; 0x54
 800782e:	78aa      	ldrb	r2, [r5, #2]
 8007830:	e788      	b.n	8007744 <_strtod_l+0x19c>
 8007832:	f04f 0c01 	mov.w	ip, #1
 8007836:	e7f8      	b.n	800782a <_strtod_l+0x282>
 8007838:	080096f0 	.word	0x080096f0
 800783c:	080096ec 	.word	0x080096ec
 8007840:	7ff00000 	.word	0x7ff00000
 8007844:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007846:	1c51      	adds	r1, r2, #1
 8007848:	9115      	str	r1, [sp, #84]	; 0x54
 800784a:	7852      	ldrb	r2, [r2, #1]
 800784c:	2a30      	cmp	r2, #48	; 0x30
 800784e:	d0f9      	beq.n	8007844 <_strtod_l+0x29c>
 8007850:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007854:	2908      	cmp	r1, #8
 8007856:	f63f af7a 	bhi.w	800774e <_strtod_l+0x1a6>
 800785a:	3a30      	subs	r2, #48	; 0x30
 800785c:	9208      	str	r2, [sp, #32]
 800785e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007860:	920c      	str	r2, [sp, #48]	; 0x30
 8007862:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007864:	1c57      	adds	r7, r2, #1
 8007866:	9715      	str	r7, [sp, #84]	; 0x54
 8007868:	7852      	ldrb	r2, [r2, #1]
 800786a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800786e:	f1be 0f09 	cmp.w	lr, #9
 8007872:	d938      	bls.n	80078e6 <_strtod_l+0x33e>
 8007874:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007876:	1a7f      	subs	r7, r7, r1
 8007878:	2f08      	cmp	r7, #8
 800787a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800787e:	dc03      	bgt.n	8007888 <_strtod_l+0x2e0>
 8007880:	9908      	ldr	r1, [sp, #32]
 8007882:	428f      	cmp	r7, r1
 8007884:	bfa8      	it	ge
 8007886:	460f      	movge	r7, r1
 8007888:	f1bc 0f00 	cmp.w	ip, #0
 800788c:	d000      	beq.n	8007890 <_strtod_l+0x2e8>
 800788e:	427f      	negs	r7, r7
 8007890:	2e00      	cmp	r6, #0
 8007892:	d14f      	bne.n	8007934 <_strtod_l+0x38c>
 8007894:	9904      	ldr	r1, [sp, #16]
 8007896:	4301      	orrs	r1, r0
 8007898:	f47f aec1 	bne.w	800761e <_strtod_l+0x76>
 800789c:	2b00      	cmp	r3, #0
 800789e:	f47f aedb 	bne.w	8007658 <_strtod_l+0xb0>
 80078a2:	2a69      	cmp	r2, #105	; 0x69
 80078a4:	d029      	beq.n	80078fa <_strtod_l+0x352>
 80078a6:	dc26      	bgt.n	80078f6 <_strtod_l+0x34e>
 80078a8:	2a49      	cmp	r2, #73	; 0x49
 80078aa:	d026      	beq.n	80078fa <_strtod_l+0x352>
 80078ac:	2a4e      	cmp	r2, #78	; 0x4e
 80078ae:	f47f aed3 	bne.w	8007658 <_strtod_l+0xb0>
 80078b2:	499b      	ldr	r1, [pc, #620]	; (8007b20 <_strtod_l+0x578>)
 80078b4:	a815      	add	r0, sp, #84	; 0x54
 80078b6:	f001 fa27 	bl	8008d08 <__match>
 80078ba:	2800      	cmp	r0, #0
 80078bc:	f43f aecc 	beq.w	8007658 <_strtod_l+0xb0>
 80078c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	2b28      	cmp	r3, #40	; 0x28
 80078c6:	d12f      	bne.n	8007928 <_strtod_l+0x380>
 80078c8:	4996      	ldr	r1, [pc, #600]	; (8007b24 <_strtod_l+0x57c>)
 80078ca:	aa18      	add	r2, sp, #96	; 0x60
 80078cc:	a815      	add	r0, sp, #84	; 0x54
 80078ce:	f001 fa2f 	bl	8008d30 <__hexnan>
 80078d2:	2805      	cmp	r0, #5
 80078d4:	d128      	bne.n	8007928 <_strtod_l+0x380>
 80078d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80078d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80078dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80078e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80078e4:	e69b      	b.n	800761e <_strtod_l+0x76>
 80078e6:	9f08      	ldr	r7, [sp, #32]
 80078e8:	210a      	movs	r1, #10
 80078ea:	fb01 2107 	mla	r1, r1, r7, r2
 80078ee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80078f2:	9208      	str	r2, [sp, #32]
 80078f4:	e7b5      	b.n	8007862 <_strtod_l+0x2ba>
 80078f6:	2a6e      	cmp	r2, #110	; 0x6e
 80078f8:	e7d9      	b.n	80078ae <_strtod_l+0x306>
 80078fa:	498b      	ldr	r1, [pc, #556]	; (8007b28 <_strtod_l+0x580>)
 80078fc:	a815      	add	r0, sp, #84	; 0x54
 80078fe:	f001 fa03 	bl	8008d08 <__match>
 8007902:	2800      	cmp	r0, #0
 8007904:	f43f aea8 	beq.w	8007658 <_strtod_l+0xb0>
 8007908:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800790a:	4988      	ldr	r1, [pc, #544]	; (8007b2c <_strtod_l+0x584>)
 800790c:	3b01      	subs	r3, #1
 800790e:	a815      	add	r0, sp, #84	; 0x54
 8007910:	9315      	str	r3, [sp, #84]	; 0x54
 8007912:	f001 f9f9 	bl	8008d08 <__match>
 8007916:	b910      	cbnz	r0, 800791e <_strtod_l+0x376>
 8007918:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800791a:	3301      	adds	r3, #1
 800791c:	9315      	str	r3, [sp, #84]	; 0x54
 800791e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007b3c <_strtod_l+0x594>
 8007922:	f04f 0800 	mov.w	r8, #0
 8007926:	e67a      	b.n	800761e <_strtod_l+0x76>
 8007928:	4881      	ldr	r0, [pc, #516]	; (8007b30 <_strtod_l+0x588>)
 800792a:	f000 ff09 	bl	8008740 <nan>
 800792e:	ec59 8b10 	vmov	r8, r9, d0
 8007932:	e674      	b.n	800761e <_strtod_l+0x76>
 8007934:	9b05      	ldr	r3, [sp, #20]
 8007936:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007938:	1afb      	subs	r3, r7, r3
 800793a:	f1bb 0f00 	cmp.w	fp, #0
 800793e:	bf08      	it	eq
 8007940:	46b3      	moveq	fp, r6
 8007942:	2e10      	cmp	r6, #16
 8007944:	9308      	str	r3, [sp, #32]
 8007946:	4635      	mov	r5, r6
 8007948:	bfa8      	it	ge
 800794a:	2510      	movge	r5, #16
 800794c:	f7f8 fdda 	bl	8000504 <__aeabi_ui2d>
 8007950:	2e09      	cmp	r6, #9
 8007952:	4680      	mov	r8, r0
 8007954:	4689      	mov	r9, r1
 8007956:	dd13      	ble.n	8007980 <_strtod_l+0x3d8>
 8007958:	4b76      	ldr	r3, [pc, #472]	; (8007b34 <_strtod_l+0x58c>)
 800795a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800795e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007962:	f7f8 fe49 	bl	80005f8 <__aeabi_dmul>
 8007966:	4680      	mov	r8, r0
 8007968:	4650      	mov	r0, sl
 800796a:	4689      	mov	r9, r1
 800796c:	f7f8 fdca 	bl	8000504 <__aeabi_ui2d>
 8007970:	4602      	mov	r2, r0
 8007972:	460b      	mov	r3, r1
 8007974:	4640      	mov	r0, r8
 8007976:	4649      	mov	r1, r9
 8007978:	f7f8 fc88 	bl	800028c <__adddf3>
 800797c:	4680      	mov	r8, r0
 800797e:	4689      	mov	r9, r1
 8007980:	2e0f      	cmp	r6, #15
 8007982:	dc38      	bgt.n	80079f6 <_strtod_l+0x44e>
 8007984:	9b08      	ldr	r3, [sp, #32]
 8007986:	2b00      	cmp	r3, #0
 8007988:	f43f ae49 	beq.w	800761e <_strtod_l+0x76>
 800798c:	dd24      	ble.n	80079d8 <_strtod_l+0x430>
 800798e:	2b16      	cmp	r3, #22
 8007990:	dc0b      	bgt.n	80079aa <_strtod_l+0x402>
 8007992:	4968      	ldr	r1, [pc, #416]	; (8007b34 <_strtod_l+0x58c>)
 8007994:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800799c:	4642      	mov	r2, r8
 800799e:	464b      	mov	r3, r9
 80079a0:	f7f8 fe2a 	bl	80005f8 <__aeabi_dmul>
 80079a4:	4680      	mov	r8, r0
 80079a6:	4689      	mov	r9, r1
 80079a8:	e639      	b.n	800761e <_strtod_l+0x76>
 80079aa:	9a08      	ldr	r2, [sp, #32]
 80079ac:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80079b0:	4293      	cmp	r3, r2
 80079b2:	db20      	blt.n	80079f6 <_strtod_l+0x44e>
 80079b4:	4c5f      	ldr	r4, [pc, #380]	; (8007b34 <_strtod_l+0x58c>)
 80079b6:	f1c6 060f 	rsb	r6, r6, #15
 80079ba:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80079be:	4642      	mov	r2, r8
 80079c0:	464b      	mov	r3, r9
 80079c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079c6:	f7f8 fe17 	bl	80005f8 <__aeabi_dmul>
 80079ca:	9b08      	ldr	r3, [sp, #32]
 80079cc:	1b9e      	subs	r6, r3, r6
 80079ce:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80079d2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80079d6:	e7e3      	b.n	80079a0 <_strtod_l+0x3f8>
 80079d8:	9b08      	ldr	r3, [sp, #32]
 80079da:	3316      	adds	r3, #22
 80079dc:	db0b      	blt.n	80079f6 <_strtod_l+0x44e>
 80079de:	9b05      	ldr	r3, [sp, #20]
 80079e0:	1bdf      	subs	r7, r3, r7
 80079e2:	4b54      	ldr	r3, [pc, #336]	; (8007b34 <_strtod_l+0x58c>)
 80079e4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80079e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079ec:	4640      	mov	r0, r8
 80079ee:	4649      	mov	r1, r9
 80079f0:	f7f8 ff2c 	bl	800084c <__aeabi_ddiv>
 80079f4:	e7d6      	b.n	80079a4 <_strtod_l+0x3fc>
 80079f6:	9b08      	ldr	r3, [sp, #32]
 80079f8:	1b75      	subs	r5, r6, r5
 80079fa:	441d      	add	r5, r3
 80079fc:	2d00      	cmp	r5, #0
 80079fe:	dd70      	ble.n	8007ae2 <_strtod_l+0x53a>
 8007a00:	f015 030f 	ands.w	r3, r5, #15
 8007a04:	d00a      	beq.n	8007a1c <_strtod_l+0x474>
 8007a06:	494b      	ldr	r1, [pc, #300]	; (8007b34 <_strtod_l+0x58c>)
 8007a08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a0c:	4642      	mov	r2, r8
 8007a0e:	464b      	mov	r3, r9
 8007a10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a14:	f7f8 fdf0 	bl	80005f8 <__aeabi_dmul>
 8007a18:	4680      	mov	r8, r0
 8007a1a:	4689      	mov	r9, r1
 8007a1c:	f035 050f 	bics.w	r5, r5, #15
 8007a20:	d04d      	beq.n	8007abe <_strtod_l+0x516>
 8007a22:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007a26:	dd22      	ble.n	8007a6e <_strtod_l+0x4c6>
 8007a28:	2500      	movs	r5, #0
 8007a2a:	46ab      	mov	fp, r5
 8007a2c:	9509      	str	r5, [sp, #36]	; 0x24
 8007a2e:	9505      	str	r5, [sp, #20]
 8007a30:	2322      	movs	r3, #34	; 0x22
 8007a32:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007b3c <_strtod_l+0x594>
 8007a36:	6023      	str	r3, [r4, #0]
 8007a38:	f04f 0800 	mov.w	r8, #0
 8007a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f43f aded 	beq.w	800761e <_strtod_l+0x76>
 8007a44:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007a46:	4620      	mov	r0, r4
 8007a48:	f7ff f924 	bl	8006c94 <_Bfree>
 8007a4c:	9905      	ldr	r1, [sp, #20]
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f7ff f920 	bl	8006c94 <_Bfree>
 8007a54:	4659      	mov	r1, fp
 8007a56:	4620      	mov	r0, r4
 8007a58:	f7ff f91c 	bl	8006c94 <_Bfree>
 8007a5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a5e:	4620      	mov	r0, r4
 8007a60:	f7ff f918 	bl	8006c94 <_Bfree>
 8007a64:	4629      	mov	r1, r5
 8007a66:	4620      	mov	r0, r4
 8007a68:	f7ff f914 	bl	8006c94 <_Bfree>
 8007a6c:	e5d7      	b.n	800761e <_strtod_l+0x76>
 8007a6e:	4b32      	ldr	r3, [pc, #200]	; (8007b38 <_strtod_l+0x590>)
 8007a70:	9304      	str	r3, [sp, #16]
 8007a72:	2300      	movs	r3, #0
 8007a74:	112d      	asrs	r5, r5, #4
 8007a76:	4640      	mov	r0, r8
 8007a78:	4649      	mov	r1, r9
 8007a7a:	469a      	mov	sl, r3
 8007a7c:	2d01      	cmp	r5, #1
 8007a7e:	dc21      	bgt.n	8007ac4 <_strtod_l+0x51c>
 8007a80:	b10b      	cbz	r3, 8007a86 <_strtod_l+0x4de>
 8007a82:	4680      	mov	r8, r0
 8007a84:	4689      	mov	r9, r1
 8007a86:	492c      	ldr	r1, [pc, #176]	; (8007b38 <_strtod_l+0x590>)
 8007a88:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007a8c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a90:	4642      	mov	r2, r8
 8007a92:	464b      	mov	r3, r9
 8007a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a98:	f7f8 fdae 	bl	80005f8 <__aeabi_dmul>
 8007a9c:	4b27      	ldr	r3, [pc, #156]	; (8007b3c <_strtod_l+0x594>)
 8007a9e:	460a      	mov	r2, r1
 8007aa0:	400b      	ands	r3, r1
 8007aa2:	4927      	ldr	r1, [pc, #156]	; (8007b40 <_strtod_l+0x598>)
 8007aa4:	428b      	cmp	r3, r1
 8007aa6:	4680      	mov	r8, r0
 8007aa8:	d8be      	bhi.n	8007a28 <_strtod_l+0x480>
 8007aaa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007aae:	428b      	cmp	r3, r1
 8007ab0:	bf86      	itte	hi
 8007ab2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007b44 <_strtod_l+0x59c>
 8007ab6:	f04f 38ff 	movhi.w	r8, #4294967295
 8007aba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007abe:	2300      	movs	r3, #0
 8007ac0:	9304      	str	r3, [sp, #16]
 8007ac2:	e07b      	b.n	8007bbc <_strtod_l+0x614>
 8007ac4:	07ea      	lsls	r2, r5, #31
 8007ac6:	d505      	bpl.n	8007ad4 <_strtod_l+0x52c>
 8007ac8:	9b04      	ldr	r3, [sp, #16]
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	f7f8 fd93 	bl	80005f8 <__aeabi_dmul>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	9a04      	ldr	r2, [sp, #16]
 8007ad6:	3208      	adds	r2, #8
 8007ad8:	f10a 0a01 	add.w	sl, sl, #1
 8007adc:	106d      	asrs	r5, r5, #1
 8007ade:	9204      	str	r2, [sp, #16]
 8007ae0:	e7cc      	b.n	8007a7c <_strtod_l+0x4d4>
 8007ae2:	d0ec      	beq.n	8007abe <_strtod_l+0x516>
 8007ae4:	426d      	negs	r5, r5
 8007ae6:	f015 020f 	ands.w	r2, r5, #15
 8007aea:	d00a      	beq.n	8007b02 <_strtod_l+0x55a>
 8007aec:	4b11      	ldr	r3, [pc, #68]	; (8007b34 <_strtod_l+0x58c>)
 8007aee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007af2:	4640      	mov	r0, r8
 8007af4:	4649      	mov	r1, r9
 8007af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007afa:	f7f8 fea7 	bl	800084c <__aeabi_ddiv>
 8007afe:	4680      	mov	r8, r0
 8007b00:	4689      	mov	r9, r1
 8007b02:	112d      	asrs	r5, r5, #4
 8007b04:	d0db      	beq.n	8007abe <_strtod_l+0x516>
 8007b06:	2d1f      	cmp	r5, #31
 8007b08:	dd1e      	ble.n	8007b48 <_strtod_l+0x5a0>
 8007b0a:	2500      	movs	r5, #0
 8007b0c:	46ab      	mov	fp, r5
 8007b0e:	9509      	str	r5, [sp, #36]	; 0x24
 8007b10:	9505      	str	r5, [sp, #20]
 8007b12:	2322      	movs	r3, #34	; 0x22
 8007b14:	f04f 0800 	mov.w	r8, #0
 8007b18:	f04f 0900 	mov.w	r9, #0
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	e78d      	b.n	8007a3c <_strtod_l+0x494>
 8007b20:	080094dd 	.word	0x080094dd
 8007b24:	08009704 	.word	0x08009704
 8007b28:	080094d5 	.word	0x080094d5
 8007b2c:	0800950c 	.word	0x0800950c
 8007b30:	08009895 	.word	0x08009895
 8007b34:	08009618 	.word	0x08009618
 8007b38:	080095f0 	.word	0x080095f0
 8007b3c:	7ff00000 	.word	0x7ff00000
 8007b40:	7ca00000 	.word	0x7ca00000
 8007b44:	7fefffff 	.word	0x7fefffff
 8007b48:	f015 0310 	ands.w	r3, r5, #16
 8007b4c:	bf18      	it	ne
 8007b4e:	236a      	movne	r3, #106	; 0x6a
 8007b50:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8007ef4 <_strtod_l+0x94c>
 8007b54:	9304      	str	r3, [sp, #16]
 8007b56:	4640      	mov	r0, r8
 8007b58:	4649      	mov	r1, r9
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	07ea      	lsls	r2, r5, #31
 8007b5e:	d504      	bpl.n	8007b6a <_strtod_l+0x5c2>
 8007b60:	e9da 2300 	ldrd	r2, r3, [sl]
 8007b64:	f7f8 fd48 	bl	80005f8 <__aeabi_dmul>
 8007b68:	2301      	movs	r3, #1
 8007b6a:	106d      	asrs	r5, r5, #1
 8007b6c:	f10a 0a08 	add.w	sl, sl, #8
 8007b70:	d1f4      	bne.n	8007b5c <_strtod_l+0x5b4>
 8007b72:	b10b      	cbz	r3, 8007b78 <_strtod_l+0x5d0>
 8007b74:	4680      	mov	r8, r0
 8007b76:	4689      	mov	r9, r1
 8007b78:	9b04      	ldr	r3, [sp, #16]
 8007b7a:	b1bb      	cbz	r3, 8007bac <_strtod_l+0x604>
 8007b7c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007b80:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	4649      	mov	r1, r9
 8007b88:	dd10      	ble.n	8007bac <_strtod_l+0x604>
 8007b8a:	2b1f      	cmp	r3, #31
 8007b8c:	f340 811e 	ble.w	8007dcc <_strtod_l+0x824>
 8007b90:	2b34      	cmp	r3, #52	; 0x34
 8007b92:	bfde      	ittt	le
 8007b94:	f04f 33ff 	movle.w	r3, #4294967295
 8007b98:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007b9c:	4093      	lslle	r3, r2
 8007b9e:	f04f 0800 	mov.w	r8, #0
 8007ba2:	bfcc      	ite	gt
 8007ba4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007ba8:	ea03 0901 	andle.w	r9, r3, r1
 8007bac:	2200      	movs	r2, #0
 8007bae:	2300      	movs	r3, #0
 8007bb0:	4640      	mov	r0, r8
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	f7f8 ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d1a6      	bne.n	8007b0a <_strtod_l+0x562>
 8007bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007bc2:	4633      	mov	r3, r6
 8007bc4:	465a      	mov	r2, fp
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f7ff f8cc 	bl	8006d64 <__s2b>
 8007bcc:	9009      	str	r0, [sp, #36]	; 0x24
 8007bce:	2800      	cmp	r0, #0
 8007bd0:	f43f af2a 	beq.w	8007a28 <_strtod_l+0x480>
 8007bd4:	9a08      	ldr	r2, [sp, #32]
 8007bd6:	9b05      	ldr	r3, [sp, #20]
 8007bd8:	2a00      	cmp	r2, #0
 8007bda:	eba3 0307 	sub.w	r3, r3, r7
 8007bde:	bfa8      	it	ge
 8007be0:	2300      	movge	r3, #0
 8007be2:	930c      	str	r3, [sp, #48]	; 0x30
 8007be4:	2500      	movs	r5, #0
 8007be6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007bea:	9312      	str	r3, [sp, #72]	; 0x48
 8007bec:	46ab      	mov	fp, r5
 8007bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	6859      	ldr	r1, [r3, #4]
 8007bf4:	f7ff f80e 	bl	8006c14 <_Balloc>
 8007bf8:	9005      	str	r0, [sp, #20]
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	f43f af18 	beq.w	8007a30 <_strtod_l+0x488>
 8007c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c02:	691a      	ldr	r2, [r3, #16]
 8007c04:	3202      	adds	r2, #2
 8007c06:	f103 010c 	add.w	r1, r3, #12
 8007c0a:	0092      	lsls	r2, r2, #2
 8007c0c:	300c      	adds	r0, #12
 8007c0e:	f000 fd87 	bl	8008720 <memcpy>
 8007c12:	ec49 8b10 	vmov	d0, r8, r9
 8007c16:	aa18      	add	r2, sp, #96	; 0x60
 8007c18:	a917      	add	r1, sp, #92	; 0x5c
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f7ff fbd6 	bl	80073cc <__d2b>
 8007c20:	ec49 8b18 	vmov	d8, r8, r9
 8007c24:	9016      	str	r0, [sp, #88]	; 0x58
 8007c26:	2800      	cmp	r0, #0
 8007c28:	f43f af02 	beq.w	8007a30 <_strtod_l+0x488>
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f7ff f930 	bl	8006e94 <__i2b>
 8007c34:	4683      	mov	fp, r0
 8007c36:	2800      	cmp	r0, #0
 8007c38:	f43f aefa 	beq.w	8007a30 <_strtod_l+0x488>
 8007c3c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007c3e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007c40:	2e00      	cmp	r6, #0
 8007c42:	bfab      	itete	ge
 8007c44:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007c46:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007c48:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007c4a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007c4e:	bfac      	ite	ge
 8007c50:	eb06 0a03 	addge.w	sl, r6, r3
 8007c54:	1b9f      	sublt	r7, r3, r6
 8007c56:	9b04      	ldr	r3, [sp, #16]
 8007c58:	1af6      	subs	r6, r6, r3
 8007c5a:	4416      	add	r6, r2
 8007c5c:	4ba0      	ldr	r3, [pc, #640]	; (8007ee0 <_strtod_l+0x938>)
 8007c5e:	3e01      	subs	r6, #1
 8007c60:	429e      	cmp	r6, r3
 8007c62:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007c66:	f280 80c4 	bge.w	8007df2 <_strtod_l+0x84a>
 8007c6a:	1b9b      	subs	r3, r3, r6
 8007c6c:	2b1f      	cmp	r3, #31
 8007c6e:	eba2 0203 	sub.w	r2, r2, r3
 8007c72:	f04f 0101 	mov.w	r1, #1
 8007c76:	f300 80b0 	bgt.w	8007dda <_strtod_l+0x832>
 8007c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c7e:	930e      	str	r3, [sp, #56]	; 0x38
 8007c80:	2300      	movs	r3, #0
 8007c82:	930d      	str	r3, [sp, #52]	; 0x34
 8007c84:	eb0a 0602 	add.w	r6, sl, r2
 8007c88:	9b04      	ldr	r3, [sp, #16]
 8007c8a:	45b2      	cmp	sl, r6
 8007c8c:	4417      	add	r7, r2
 8007c8e:	441f      	add	r7, r3
 8007c90:	4653      	mov	r3, sl
 8007c92:	bfa8      	it	ge
 8007c94:	4633      	movge	r3, r6
 8007c96:	42bb      	cmp	r3, r7
 8007c98:	bfa8      	it	ge
 8007c9a:	463b      	movge	r3, r7
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	bfc2      	ittt	gt
 8007ca0:	1af6      	subgt	r6, r6, r3
 8007ca2:	1aff      	subgt	r7, r7, r3
 8007ca4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007ca8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	dd17      	ble.n	8007cde <_strtod_l+0x736>
 8007cae:	4659      	mov	r1, fp
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f7ff f9ae 	bl	8007014 <__pow5mult>
 8007cb8:	4683      	mov	fp, r0
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	f43f aeb8 	beq.w	8007a30 <_strtod_l+0x488>
 8007cc0:	4601      	mov	r1, r0
 8007cc2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f7ff f8fb 	bl	8006ec0 <__multiply>
 8007cca:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	f43f aeaf 	beq.w	8007a30 <_strtod_l+0x488>
 8007cd2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	f7fe ffdd 	bl	8006c94 <_Bfree>
 8007cda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cdc:	9316      	str	r3, [sp, #88]	; 0x58
 8007cde:	2e00      	cmp	r6, #0
 8007ce0:	f300 808c 	bgt.w	8007dfc <_strtod_l+0x854>
 8007ce4:	9b08      	ldr	r3, [sp, #32]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	dd08      	ble.n	8007cfc <_strtod_l+0x754>
 8007cea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cec:	9905      	ldr	r1, [sp, #20]
 8007cee:	4620      	mov	r0, r4
 8007cf0:	f7ff f990 	bl	8007014 <__pow5mult>
 8007cf4:	9005      	str	r0, [sp, #20]
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	f43f ae9a 	beq.w	8007a30 <_strtod_l+0x488>
 8007cfc:	2f00      	cmp	r7, #0
 8007cfe:	dd08      	ble.n	8007d12 <_strtod_l+0x76a>
 8007d00:	9905      	ldr	r1, [sp, #20]
 8007d02:	463a      	mov	r2, r7
 8007d04:	4620      	mov	r0, r4
 8007d06:	f7ff f9df 	bl	80070c8 <__lshift>
 8007d0a:	9005      	str	r0, [sp, #20]
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	f43f ae8f 	beq.w	8007a30 <_strtod_l+0x488>
 8007d12:	f1ba 0f00 	cmp.w	sl, #0
 8007d16:	dd08      	ble.n	8007d2a <_strtod_l+0x782>
 8007d18:	4659      	mov	r1, fp
 8007d1a:	4652      	mov	r2, sl
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	f7ff f9d3 	bl	80070c8 <__lshift>
 8007d22:	4683      	mov	fp, r0
 8007d24:	2800      	cmp	r0, #0
 8007d26:	f43f ae83 	beq.w	8007a30 <_strtod_l+0x488>
 8007d2a:	9a05      	ldr	r2, [sp, #20]
 8007d2c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d2e:	4620      	mov	r0, r4
 8007d30:	f7ff fa52 	bl	80071d8 <__mdiff>
 8007d34:	4605      	mov	r5, r0
 8007d36:	2800      	cmp	r0, #0
 8007d38:	f43f ae7a 	beq.w	8007a30 <_strtod_l+0x488>
 8007d3c:	68c3      	ldr	r3, [r0, #12]
 8007d3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d40:	2300      	movs	r3, #0
 8007d42:	60c3      	str	r3, [r0, #12]
 8007d44:	4659      	mov	r1, fp
 8007d46:	f7ff fa2b 	bl	80071a0 <__mcmp>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	da60      	bge.n	8007e10 <_strtod_l+0x868>
 8007d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d50:	ea53 0308 	orrs.w	r3, r3, r8
 8007d54:	f040 8084 	bne.w	8007e60 <_strtod_l+0x8b8>
 8007d58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d17f      	bne.n	8007e60 <_strtod_l+0x8b8>
 8007d60:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d64:	0d1b      	lsrs	r3, r3, #20
 8007d66:	051b      	lsls	r3, r3, #20
 8007d68:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007d6c:	d978      	bls.n	8007e60 <_strtod_l+0x8b8>
 8007d6e:	696b      	ldr	r3, [r5, #20]
 8007d70:	b913      	cbnz	r3, 8007d78 <_strtod_l+0x7d0>
 8007d72:	692b      	ldr	r3, [r5, #16]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	dd73      	ble.n	8007e60 <_strtod_l+0x8b8>
 8007d78:	4629      	mov	r1, r5
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f7ff f9a3 	bl	80070c8 <__lshift>
 8007d82:	4659      	mov	r1, fp
 8007d84:	4605      	mov	r5, r0
 8007d86:	f7ff fa0b 	bl	80071a0 <__mcmp>
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	dd68      	ble.n	8007e60 <_strtod_l+0x8b8>
 8007d8e:	9904      	ldr	r1, [sp, #16]
 8007d90:	4a54      	ldr	r2, [pc, #336]	; (8007ee4 <_strtod_l+0x93c>)
 8007d92:	464b      	mov	r3, r9
 8007d94:	2900      	cmp	r1, #0
 8007d96:	f000 8084 	beq.w	8007ea2 <_strtod_l+0x8fa>
 8007d9a:	ea02 0109 	and.w	r1, r2, r9
 8007d9e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007da2:	dc7e      	bgt.n	8007ea2 <_strtod_l+0x8fa>
 8007da4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007da8:	f77f aeb3 	ble.w	8007b12 <_strtod_l+0x56a>
 8007dac:	4b4e      	ldr	r3, [pc, #312]	; (8007ee8 <_strtod_l+0x940>)
 8007dae:	4640      	mov	r0, r8
 8007db0:	4649      	mov	r1, r9
 8007db2:	2200      	movs	r2, #0
 8007db4:	f7f8 fc20 	bl	80005f8 <__aeabi_dmul>
 8007db8:	4b4a      	ldr	r3, [pc, #296]	; (8007ee4 <_strtod_l+0x93c>)
 8007dba:	400b      	ands	r3, r1
 8007dbc:	4680      	mov	r8, r0
 8007dbe:	4689      	mov	r9, r1
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f47f ae3f 	bne.w	8007a44 <_strtod_l+0x49c>
 8007dc6:	2322      	movs	r3, #34	; 0x22
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	e63b      	b.n	8007a44 <_strtod_l+0x49c>
 8007dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd4:	ea03 0808 	and.w	r8, r3, r8
 8007dd8:	e6e8      	b.n	8007bac <_strtod_l+0x604>
 8007dda:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007dde:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007de2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007de6:	36e2      	adds	r6, #226	; 0xe2
 8007de8:	fa01 f306 	lsl.w	r3, r1, r6
 8007dec:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007df0:	e748      	b.n	8007c84 <_strtod_l+0x6dc>
 8007df2:	2100      	movs	r1, #0
 8007df4:	2301      	movs	r3, #1
 8007df6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007dfa:	e743      	b.n	8007c84 <_strtod_l+0x6dc>
 8007dfc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007dfe:	4632      	mov	r2, r6
 8007e00:	4620      	mov	r0, r4
 8007e02:	f7ff f961 	bl	80070c8 <__lshift>
 8007e06:	9016      	str	r0, [sp, #88]	; 0x58
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	f47f af6b 	bne.w	8007ce4 <_strtod_l+0x73c>
 8007e0e:	e60f      	b.n	8007a30 <_strtod_l+0x488>
 8007e10:	46ca      	mov	sl, r9
 8007e12:	d171      	bne.n	8007ef8 <_strtod_l+0x950>
 8007e14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e1a:	b352      	cbz	r2, 8007e72 <_strtod_l+0x8ca>
 8007e1c:	4a33      	ldr	r2, [pc, #204]	; (8007eec <_strtod_l+0x944>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d12a      	bne.n	8007e78 <_strtod_l+0x8d0>
 8007e22:	9b04      	ldr	r3, [sp, #16]
 8007e24:	4641      	mov	r1, r8
 8007e26:	b1fb      	cbz	r3, 8007e68 <_strtod_l+0x8c0>
 8007e28:	4b2e      	ldr	r3, [pc, #184]	; (8007ee4 <_strtod_l+0x93c>)
 8007e2a:	ea09 0303 	and.w	r3, r9, r3
 8007e2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e32:	f04f 32ff 	mov.w	r2, #4294967295
 8007e36:	d81a      	bhi.n	8007e6e <_strtod_l+0x8c6>
 8007e38:	0d1b      	lsrs	r3, r3, #20
 8007e3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e42:	4299      	cmp	r1, r3
 8007e44:	d118      	bne.n	8007e78 <_strtod_l+0x8d0>
 8007e46:	4b2a      	ldr	r3, [pc, #168]	; (8007ef0 <_strtod_l+0x948>)
 8007e48:	459a      	cmp	sl, r3
 8007e4a:	d102      	bne.n	8007e52 <_strtod_l+0x8aa>
 8007e4c:	3101      	adds	r1, #1
 8007e4e:	f43f adef 	beq.w	8007a30 <_strtod_l+0x488>
 8007e52:	4b24      	ldr	r3, [pc, #144]	; (8007ee4 <_strtod_l+0x93c>)
 8007e54:	ea0a 0303 	and.w	r3, sl, r3
 8007e58:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007e5c:	f04f 0800 	mov.w	r8, #0
 8007e60:	9b04      	ldr	r3, [sp, #16]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1a2      	bne.n	8007dac <_strtod_l+0x804>
 8007e66:	e5ed      	b.n	8007a44 <_strtod_l+0x49c>
 8007e68:	f04f 33ff 	mov.w	r3, #4294967295
 8007e6c:	e7e9      	b.n	8007e42 <_strtod_l+0x89a>
 8007e6e:	4613      	mov	r3, r2
 8007e70:	e7e7      	b.n	8007e42 <_strtod_l+0x89a>
 8007e72:	ea53 0308 	orrs.w	r3, r3, r8
 8007e76:	d08a      	beq.n	8007d8e <_strtod_l+0x7e6>
 8007e78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e7a:	b1e3      	cbz	r3, 8007eb6 <_strtod_l+0x90e>
 8007e7c:	ea13 0f0a 	tst.w	r3, sl
 8007e80:	d0ee      	beq.n	8007e60 <_strtod_l+0x8b8>
 8007e82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e84:	9a04      	ldr	r2, [sp, #16]
 8007e86:	4640      	mov	r0, r8
 8007e88:	4649      	mov	r1, r9
 8007e8a:	b1c3      	cbz	r3, 8007ebe <_strtod_l+0x916>
 8007e8c:	f7ff fb6f 	bl	800756e <sulp>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	ec51 0b18 	vmov	r0, r1, d8
 8007e98:	f7f8 f9f8 	bl	800028c <__adddf3>
 8007e9c:	4680      	mov	r8, r0
 8007e9e:	4689      	mov	r9, r1
 8007ea0:	e7de      	b.n	8007e60 <_strtod_l+0x8b8>
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007ea8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007eac:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007eb0:	f04f 38ff 	mov.w	r8, #4294967295
 8007eb4:	e7d4      	b.n	8007e60 <_strtod_l+0x8b8>
 8007eb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eb8:	ea13 0f08 	tst.w	r3, r8
 8007ebc:	e7e0      	b.n	8007e80 <_strtod_l+0x8d8>
 8007ebe:	f7ff fb56 	bl	800756e <sulp>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	ec51 0b18 	vmov	r0, r1, d8
 8007eca:	f7f8 f9dd 	bl	8000288 <__aeabi_dsub>
 8007ece:	2200      	movs	r2, #0
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	4680      	mov	r8, r0
 8007ed4:	4689      	mov	r9, r1
 8007ed6:	f7f8 fdf7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	d0c0      	beq.n	8007e60 <_strtod_l+0x8b8>
 8007ede:	e618      	b.n	8007b12 <_strtod_l+0x56a>
 8007ee0:	fffffc02 	.word	0xfffffc02
 8007ee4:	7ff00000 	.word	0x7ff00000
 8007ee8:	39500000 	.word	0x39500000
 8007eec:	000fffff 	.word	0x000fffff
 8007ef0:	7fefffff 	.word	0x7fefffff
 8007ef4:	08009718 	.word	0x08009718
 8007ef8:	4659      	mov	r1, fp
 8007efa:	4628      	mov	r0, r5
 8007efc:	f7ff fac0 	bl	8007480 <__ratio>
 8007f00:	ec57 6b10 	vmov	r6, r7, d0
 8007f04:	ee10 0a10 	vmov	r0, s0
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007f0e:	4639      	mov	r1, r7
 8007f10:	f7f8 fdee 	bl	8000af0 <__aeabi_dcmple>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	d071      	beq.n	8007ffc <_strtod_l+0xa54>
 8007f18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d17c      	bne.n	8008018 <_strtod_l+0xa70>
 8007f1e:	f1b8 0f00 	cmp.w	r8, #0
 8007f22:	d15a      	bne.n	8007fda <_strtod_l+0xa32>
 8007f24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d15d      	bne.n	8007fe8 <_strtod_l+0xa40>
 8007f2c:	4b90      	ldr	r3, [pc, #576]	; (8008170 <_strtod_l+0xbc8>)
 8007f2e:	2200      	movs	r2, #0
 8007f30:	4630      	mov	r0, r6
 8007f32:	4639      	mov	r1, r7
 8007f34:	f7f8 fdd2 	bl	8000adc <__aeabi_dcmplt>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	d15c      	bne.n	8007ff6 <_strtod_l+0xa4e>
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	4639      	mov	r1, r7
 8007f40:	4b8c      	ldr	r3, [pc, #560]	; (8008174 <_strtod_l+0xbcc>)
 8007f42:	2200      	movs	r2, #0
 8007f44:	f7f8 fb58 	bl	80005f8 <__aeabi_dmul>
 8007f48:	4606      	mov	r6, r0
 8007f4a:	460f      	mov	r7, r1
 8007f4c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007f50:	9606      	str	r6, [sp, #24]
 8007f52:	9307      	str	r3, [sp, #28]
 8007f54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f58:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007f5c:	4b86      	ldr	r3, [pc, #536]	; (8008178 <_strtod_l+0xbd0>)
 8007f5e:	ea0a 0303 	and.w	r3, sl, r3
 8007f62:	930d      	str	r3, [sp, #52]	; 0x34
 8007f64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f66:	4b85      	ldr	r3, [pc, #532]	; (800817c <_strtod_l+0xbd4>)
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	f040 8090 	bne.w	800808e <_strtod_l+0xae6>
 8007f6e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007f72:	ec49 8b10 	vmov	d0, r8, r9
 8007f76:	f7ff f9b9 	bl	80072ec <__ulp>
 8007f7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f7e:	ec51 0b10 	vmov	r0, r1, d0
 8007f82:	f7f8 fb39 	bl	80005f8 <__aeabi_dmul>
 8007f86:	4642      	mov	r2, r8
 8007f88:	464b      	mov	r3, r9
 8007f8a:	f7f8 f97f 	bl	800028c <__adddf3>
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4979      	ldr	r1, [pc, #484]	; (8008178 <_strtod_l+0xbd0>)
 8007f92:	4a7b      	ldr	r2, [pc, #492]	; (8008180 <_strtod_l+0xbd8>)
 8007f94:	4019      	ands	r1, r3
 8007f96:	4291      	cmp	r1, r2
 8007f98:	4680      	mov	r8, r0
 8007f9a:	d944      	bls.n	8008026 <_strtod_l+0xa7e>
 8007f9c:	ee18 2a90 	vmov	r2, s17
 8007fa0:	4b78      	ldr	r3, [pc, #480]	; (8008184 <_strtod_l+0xbdc>)
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d104      	bne.n	8007fb0 <_strtod_l+0xa08>
 8007fa6:	ee18 3a10 	vmov	r3, s16
 8007faa:	3301      	adds	r3, #1
 8007fac:	f43f ad40 	beq.w	8007a30 <_strtod_l+0x488>
 8007fb0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008184 <_strtod_l+0xbdc>
 8007fb4:	f04f 38ff 	mov.w	r8, #4294967295
 8007fb8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f7fe fe6a 	bl	8006c94 <_Bfree>
 8007fc0:	9905      	ldr	r1, [sp, #20]
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f7fe fe66 	bl	8006c94 <_Bfree>
 8007fc8:	4659      	mov	r1, fp
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f7fe fe62 	bl	8006c94 <_Bfree>
 8007fd0:	4629      	mov	r1, r5
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	f7fe fe5e 	bl	8006c94 <_Bfree>
 8007fd8:	e609      	b.n	8007bee <_strtod_l+0x646>
 8007fda:	f1b8 0f01 	cmp.w	r8, #1
 8007fde:	d103      	bne.n	8007fe8 <_strtod_l+0xa40>
 8007fe0:	f1b9 0f00 	cmp.w	r9, #0
 8007fe4:	f43f ad95 	beq.w	8007b12 <_strtod_l+0x56a>
 8007fe8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008140 <_strtod_l+0xb98>
 8007fec:	4f60      	ldr	r7, [pc, #384]	; (8008170 <_strtod_l+0xbc8>)
 8007fee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007ff2:	2600      	movs	r6, #0
 8007ff4:	e7ae      	b.n	8007f54 <_strtod_l+0x9ac>
 8007ff6:	4f5f      	ldr	r7, [pc, #380]	; (8008174 <_strtod_l+0xbcc>)
 8007ff8:	2600      	movs	r6, #0
 8007ffa:	e7a7      	b.n	8007f4c <_strtod_l+0x9a4>
 8007ffc:	4b5d      	ldr	r3, [pc, #372]	; (8008174 <_strtod_l+0xbcc>)
 8007ffe:	4630      	mov	r0, r6
 8008000:	4639      	mov	r1, r7
 8008002:	2200      	movs	r2, #0
 8008004:	f7f8 faf8 	bl	80005f8 <__aeabi_dmul>
 8008008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800800a:	4606      	mov	r6, r0
 800800c:	460f      	mov	r7, r1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d09c      	beq.n	8007f4c <_strtod_l+0x9a4>
 8008012:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008016:	e79d      	b.n	8007f54 <_strtod_l+0x9ac>
 8008018:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8008148 <_strtod_l+0xba0>
 800801c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008020:	ec57 6b17 	vmov	r6, r7, d7
 8008024:	e796      	b.n	8007f54 <_strtod_l+0x9ac>
 8008026:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800802a:	9b04      	ldr	r3, [sp, #16]
 800802c:	46ca      	mov	sl, r9
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1c2      	bne.n	8007fb8 <_strtod_l+0xa10>
 8008032:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008036:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008038:	0d1b      	lsrs	r3, r3, #20
 800803a:	051b      	lsls	r3, r3, #20
 800803c:	429a      	cmp	r2, r3
 800803e:	d1bb      	bne.n	8007fb8 <_strtod_l+0xa10>
 8008040:	4630      	mov	r0, r6
 8008042:	4639      	mov	r1, r7
 8008044:	f7f8 fe20 	bl	8000c88 <__aeabi_d2lz>
 8008048:	f7f8 faa8 	bl	800059c <__aeabi_l2d>
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	4630      	mov	r0, r6
 8008052:	4639      	mov	r1, r7
 8008054:	f7f8 f918 	bl	8000288 <__aeabi_dsub>
 8008058:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800805a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800805e:	ea43 0308 	orr.w	r3, r3, r8
 8008062:	4313      	orrs	r3, r2
 8008064:	4606      	mov	r6, r0
 8008066:	460f      	mov	r7, r1
 8008068:	d054      	beq.n	8008114 <_strtod_l+0xb6c>
 800806a:	a339      	add	r3, pc, #228	; (adr r3, 8008150 <_strtod_l+0xba8>)
 800806c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008070:	f7f8 fd34 	bl	8000adc <__aeabi_dcmplt>
 8008074:	2800      	cmp	r0, #0
 8008076:	f47f ace5 	bne.w	8007a44 <_strtod_l+0x49c>
 800807a:	a337      	add	r3, pc, #220	; (adr r3, 8008158 <_strtod_l+0xbb0>)
 800807c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008080:	4630      	mov	r0, r6
 8008082:	4639      	mov	r1, r7
 8008084:	f7f8 fd48 	bl	8000b18 <__aeabi_dcmpgt>
 8008088:	2800      	cmp	r0, #0
 800808a:	d095      	beq.n	8007fb8 <_strtod_l+0xa10>
 800808c:	e4da      	b.n	8007a44 <_strtod_l+0x49c>
 800808e:	9b04      	ldr	r3, [sp, #16]
 8008090:	b333      	cbz	r3, 80080e0 <_strtod_l+0xb38>
 8008092:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008094:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008098:	d822      	bhi.n	80080e0 <_strtod_l+0xb38>
 800809a:	a331      	add	r3, pc, #196	; (adr r3, 8008160 <_strtod_l+0xbb8>)
 800809c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a0:	4630      	mov	r0, r6
 80080a2:	4639      	mov	r1, r7
 80080a4:	f7f8 fd24 	bl	8000af0 <__aeabi_dcmple>
 80080a8:	b1a0      	cbz	r0, 80080d4 <_strtod_l+0xb2c>
 80080aa:	4639      	mov	r1, r7
 80080ac:	4630      	mov	r0, r6
 80080ae:	f7f8 fd7b 	bl	8000ba8 <__aeabi_d2uiz>
 80080b2:	2801      	cmp	r0, #1
 80080b4:	bf38      	it	cc
 80080b6:	2001      	movcc	r0, #1
 80080b8:	f7f8 fa24 	bl	8000504 <__aeabi_ui2d>
 80080bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080be:	4606      	mov	r6, r0
 80080c0:	460f      	mov	r7, r1
 80080c2:	bb23      	cbnz	r3, 800810e <_strtod_l+0xb66>
 80080c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080c8:	9010      	str	r0, [sp, #64]	; 0x40
 80080ca:	9311      	str	r3, [sp, #68]	; 0x44
 80080cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80080d0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80080d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080d8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80080dc:	1a9b      	subs	r3, r3, r2
 80080de:	930f      	str	r3, [sp, #60]	; 0x3c
 80080e0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80080e4:	eeb0 0a48 	vmov.f32	s0, s16
 80080e8:	eef0 0a68 	vmov.f32	s1, s17
 80080ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80080f0:	f7ff f8fc 	bl	80072ec <__ulp>
 80080f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80080f8:	ec53 2b10 	vmov	r2, r3, d0
 80080fc:	f7f8 fa7c 	bl	80005f8 <__aeabi_dmul>
 8008100:	ec53 2b18 	vmov	r2, r3, d8
 8008104:	f7f8 f8c2 	bl	800028c <__adddf3>
 8008108:	4680      	mov	r8, r0
 800810a:	4689      	mov	r9, r1
 800810c:	e78d      	b.n	800802a <_strtod_l+0xa82>
 800810e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008112:	e7db      	b.n	80080cc <_strtod_l+0xb24>
 8008114:	a314      	add	r3, pc, #80	; (adr r3, 8008168 <_strtod_l+0xbc0>)
 8008116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811a:	f7f8 fcdf 	bl	8000adc <__aeabi_dcmplt>
 800811e:	e7b3      	b.n	8008088 <_strtod_l+0xae0>
 8008120:	2300      	movs	r3, #0
 8008122:	930a      	str	r3, [sp, #40]	; 0x28
 8008124:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008126:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008128:	6013      	str	r3, [r2, #0]
 800812a:	f7ff ba7c 	b.w	8007626 <_strtod_l+0x7e>
 800812e:	2a65      	cmp	r2, #101	; 0x65
 8008130:	f43f ab75 	beq.w	800781e <_strtod_l+0x276>
 8008134:	2a45      	cmp	r2, #69	; 0x45
 8008136:	f43f ab72 	beq.w	800781e <_strtod_l+0x276>
 800813a:	2301      	movs	r3, #1
 800813c:	f7ff bbaa 	b.w	8007894 <_strtod_l+0x2ec>
 8008140:	00000000 	.word	0x00000000
 8008144:	bff00000 	.word	0xbff00000
 8008148:	00000000 	.word	0x00000000
 800814c:	3ff00000 	.word	0x3ff00000
 8008150:	94a03595 	.word	0x94a03595
 8008154:	3fdfffff 	.word	0x3fdfffff
 8008158:	35afe535 	.word	0x35afe535
 800815c:	3fe00000 	.word	0x3fe00000
 8008160:	ffc00000 	.word	0xffc00000
 8008164:	41dfffff 	.word	0x41dfffff
 8008168:	94a03595 	.word	0x94a03595
 800816c:	3fcfffff 	.word	0x3fcfffff
 8008170:	3ff00000 	.word	0x3ff00000
 8008174:	3fe00000 	.word	0x3fe00000
 8008178:	7ff00000 	.word	0x7ff00000
 800817c:	7fe00000 	.word	0x7fe00000
 8008180:	7c9fffff 	.word	0x7c9fffff
 8008184:	7fefffff 	.word	0x7fefffff

08008188 <_strtod_r>:
 8008188:	4b01      	ldr	r3, [pc, #4]	; (8008190 <_strtod_r+0x8>)
 800818a:	f7ff ba0d 	b.w	80075a8 <_strtod_l>
 800818e:	bf00      	nop
 8008190:	200001f8 	.word	0x200001f8

08008194 <_strtol_l.constprop.0>:
 8008194:	2b01      	cmp	r3, #1
 8008196:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800819a:	d001      	beq.n	80081a0 <_strtol_l.constprop.0+0xc>
 800819c:	2b24      	cmp	r3, #36	; 0x24
 800819e:	d906      	bls.n	80081ae <_strtol_l.constprop.0+0x1a>
 80081a0:	f7fd fd88 	bl	8005cb4 <__errno>
 80081a4:	2316      	movs	r3, #22
 80081a6:	6003      	str	r3, [r0, #0]
 80081a8:	2000      	movs	r0, #0
 80081aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ae:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008294 <_strtol_l.constprop.0+0x100>
 80081b2:	460d      	mov	r5, r1
 80081b4:	462e      	mov	r6, r5
 80081b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081ba:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80081be:	f017 0708 	ands.w	r7, r7, #8
 80081c2:	d1f7      	bne.n	80081b4 <_strtol_l.constprop.0+0x20>
 80081c4:	2c2d      	cmp	r4, #45	; 0x2d
 80081c6:	d132      	bne.n	800822e <_strtol_l.constprop.0+0x9a>
 80081c8:	782c      	ldrb	r4, [r5, #0]
 80081ca:	2701      	movs	r7, #1
 80081cc:	1cb5      	adds	r5, r6, #2
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d05b      	beq.n	800828a <_strtol_l.constprop.0+0xf6>
 80081d2:	2b10      	cmp	r3, #16
 80081d4:	d109      	bne.n	80081ea <_strtol_l.constprop.0+0x56>
 80081d6:	2c30      	cmp	r4, #48	; 0x30
 80081d8:	d107      	bne.n	80081ea <_strtol_l.constprop.0+0x56>
 80081da:	782c      	ldrb	r4, [r5, #0]
 80081dc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80081e0:	2c58      	cmp	r4, #88	; 0x58
 80081e2:	d14d      	bne.n	8008280 <_strtol_l.constprop.0+0xec>
 80081e4:	786c      	ldrb	r4, [r5, #1]
 80081e6:	2310      	movs	r3, #16
 80081e8:	3502      	adds	r5, #2
 80081ea:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80081ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80081f2:	f04f 0e00 	mov.w	lr, #0
 80081f6:	fbb8 f9f3 	udiv	r9, r8, r3
 80081fa:	4676      	mov	r6, lr
 80081fc:	fb03 8a19 	mls	sl, r3, r9, r8
 8008200:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008204:	f1bc 0f09 	cmp.w	ip, #9
 8008208:	d816      	bhi.n	8008238 <_strtol_l.constprop.0+0xa4>
 800820a:	4664      	mov	r4, ip
 800820c:	42a3      	cmp	r3, r4
 800820e:	dd24      	ble.n	800825a <_strtol_l.constprop.0+0xc6>
 8008210:	f1be 3fff 	cmp.w	lr, #4294967295
 8008214:	d008      	beq.n	8008228 <_strtol_l.constprop.0+0x94>
 8008216:	45b1      	cmp	r9, r6
 8008218:	d31c      	bcc.n	8008254 <_strtol_l.constprop.0+0xc0>
 800821a:	d101      	bne.n	8008220 <_strtol_l.constprop.0+0x8c>
 800821c:	45a2      	cmp	sl, r4
 800821e:	db19      	blt.n	8008254 <_strtol_l.constprop.0+0xc0>
 8008220:	fb06 4603 	mla	r6, r6, r3, r4
 8008224:	f04f 0e01 	mov.w	lr, #1
 8008228:	f815 4b01 	ldrb.w	r4, [r5], #1
 800822c:	e7e8      	b.n	8008200 <_strtol_l.constprop.0+0x6c>
 800822e:	2c2b      	cmp	r4, #43	; 0x2b
 8008230:	bf04      	itt	eq
 8008232:	782c      	ldrbeq	r4, [r5, #0]
 8008234:	1cb5      	addeq	r5, r6, #2
 8008236:	e7ca      	b.n	80081ce <_strtol_l.constprop.0+0x3a>
 8008238:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800823c:	f1bc 0f19 	cmp.w	ip, #25
 8008240:	d801      	bhi.n	8008246 <_strtol_l.constprop.0+0xb2>
 8008242:	3c37      	subs	r4, #55	; 0x37
 8008244:	e7e2      	b.n	800820c <_strtol_l.constprop.0+0x78>
 8008246:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800824a:	f1bc 0f19 	cmp.w	ip, #25
 800824e:	d804      	bhi.n	800825a <_strtol_l.constprop.0+0xc6>
 8008250:	3c57      	subs	r4, #87	; 0x57
 8008252:	e7db      	b.n	800820c <_strtol_l.constprop.0+0x78>
 8008254:	f04f 3eff 	mov.w	lr, #4294967295
 8008258:	e7e6      	b.n	8008228 <_strtol_l.constprop.0+0x94>
 800825a:	f1be 3fff 	cmp.w	lr, #4294967295
 800825e:	d105      	bne.n	800826c <_strtol_l.constprop.0+0xd8>
 8008260:	2322      	movs	r3, #34	; 0x22
 8008262:	6003      	str	r3, [r0, #0]
 8008264:	4646      	mov	r6, r8
 8008266:	b942      	cbnz	r2, 800827a <_strtol_l.constprop.0+0xe6>
 8008268:	4630      	mov	r0, r6
 800826a:	e79e      	b.n	80081aa <_strtol_l.constprop.0+0x16>
 800826c:	b107      	cbz	r7, 8008270 <_strtol_l.constprop.0+0xdc>
 800826e:	4276      	negs	r6, r6
 8008270:	2a00      	cmp	r2, #0
 8008272:	d0f9      	beq.n	8008268 <_strtol_l.constprop.0+0xd4>
 8008274:	f1be 0f00 	cmp.w	lr, #0
 8008278:	d000      	beq.n	800827c <_strtol_l.constprop.0+0xe8>
 800827a:	1e69      	subs	r1, r5, #1
 800827c:	6011      	str	r1, [r2, #0]
 800827e:	e7f3      	b.n	8008268 <_strtol_l.constprop.0+0xd4>
 8008280:	2430      	movs	r4, #48	; 0x30
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1b1      	bne.n	80081ea <_strtol_l.constprop.0+0x56>
 8008286:	2308      	movs	r3, #8
 8008288:	e7af      	b.n	80081ea <_strtol_l.constprop.0+0x56>
 800828a:	2c30      	cmp	r4, #48	; 0x30
 800828c:	d0a5      	beq.n	80081da <_strtol_l.constprop.0+0x46>
 800828e:	230a      	movs	r3, #10
 8008290:	e7ab      	b.n	80081ea <_strtol_l.constprop.0+0x56>
 8008292:	bf00      	nop
 8008294:	08009741 	.word	0x08009741

08008298 <_strtol_r>:
 8008298:	f7ff bf7c 	b.w	8008194 <_strtol_l.constprop.0>

0800829c <__ssputs_r>:
 800829c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a0:	688e      	ldr	r6, [r1, #8]
 80082a2:	461f      	mov	r7, r3
 80082a4:	42be      	cmp	r6, r7
 80082a6:	680b      	ldr	r3, [r1, #0]
 80082a8:	4682      	mov	sl, r0
 80082aa:	460c      	mov	r4, r1
 80082ac:	4690      	mov	r8, r2
 80082ae:	d82c      	bhi.n	800830a <__ssputs_r+0x6e>
 80082b0:	898a      	ldrh	r2, [r1, #12]
 80082b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80082b6:	d026      	beq.n	8008306 <__ssputs_r+0x6a>
 80082b8:	6965      	ldr	r5, [r4, #20]
 80082ba:	6909      	ldr	r1, [r1, #16]
 80082bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082c0:	eba3 0901 	sub.w	r9, r3, r1
 80082c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082c8:	1c7b      	adds	r3, r7, #1
 80082ca:	444b      	add	r3, r9
 80082cc:	106d      	asrs	r5, r5, #1
 80082ce:	429d      	cmp	r5, r3
 80082d0:	bf38      	it	cc
 80082d2:	461d      	movcc	r5, r3
 80082d4:	0553      	lsls	r3, r2, #21
 80082d6:	d527      	bpl.n	8008328 <__ssputs_r+0x8c>
 80082d8:	4629      	mov	r1, r5
 80082da:	f7fe fc0f 	bl	8006afc <_malloc_r>
 80082de:	4606      	mov	r6, r0
 80082e0:	b360      	cbz	r0, 800833c <__ssputs_r+0xa0>
 80082e2:	6921      	ldr	r1, [r4, #16]
 80082e4:	464a      	mov	r2, r9
 80082e6:	f000 fa1b 	bl	8008720 <memcpy>
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082f4:	81a3      	strh	r3, [r4, #12]
 80082f6:	6126      	str	r6, [r4, #16]
 80082f8:	6165      	str	r5, [r4, #20]
 80082fa:	444e      	add	r6, r9
 80082fc:	eba5 0509 	sub.w	r5, r5, r9
 8008300:	6026      	str	r6, [r4, #0]
 8008302:	60a5      	str	r5, [r4, #8]
 8008304:	463e      	mov	r6, r7
 8008306:	42be      	cmp	r6, r7
 8008308:	d900      	bls.n	800830c <__ssputs_r+0x70>
 800830a:	463e      	mov	r6, r7
 800830c:	6820      	ldr	r0, [r4, #0]
 800830e:	4632      	mov	r2, r6
 8008310:	4641      	mov	r1, r8
 8008312:	f000 f9c9 	bl	80086a8 <memmove>
 8008316:	68a3      	ldr	r3, [r4, #8]
 8008318:	1b9b      	subs	r3, r3, r6
 800831a:	60a3      	str	r3, [r4, #8]
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	4433      	add	r3, r6
 8008320:	6023      	str	r3, [r4, #0]
 8008322:	2000      	movs	r0, #0
 8008324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008328:	462a      	mov	r2, r5
 800832a:	f000 fdae 	bl	8008e8a <_realloc_r>
 800832e:	4606      	mov	r6, r0
 8008330:	2800      	cmp	r0, #0
 8008332:	d1e0      	bne.n	80082f6 <__ssputs_r+0x5a>
 8008334:	6921      	ldr	r1, [r4, #16]
 8008336:	4650      	mov	r0, sl
 8008338:	f7fe fb6c 	bl	8006a14 <_free_r>
 800833c:	230c      	movs	r3, #12
 800833e:	f8ca 3000 	str.w	r3, [sl]
 8008342:	89a3      	ldrh	r3, [r4, #12]
 8008344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008348:	81a3      	strh	r3, [r4, #12]
 800834a:	f04f 30ff 	mov.w	r0, #4294967295
 800834e:	e7e9      	b.n	8008324 <__ssputs_r+0x88>

08008350 <_svfiprintf_r>:
 8008350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008354:	4698      	mov	r8, r3
 8008356:	898b      	ldrh	r3, [r1, #12]
 8008358:	061b      	lsls	r3, r3, #24
 800835a:	b09d      	sub	sp, #116	; 0x74
 800835c:	4607      	mov	r7, r0
 800835e:	460d      	mov	r5, r1
 8008360:	4614      	mov	r4, r2
 8008362:	d50e      	bpl.n	8008382 <_svfiprintf_r+0x32>
 8008364:	690b      	ldr	r3, [r1, #16]
 8008366:	b963      	cbnz	r3, 8008382 <_svfiprintf_r+0x32>
 8008368:	2140      	movs	r1, #64	; 0x40
 800836a:	f7fe fbc7 	bl	8006afc <_malloc_r>
 800836e:	6028      	str	r0, [r5, #0]
 8008370:	6128      	str	r0, [r5, #16]
 8008372:	b920      	cbnz	r0, 800837e <_svfiprintf_r+0x2e>
 8008374:	230c      	movs	r3, #12
 8008376:	603b      	str	r3, [r7, #0]
 8008378:	f04f 30ff 	mov.w	r0, #4294967295
 800837c:	e0d0      	b.n	8008520 <_svfiprintf_r+0x1d0>
 800837e:	2340      	movs	r3, #64	; 0x40
 8008380:	616b      	str	r3, [r5, #20]
 8008382:	2300      	movs	r3, #0
 8008384:	9309      	str	r3, [sp, #36]	; 0x24
 8008386:	2320      	movs	r3, #32
 8008388:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800838c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008390:	2330      	movs	r3, #48	; 0x30
 8008392:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008538 <_svfiprintf_r+0x1e8>
 8008396:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800839a:	f04f 0901 	mov.w	r9, #1
 800839e:	4623      	mov	r3, r4
 80083a0:	469a      	mov	sl, r3
 80083a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083a6:	b10a      	cbz	r2, 80083ac <_svfiprintf_r+0x5c>
 80083a8:	2a25      	cmp	r2, #37	; 0x25
 80083aa:	d1f9      	bne.n	80083a0 <_svfiprintf_r+0x50>
 80083ac:	ebba 0b04 	subs.w	fp, sl, r4
 80083b0:	d00b      	beq.n	80083ca <_svfiprintf_r+0x7a>
 80083b2:	465b      	mov	r3, fp
 80083b4:	4622      	mov	r2, r4
 80083b6:	4629      	mov	r1, r5
 80083b8:	4638      	mov	r0, r7
 80083ba:	f7ff ff6f 	bl	800829c <__ssputs_r>
 80083be:	3001      	adds	r0, #1
 80083c0:	f000 80a9 	beq.w	8008516 <_svfiprintf_r+0x1c6>
 80083c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083c6:	445a      	add	r2, fp
 80083c8:	9209      	str	r2, [sp, #36]	; 0x24
 80083ca:	f89a 3000 	ldrb.w	r3, [sl]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f000 80a1 	beq.w	8008516 <_svfiprintf_r+0x1c6>
 80083d4:	2300      	movs	r3, #0
 80083d6:	f04f 32ff 	mov.w	r2, #4294967295
 80083da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083de:	f10a 0a01 	add.w	sl, sl, #1
 80083e2:	9304      	str	r3, [sp, #16]
 80083e4:	9307      	str	r3, [sp, #28]
 80083e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083ea:	931a      	str	r3, [sp, #104]	; 0x68
 80083ec:	4654      	mov	r4, sl
 80083ee:	2205      	movs	r2, #5
 80083f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083f4:	4850      	ldr	r0, [pc, #320]	; (8008538 <_svfiprintf_r+0x1e8>)
 80083f6:	f7f7 feeb 	bl	80001d0 <memchr>
 80083fa:	9a04      	ldr	r2, [sp, #16]
 80083fc:	b9d8      	cbnz	r0, 8008436 <_svfiprintf_r+0xe6>
 80083fe:	06d0      	lsls	r0, r2, #27
 8008400:	bf44      	itt	mi
 8008402:	2320      	movmi	r3, #32
 8008404:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008408:	0711      	lsls	r1, r2, #28
 800840a:	bf44      	itt	mi
 800840c:	232b      	movmi	r3, #43	; 0x2b
 800840e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008412:	f89a 3000 	ldrb.w	r3, [sl]
 8008416:	2b2a      	cmp	r3, #42	; 0x2a
 8008418:	d015      	beq.n	8008446 <_svfiprintf_r+0xf6>
 800841a:	9a07      	ldr	r2, [sp, #28]
 800841c:	4654      	mov	r4, sl
 800841e:	2000      	movs	r0, #0
 8008420:	f04f 0c0a 	mov.w	ip, #10
 8008424:	4621      	mov	r1, r4
 8008426:	f811 3b01 	ldrb.w	r3, [r1], #1
 800842a:	3b30      	subs	r3, #48	; 0x30
 800842c:	2b09      	cmp	r3, #9
 800842e:	d94d      	bls.n	80084cc <_svfiprintf_r+0x17c>
 8008430:	b1b0      	cbz	r0, 8008460 <_svfiprintf_r+0x110>
 8008432:	9207      	str	r2, [sp, #28]
 8008434:	e014      	b.n	8008460 <_svfiprintf_r+0x110>
 8008436:	eba0 0308 	sub.w	r3, r0, r8
 800843a:	fa09 f303 	lsl.w	r3, r9, r3
 800843e:	4313      	orrs	r3, r2
 8008440:	9304      	str	r3, [sp, #16]
 8008442:	46a2      	mov	sl, r4
 8008444:	e7d2      	b.n	80083ec <_svfiprintf_r+0x9c>
 8008446:	9b03      	ldr	r3, [sp, #12]
 8008448:	1d19      	adds	r1, r3, #4
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	9103      	str	r1, [sp, #12]
 800844e:	2b00      	cmp	r3, #0
 8008450:	bfbb      	ittet	lt
 8008452:	425b      	neglt	r3, r3
 8008454:	f042 0202 	orrlt.w	r2, r2, #2
 8008458:	9307      	strge	r3, [sp, #28]
 800845a:	9307      	strlt	r3, [sp, #28]
 800845c:	bfb8      	it	lt
 800845e:	9204      	strlt	r2, [sp, #16]
 8008460:	7823      	ldrb	r3, [r4, #0]
 8008462:	2b2e      	cmp	r3, #46	; 0x2e
 8008464:	d10c      	bne.n	8008480 <_svfiprintf_r+0x130>
 8008466:	7863      	ldrb	r3, [r4, #1]
 8008468:	2b2a      	cmp	r3, #42	; 0x2a
 800846a:	d134      	bne.n	80084d6 <_svfiprintf_r+0x186>
 800846c:	9b03      	ldr	r3, [sp, #12]
 800846e:	1d1a      	adds	r2, r3, #4
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	9203      	str	r2, [sp, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	bfb8      	it	lt
 8008478:	f04f 33ff 	movlt.w	r3, #4294967295
 800847c:	3402      	adds	r4, #2
 800847e:	9305      	str	r3, [sp, #20]
 8008480:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008548 <_svfiprintf_r+0x1f8>
 8008484:	7821      	ldrb	r1, [r4, #0]
 8008486:	2203      	movs	r2, #3
 8008488:	4650      	mov	r0, sl
 800848a:	f7f7 fea1 	bl	80001d0 <memchr>
 800848e:	b138      	cbz	r0, 80084a0 <_svfiprintf_r+0x150>
 8008490:	9b04      	ldr	r3, [sp, #16]
 8008492:	eba0 000a 	sub.w	r0, r0, sl
 8008496:	2240      	movs	r2, #64	; 0x40
 8008498:	4082      	lsls	r2, r0
 800849a:	4313      	orrs	r3, r2
 800849c:	3401      	adds	r4, #1
 800849e:	9304      	str	r3, [sp, #16]
 80084a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084a4:	4825      	ldr	r0, [pc, #148]	; (800853c <_svfiprintf_r+0x1ec>)
 80084a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084aa:	2206      	movs	r2, #6
 80084ac:	f7f7 fe90 	bl	80001d0 <memchr>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d038      	beq.n	8008526 <_svfiprintf_r+0x1d6>
 80084b4:	4b22      	ldr	r3, [pc, #136]	; (8008540 <_svfiprintf_r+0x1f0>)
 80084b6:	bb1b      	cbnz	r3, 8008500 <_svfiprintf_r+0x1b0>
 80084b8:	9b03      	ldr	r3, [sp, #12]
 80084ba:	3307      	adds	r3, #7
 80084bc:	f023 0307 	bic.w	r3, r3, #7
 80084c0:	3308      	adds	r3, #8
 80084c2:	9303      	str	r3, [sp, #12]
 80084c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084c6:	4433      	add	r3, r6
 80084c8:	9309      	str	r3, [sp, #36]	; 0x24
 80084ca:	e768      	b.n	800839e <_svfiprintf_r+0x4e>
 80084cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80084d0:	460c      	mov	r4, r1
 80084d2:	2001      	movs	r0, #1
 80084d4:	e7a6      	b.n	8008424 <_svfiprintf_r+0xd4>
 80084d6:	2300      	movs	r3, #0
 80084d8:	3401      	adds	r4, #1
 80084da:	9305      	str	r3, [sp, #20]
 80084dc:	4619      	mov	r1, r3
 80084de:	f04f 0c0a 	mov.w	ip, #10
 80084e2:	4620      	mov	r0, r4
 80084e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084e8:	3a30      	subs	r2, #48	; 0x30
 80084ea:	2a09      	cmp	r2, #9
 80084ec:	d903      	bls.n	80084f6 <_svfiprintf_r+0x1a6>
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d0c6      	beq.n	8008480 <_svfiprintf_r+0x130>
 80084f2:	9105      	str	r1, [sp, #20]
 80084f4:	e7c4      	b.n	8008480 <_svfiprintf_r+0x130>
 80084f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80084fa:	4604      	mov	r4, r0
 80084fc:	2301      	movs	r3, #1
 80084fe:	e7f0      	b.n	80084e2 <_svfiprintf_r+0x192>
 8008500:	ab03      	add	r3, sp, #12
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	462a      	mov	r2, r5
 8008506:	4b0f      	ldr	r3, [pc, #60]	; (8008544 <_svfiprintf_r+0x1f4>)
 8008508:	a904      	add	r1, sp, #16
 800850a:	4638      	mov	r0, r7
 800850c:	f7fc fc84 	bl	8004e18 <_printf_float>
 8008510:	1c42      	adds	r2, r0, #1
 8008512:	4606      	mov	r6, r0
 8008514:	d1d6      	bne.n	80084c4 <_svfiprintf_r+0x174>
 8008516:	89ab      	ldrh	r3, [r5, #12]
 8008518:	065b      	lsls	r3, r3, #25
 800851a:	f53f af2d 	bmi.w	8008378 <_svfiprintf_r+0x28>
 800851e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008520:	b01d      	add	sp, #116	; 0x74
 8008522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008526:	ab03      	add	r3, sp, #12
 8008528:	9300      	str	r3, [sp, #0]
 800852a:	462a      	mov	r2, r5
 800852c:	4b05      	ldr	r3, [pc, #20]	; (8008544 <_svfiprintf_r+0x1f4>)
 800852e:	a904      	add	r1, sp, #16
 8008530:	4638      	mov	r0, r7
 8008532:	f7fc ff15 	bl	8005360 <_printf_i>
 8008536:	e7eb      	b.n	8008510 <_svfiprintf_r+0x1c0>
 8008538:	08009841 	.word	0x08009841
 800853c:	0800984b 	.word	0x0800984b
 8008540:	08004e19 	.word	0x08004e19
 8008544:	0800829d 	.word	0x0800829d
 8008548:	08009847 	.word	0x08009847

0800854c <__sflush_r>:
 800854c:	898a      	ldrh	r2, [r1, #12]
 800854e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008552:	4605      	mov	r5, r0
 8008554:	0710      	lsls	r0, r2, #28
 8008556:	460c      	mov	r4, r1
 8008558:	d458      	bmi.n	800860c <__sflush_r+0xc0>
 800855a:	684b      	ldr	r3, [r1, #4]
 800855c:	2b00      	cmp	r3, #0
 800855e:	dc05      	bgt.n	800856c <__sflush_r+0x20>
 8008560:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008562:	2b00      	cmp	r3, #0
 8008564:	dc02      	bgt.n	800856c <__sflush_r+0x20>
 8008566:	2000      	movs	r0, #0
 8008568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800856c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800856e:	2e00      	cmp	r6, #0
 8008570:	d0f9      	beq.n	8008566 <__sflush_r+0x1a>
 8008572:	2300      	movs	r3, #0
 8008574:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008578:	682f      	ldr	r7, [r5, #0]
 800857a:	6a21      	ldr	r1, [r4, #32]
 800857c:	602b      	str	r3, [r5, #0]
 800857e:	d032      	beq.n	80085e6 <__sflush_r+0x9a>
 8008580:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008582:	89a3      	ldrh	r3, [r4, #12]
 8008584:	075a      	lsls	r2, r3, #29
 8008586:	d505      	bpl.n	8008594 <__sflush_r+0x48>
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	1ac0      	subs	r0, r0, r3
 800858c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800858e:	b10b      	cbz	r3, 8008594 <__sflush_r+0x48>
 8008590:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008592:	1ac0      	subs	r0, r0, r3
 8008594:	2300      	movs	r3, #0
 8008596:	4602      	mov	r2, r0
 8008598:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800859a:	6a21      	ldr	r1, [r4, #32]
 800859c:	4628      	mov	r0, r5
 800859e:	47b0      	blx	r6
 80085a0:	1c43      	adds	r3, r0, #1
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	d106      	bne.n	80085b4 <__sflush_r+0x68>
 80085a6:	6829      	ldr	r1, [r5, #0]
 80085a8:	291d      	cmp	r1, #29
 80085aa:	d82b      	bhi.n	8008604 <__sflush_r+0xb8>
 80085ac:	4a29      	ldr	r2, [pc, #164]	; (8008654 <__sflush_r+0x108>)
 80085ae:	410a      	asrs	r2, r1
 80085b0:	07d6      	lsls	r6, r2, #31
 80085b2:	d427      	bmi.n	8008604 <__sflush_r+0xb8>
 80085b4:	2200      	movs	r2, #0
 80085b6:	6062      	str	r2, [r4, #4]
 80085b8:	04d9      	lsls	r1, r3, #19
 80085ba:	6922      	ldr	r2, [r4, #16]
 80085bc:	6022      	str	r2, [r4, #0]
 80085be:	d504      	bpl.n	80085ca <__sflush_r+0x7e>
 80085c0:	1c42      	adds	r2, r0, #1
 80085c2:	d101      	bne.n	80085c8 <__sflush_r+0x7c>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b903      	cbnz	r3, 80085ca <__sflush_r+0x7e>
 80085c8:	6560      	str	r0, [r4, #84]	; 0x54
 80085ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085cc:	602f      	str	r7, [r5, #0]
 80085ce:	2900      	cmp	r1, #0
 80085d0:	d0c9      	beq.n	8008566 <__sflush_r+0x1a>
 80085d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085d6:	4299      	cmp	r1, r3
 80085d8:	d002      	beq.n	80085e0 <__sflush_r+0x94>
 80085da:	4628      	mov	r0, r5
 80085dc:	f7fe fa1a 	bl	8006a14 <_free_r>
 80085e0:	2000      	movs	r0, #0
 80085e2:	6360      	str	r0, [r4, #52]	; 0x34
 80085e4:	e7c0      	b.n	8008568 <__sflush_r+0x1c>
 80085e6:	2301      	movs	r3, #1
 80085e8:	4628      	mov	r0, r5
 80085ea:	47b0      	blx	r6
 80085ec:	1c41      	adds	r1, r0, #1
 80085ee:	d1c8      	bne.n	8008582 <__sflush_r+0x36>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d0c5      	beq.n	8008582 <__sflush_r+0x36>
 80085f6:	2b1d      	cmp	r3, #29
 80085f8:	d001      	beq.n	80085fe <__sflush_r+0xb2>
 80085fa:	2b16      	cmp	r3, #22
 80085fc:	d101      	bne.n	8008602 <__sflush_r+0xb6>
 80085fe:	602f      	str	r7, [r5, #0]
 8008600:	e7b1      	b.n	8008566 <__sflush_r+0x1a>
 8008602:	89a3      	ldrh	r3, [r4, #12]
 8008604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008608:	81a3      	strh	r3, [r4, #12]
 800860a:	e7ad      	b.n	8008568 <__sflush_r+0x1c>
 800860c:	690f      	ldr	r7, [r1, #16]
 800860e:	2f00      	cmp	r7, #0
 8008610:	d0a9      	beq.n	8008566 <__sflush_r+0x1a>
 8008612:	0793      	lsls	r3, r2, #30
 8008614:	680e      	ldr	r6, [r1, #0]
 8008616:	bf08      	it	eq
 8008618:	694b      	ldreq	r3, [r1, #20]
 800861a:	600f      	str	r7, [r1, #0]
 800861c:	bf18      	it	ne
 800861e:	2300      	movne	r3, #0
 8008620:	eba6 0807 	sub.w	r8, r6, r7
 8008624:	608b      	str	r3, [r1, #8]
 8008626:	f1b8 0f00 	cmp.w	r8, #0
 800862a:	dd9c      	ble.n	8008566 <__sflush_r+0x1a>
 800862c:	6a21      	ldr	r1, [r4, #32]
 800862e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008630:	4643      	mov	r3, r8
 8008632:	463a      	mov	r2, r7
 8008634:	4628      	mov	r0, r5
 8008636:	47b0      	blx	r6
 8008638:	2800      	cmp	r0, #0
 800863a:	dc06      	bgt.n	800864a <__sflush_r+0xfe>
 800863c:	89a3      	ldrh	r3, [r4, #12]
 800863e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008642:	81a3      	strh	r3, [r4, #12]
 8008644:	f04f 30ff 	mov.w	r0, #4294967295
 8008648:	e78e      	b.n	8008568 <__sflush_r+0x1c>
 800864a:	4407      	add	r7, r0
 800864c:	eba8 0800 	sub.w	r8, r8, r0
 8008650:	e7e9      	b.n	8008626 <__sflush_r+0xda>
 8008652:	bf00      	nop
 8008654:	dfbffffe 	.word	0xdfbffffe

08008658 <_fflush_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	690b      	ldr	r3, [r1, #16]
 800865c:	4605      	mov	r5, r0
 800865e:	460c      	mov	r4, r1
 8008660:	b913      	cbnz	r3, 8008668 <_fflush_r+0x10>
 8008662:	2500      	movs	r5, #0
 8008664:	4628      	mov	r0, r5
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	b118      	cbz	r0, 8008672 <_fflush_r+0x1a>
 800866a:	6a03      	ldr	r3, [r0, #32]
 800866c:	b90b      	cbnz	r3, 8008672 <_fflush_r+0x1a>
 800866e:	f7fd fa35 	bl	8005adc <__sinit>
 8008672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d0f3      	beq.n	8008662 <_fflush_r+0xa>
 800867a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800867c:	07d0      	lsls	r0, r2, #31
 800867e:	d404      	bmi.n	800868a <_fflush_r+0x32>
 8008680:	0599      	lsls	r1, r3, #22
 8008682:	d402      	bmi.n	800868a <_fflush_r+0x32>
 8008684:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008686:	f7fd fb40 	bl	8005d0a <__retarget_lock_acquire_recursive>
 800868a:	4628      	mov	r0, r5
 800868c:	4621      	mov	r1, r4
 800868e:	f7ff ff5d 	bl	800854c <__sflush_r>
 8008692:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008694:	07da      	lsls	r2, r3, #31
 8008696:	4605      	mov	r5, r0
 8008698:	d4e4      	bmi.n	8008664 <_fflush_r+0xc>
 800869a:	89a3      	ldrh	r3, [r4, #12]
 800869c:	059b      	lsls	r3, r3, #22
 800869e:	d4e1      	bmi.n	8008664 <_fflush_r+0xc>
 80086a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086a2:	f7fd fb33 	bl	8005d0c <__retarget_lock_release_recursive>
 80086a6:	e7dd      	b.n	8008664 <_fflush_r+0xc>

080086a8 <memmove>:
 80086a8:	4288      	cmp	r0, r1
 80086aa:	b510      	push	{r4, lr}
 80086ac:	eb01 0402 	add.w	r4, r1, r2
 80086b0:	d902      	bls.n	80086b8 <memmove+0x10>
 80086b2:	4284      	cmp	r4, r0
 80086b4:	4623      	mov	r3, r4
 80086b6:	d807      	bhi.n	80086c8 <memmove+0x20>
 80086b8:	1e43      	subs	r3, r0, #1
 80086ba:	42a1      	cmp	r1, r4
 80086bc:	d008      	beq.n	80086d0 <memmove+0x28>
 80086be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086c6:	e7f8      	b.n	80086ba <memmove+0x12>
 80086c8:	4402      	add	r2, r0
 80086ca:	4601      	mov	r1, r0
 80086cc:	428a      	cmp	r2, r1
 80086ce:	d100      	bne.n	80086d2 <memmove+0x2a>
 80086d0:	bd10      	pop	{r4, pc}
 80086d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086da:	e7f7      	b.n	80086cc <memmove+0x24>

080086dc <strncmp>:
 80086dc:	b510      	push	{r4, lr}
 80086de:	b16a      	cbz	r2, 80086fc <strncmp+0x20>
 80086e0:	3901      	subs	r1, #1
 80086e2:	1884      	adds	r4, r0, r2
 80086e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086e8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d103      	bne.n	80086f8 <strncmp+0x1c>
 80086f0:	42a0      	cmp	r0, r4
 80086f2:	d001      	beq.n	80086f8 <strncmp+0x1c>
 80086f4:	2a00      	cmp	r2, #0
 80086f6:	d1f5      	bne.n	80086e4 <strncmp+0x8>
 80086f8:	1ad0      	subs	r0, r2, r3
 80086fa:	bd10      	pop	{r4, pc}
 80086fc:	4610      	mov	r0, r2
 80086fe:	e7fc      	b.n	80086fa <strncmp+0x1e>

08008700 <_sbrk_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	4d06      	ldr	r5, [pc, #24]	; (800871c <_sbrk_r+0x1c>)
 8008704:	2300      	movs	r3, #0
 8008706:	4604      	mov	r4, r0
 8008708:	4608      	mov	r0, r1
 800870a:	602b      	str	r3, [r5, #0]
 800870c:	f7f9 fa14 	bl	8001b38 <_sbrk>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	d102      	bne.n	800871a <_sbrk_r+0x1a>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	b103      	cbz	r3, 800871a <_sbrk_r+0x1a>
 8008718:	6023      	str	r3, [r4, #0]
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	20000904 	.word	0x20000904

08008720 <memcpy>:
 8008720:	440a      	add	r2, r1
 8008722:	4291      	cmp	r1, r2
 8008724:	f100 33ff 	add.w	r3, r0, #4294967295
 8008728:	d100      	bne.n	800872c <memcpy+0xc>
 800872a:	4770      	bx	lr
 800872c:	b510      	push	{r4, lr}
 800872e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008732:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008736:	4291      	cmp	r1, r2
 8008738:	d1f9      	bne.n	800872e <memcpy+0xe>
 800873a:	bd10      	pop	{r4, pc}
 800873c:	0000      	movs	r0, r0
	...

08008740 <nan>:
 8008740:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008748 <nan+0x8>
 8008744:	4770      	bx	lr
 8008746:	bf00      	nop
 8008748:	00000000 	.word	0x00000000
 800874c:	7ff80000 	.word	0x7ff80000

08008750 <__assert_func>:
 8008750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008752:	4614      	mov	r4, r2
 8008754:	461a      	mov	r2, r3
 8008756:	4b09      	ldr	r3, [pc, #36]	; (800877c <__assert_func+0x2c>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4605      	mov	r5, r0
 800875c:	68d8      	ldr	r0, [r3, #12]
 800875e:	b14c      	cbz	r4, 8008774 <__assert_func+0x24>
 8008760:	4b07      	ldr	r3, [pc, #28]	; (8008780 <__assert_func+0x30>)
 8008762:	9100      	str	r1, [sp, #0]
 8008764:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008768:	4906      	ldr	r1, [pc, #24]	; (8008784 <__assert_func+0x34>)
 800876a:	462b      	mov	r3, r5
 800876c:	f000 fbca 	bl	8008f04 <fiprintf>
 8008770:	f000 fbda 	bl	8008f28 <abort>
 8008774:	4b04      	ldr	r3, [pc, #16]	; (8008788 <__assert_func+0x38>)
 8008776:	461c      	mov	r4, r3
 8008778:	e7f3      	b.n	8008762 <__assert_func+0x12>
 800877a:	bf00      	nop
 800877c:	200001f4 	.word	0x200001f4
 8008780:	0800985a 	.word	0x0800985a
 8008784:	08009867 	.word	0x08009867
 8008788:	08009895 	.word	0x08009895

0800878c <_calloc_r>:
 800878c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800878e:	fba1 2402 	umull	r2, r4, r1, r2
 8008792:	b94c      	cbnz	r4, 80087a8 <_calloc_r+0x1c>
 8008794:	4611      	mov	r1, r2
 8008796:	9201      	str	r2, [sp, #4]
 8008798:	f7fe f9b0 	bl	8006afc <_malloc_r>
 800879c:	9a01      	ldr	r2, [sp, #4]
 800879e:	4605      	mov	r5, r0
 80087a0:	b930      	cbnz	r0, 80087b0 <_calloc_r+0x24>
 80087a2:	4628      	mov	r0, r5
 80087a4:	b003      	add	sp, #12
 80087a6:	bd30      	pop	{r4, r5, pc}
 80087a8:	220c      	movs	r2, #12
 80087aa:	6002      	str	r2, [r0, #0]
 80087ac:	2500      	movs	r5, #0
 80087ae:	e7f8      	b.n	80087a2 <_calloc_r+0x16>
 80087b0:	4621      	mov	r1, r4
 80087b2:	f7fd fa2c 	bl	8005c0e <memset>
 80087b6:	e7f4      	b.n	80087a2 <_calloc_r+0x16>

080087b8 <rshift>:
 80087b8:	6903      	ldr	r3, [r0, #16]
 80087ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80087be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80087c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80087c6:	f100 0414 	add.w	r4, r0, #20
 80087ca:	dd45      	ble.n	8008858 <rshift+0xa0>
 80087cc:	f011 011f 	ands.w	r1, r1, #31
 80087d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80087d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80087d8:	d10c      	bne.n	80087f4 <rshift+0x3c>
 80087da:	f100 0710 	add.w	r7, r0, #16
 80087de:	4629      	mov	r1, r5
 80087e0:	42b1      	cmp	r1, r6
 80087e2:	d334      	bcc.n	800884e <rshift+0x96>
 80087e4:	1a9b      	subs	r3, r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	1eea      	subs	r2, r5, #3
 80087ea:	4296      	cmp	r6, r2
 80087ec:	bf38      	it	cc
 80087ee:	2300      	movcc	r3, #0
 80087f0:	4423      	add	r3, r4
 80087f2:	e015      	b.n	8008820 <rshift+0x68>
 80087f4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80087f8:	f1c1 0820 	rsb	r8, r1, #32
 80087fc:	40cf      	lsrs	r7, r1
 80087fe:	f105 0e04 	add.w	lr, r5, #4
 8008802:	46a1      	mov	r9, r4
 8008804:	4576      	cmp	r6, lr
 8008806:	46f4      	mov	ip, lr
 8008808:	d815      	bhi.n	8008836 <rshift+0x7e>
 800880a:	1a9a      	subs	r2, r3, r2
 800880c:	0092      	lsls	r2, r2, #2
 800880e:	3a04      	subs	r2, #4
 8008810:	3501      	adds	r5, #1
 8008812:	42ae      	cmp	r6, r5
 8008814:	bf38      	it	cc
 8008816:	2200      	movcc	r2, #0
 8008818:	18a3      	adds	r3, r4, r2
 800881a:	50a7      	str	r7, [r4, r2]
 800881c:	b107      	cbz	r7, 8008820 <rshift+0x68>
 800881e:	3304      	adds	r3, #4
 8008820:	1b1a      	subs	r2, r3, r4
 8008822:	42a3      	cmp	r3, r4
 8008824:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008828:	bf08      	it	eq
 800882a:	2300      	moveq	r3, #0
 800882c:	6102      	str	r2, [r0, #16]
 800882e:	bf08      	it	eq
 8008830:	6143      	streq	r3, [r0, #20]
 8008832:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008836:	f8dc c000 	ldr.w	ip, [ip]
 800883a:	fa0c fc08 	lsl.w	ip, ip, r8
 800883e:	ea4c 0707 	orr.w	r7, ip, r7
 8008842:	f849 7b04 	str.w	r7, [r9], #4
 8008846:	f85e 7b04 	ldr.w	r7, [lr], #4
 800884a:	40cf      	lsrs	r7, r1
 800884c:	e7da      	b.n	8008804 <rshift+0x4c>
 800884e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008852:	f847 cf04 	str.w	ip, [r7, #4]!
 8008856:	e7c3      	b.n	80087e0 <rshift+0x28>
 8008858:	4623      	mov	r3, r4
 800885a:	e7e1      	b.n	8008820 <rshift+0x68>

0800885c <__hexdig_fun>:
 800885c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008860:	2b09      	cmp	r3, #9
 8008862:	d802      	bhi.n	800886a <__hexdig_fun+0xe>
 8008864:	3820      	subs	r0, #32
 8008866:	b2c0      	uxtb	r0, r0
 8008868:	4770      	bx	lr
 800886a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800886e:	2b05      	cmp	r3, #5
 8008870:	d801      	bhi.n	8008876 <__hexdig_fun+0x1a>
 8008872:	3847      	subs	r0, #71	; 0x47
 8008874:	e7f7      	b.n	8008866 <__hexdig_fun+0xa>
 8008876:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800887a:	2b05      	cmp	r3, #5
 800887c:	d801      	bhi.n	8008882 <__hexdig_fun+0x26>
 800887e:	3827      	subs	r0, #39	; 0x27
 8008880:	e7f1      	b.n	8008866 <__hexdig_fun+0xa>
 8008882:	2000      	movs	r0, #0
 8008884:	4770      	bx	lr
	...

08008888 <__gethex>:
 8008888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800888c:	4617      	mov	r7, r2
 800888e:	680a      	ldr	r2, [r1, #0]
 8008890:	b085      	sub	sp, #20
 8008892:	f102 0b02 	add.w	fp, r2, #2
 8008896:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800889a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800889e:	4681      	mov	r9, r0
 80088a0:	468a      	mov	sl, r1
 80088a2:	9302      	str	r3, [sp, #8]
 80088a4:	32fe      	adds	r2, #254	; 0xfe
 80088a6:	eb02 030b 	add.w	r3, r2, fp
 80088aa:	46d8      	mov	r8, fp
 80088ac:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80088b0:	9301      	str	r3, [sp, #4]
 80088b2:	2830      	cmp	r0, #48	; 0x30
 80088b4:	d0f7      	beq.n	80088a6 <__gethex+0x1e>
 80088b6:	f7ff ffd1 	bl	800885c <__hexdig_fun>
 80088ba:	4604      	mov	r4, r0
 80088bc:	2800      	cmp	r0, #0
 80088be:	d138      	bne.n	8008932 <__gethex+0xaa>
 80088c0:	49a7      	ldr	r1, [pc, #668]	; (8008b60 <__gethex+0x2d8>)
 80088c2:	2201      	movs	r2, #1
 80088c4:	4640      	mov	r0, r8
 80088c6:	f7ff ff09 	bl	80086dc <strncmp>
 80088ca:	4606      	mov	r6, r0
 80088cc:	2800      	cmp	r0, #0
 80088ce:	d169      	bne.n	80089a4 <__gethex+0x11c>
 80088d0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80088d4:	465d      	mov	r5, fp
 80088d6:	f7ff ffc1 	bl	800885c <__hexdig_fun>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d064      	beq.n	80089a8 <__gethex+0x120>
 80088de:	465a      	mov	r2, fp
 80088e0:	7810      	ldrb	r0, [r2, #0]
 80088e2:	2830      	cmp	r0, #48	; 0x30
 80088e4:	4690      	mov	r8, r2
 80088e6:	f102 0201 	add.w	r2, r2, #1
 80088ea:	d0f9      	beq.n	80088e0 <__gethex+0x58>
 80088ec:	f7ff ffb6 	bl	800885c <__hexdig_fun>
 80088f0:	2301      	movs	r3, #1
 80088f2:	fab0 f480 	clz	r4, r0
 80088f6:	0964      	lsrs	r4, r4, #5
 80088f8:	465e      	mov	r6, fp
 80088fa:	9301      	str	r3, [sp, #4]
 80088fc:	4642      	mov	r2, r8
 80088fe:	4615      	mov	r5, r2
 8008900:	3201      	adds	r2, #1
 8008902:	7828      	ldrb	r0, [r5, #0]
 8008904:	f7ff ffaa 	bl	800885c <__hexdig_fun>
 8008908:	2800      	cmp	r0, #0
 800890a:	d1f8      	bne.n	80088fe <__gethex+0x76>
 800890c:	4994      	ldr	r1, [pc, #592]	; (8008b60 <__gethex+0x2d8>)
 800890e:	2201      	movs	r2, #1
 8008910:	4628      	mov	r0, r5
 8008912:	f7ff fee3 	bl	80086dc <strncmp>
 8008916:	b978      	cbnz	r0, 8008938 <__gethex+0xb0>
 8008918:	b946      	cbnz	r6, 800892c <__gethex+0xa4>
 800891a:	1c6e      	adds	r6, r5, #1
 800891c:	4632      	mov	r2, r6
 800891e:	4615      	mov	r5, r2
 8008920:	3201      	adds	r2, #1
 8008922:	7828      	ldrb	r0, [r5, #0]
 8008924:	f7ff ff9a 	bl	800885c <__hexdig_fun>
 8008928:	2800      	cmp	r0, #0
 800892a:	d1f8      	bne.n	800891e <__gethex+0x96>
 800892c:	1b73      	subs	r3, r6, r5
 800892e:	009e      	lsls	r6, r3, #2
 8008930:	e004      	b.n	800893c <__gethex+0xb4>
 8008932:	2400      	movs	r4, #0
 8008934:	4626      	mov	r6, r4
 8008936:	e7e1      	b.n	80088fc <__gethex+0x74>
 8008938:	2e00      	cmp	r6, #0
 800893a:	d1f7      	bne.n	800892c <__gethex+0xa4>
 800893c:	782b      	ldrb	r3, [r5, #0]
 800893e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008942:	2b50      	cmp	r3, #80	; 0x50
 8008944:	d13d      	bne.n	80089c2 <__gethex+0x13a>
 8008946:	786b      	ldrb	r3, [r5, #1]
 8008948:	2b2b      	cmp	r3, #43	; 0x2b
 800894a:	d02f      	beq.n	80089ac <__gethex+0x124>
 800894c:	2b2d      	cmp	r3, #45	; 0x2d
 800894e:	d031      	beq.n	80089b4 <__gethex+0x12c>
 8008950:	1c69      	adds	r1, r5, #1
 8008952:	f04f 0b00 	mov.w	fp, #0
 8008956:	7808      	ldrb	r0, [r1, #0]
 8008958:	f7ff ff80 	bl	800885c <__hexdig_fun>
 800895c:	1e42      	subs	r2, r0, #1
 800895e:	b2d2      	uxtb	r2, r2
 8008960:	2a18      	cmp	r2, #24
 8008962:	d82e      	bhi.n	80089c2 <__gethex+0x13a>
 8008964:	f1a0 0210 	sub.w	r2, r0, #16
 8008968:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800896c:	f7ff ff76 	bl	800885c <__hexdig_fun>
 8008970:	f100 3cff 	add.w	ip, r0, #4294967295
 8008974:	fa5f fc8c 	uxtb.w	ip, ip
 8008978:	f1bc 0f18 	cmp.w	ip, #24
 800897c:	d91d      	bls.n	80089ba <__gethex+0x132>
 800897e:	f1bb 0f00 	cmp.w	fp, #0
 8008982:	d000      	beq.n	8008986 <__gethex+0xfe>
 8008984:	4252      	negs	r2, r2
 8008986:	4416      	add	r6, r2
 8008988:	f8ca 1000 	str.w	r1, [sl]
 800898c:	b1dc      	cbz	r4, 80089c6 <__gethex+0x13e>
 800898e:	9b01      	ldr	r3, [sp, #4]
 8008990:	2b00      	cmp	r3, #0
 8008992:	bf14      	ite	ne
 8008994:	f04f 0800 	movne.w	r8, #0
 8008998:	f04f 0806 	moveq.w	r8, #6
 800899c:	4640      	mov	r0, r8
 800899e:	b005      	add	sp, #20
 80089a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a4:	4645      	mov	r5, r8
 80089a6:	4626      	mov	r6, r4
 80089a8:	2401      	movs	r4, #1
 80089aa:	e7c7      	b.n	800893c <__gethex+0xb4>
 80089ac:	f04f 0b00 	mov.w	fp, #0
 80089b0:	1ca9      	adds	r1, r5, #2
 80089b2:	e7d0      	b.n	8008956 <__gethex+0xce>
 80089b4:	f04f 0b01 	mov.w	fp, #1
 80089b8:	e7fa      	b.n	80089b0 <__gethex+0x128>
 80089ba:	230a      	movs	r3, #10
 80089bc:	fb03 0002 	mla	r0, r3, r2, r0
 80089c0:	e7d0      	b.n	8008964 <__gethex+0xdc>
 80089c2:	4629      	mov	r1, r5
 80089c4:	e7e0      	b.n	8008988 <__gethex+0x100>
 80089c6:	eba5 0308 	sub.w	r3, r5, r8
 80089ca:	3b01      	subs	r3, #1
 80089cc:	4621      	mov	r1, r4
 80089ce:	2b07      	cmp	r3, #7
 80089d0:	dc0a      	bgt.n	80089e8 <__gethex+0x160>
 80089d2:	4648      	mov	r0, r9
 80089d4:	f7fe f91e 	bl	8006c14 <_Balloc>
 80089d8:	4604      	mov	r4, r0
 80089da:	b940      	cbnz	r0, 80089ee <__gethex+0x166>
 80089dc:	4b61      	ldr	r3, [pc, #388]	; (8008b64 <__gethex+0x2dc>)
 80089de:	4602      	mov	r2, r0
 80089e0:	21e4      	movs	r1, #228	; 0xe4
 80089e2:	4861      	ldr	r0, [pc, #388]	; (8008b68 <__gethex+0x2e0>)
 80089e4:	f7ff feb4 	bl	8008750 <__assert_func>
 80089e8:	3101      	adds	r1, #1
 80089ea:	105b      	asrs	r3, r3, #1
 80089ec:	e7ef      	b.n	80089ce <__gethex+0x146>
 80089ee:	f100 0a14 	add.w	sl, r0, #20
 80089f2:	2300      	movs	r3, #0
 80089f4:	495a      	ldr	r1, [pc, #360]	; (8008b60 <__gethex+0x2d8>)
 80089f6:	f8cd a004 	str.w	sl, [sp, #4]
 80089fa:	469b      	mov	fp, r3
 80089fc:	45a8      	cmp	r8, r5
 80089fe:	d342      	bcc.n	8008a86 <__gethex+0x1fe>
 8008a00:	9801      	ldr	r0, [sp, #4]
 8008a02:	f840 bb04 	str.w	fp, [r0], #4
 8008a06:	eba0 000a 	sub.w	r0, r0, sl
 8008a0a:	1080      	asrs	r0, r0, #2
 8008a0c:	6120      	str	r0, [r4, #16]
 8008a0e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008a12:	4658      	mov	r0, fp
 8008a14:	f7fe f9f0 	bl	8006df8 <__hi0bits>
 8008a18:	683d      	ldr	r5, [r7, #0]
 8008a1a:	eba8 0000 	sub.w	r0, r8, r0
 8008a1e:	42a8      	cmp	r0, r5
 8008a20:	dd59      	ble.n	8008ad6 <__gethex+0x24e>
 8008a22:	eba0 0805 	sub.w	r8, r0, r5
 8008a26:	4641      	mov	r1, r8
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f7fe fd7f 	bl	800752c <__any_on>
 8008a2e:	4683      	mov	fp, r0
 8008a30:	b1b8      	cbz	r0, 8008a62 <__gethex+0x1da>
 8008a32:	f108 33ff 	add.w	r3, r8, #4294967295
 8008a36:	1159      	asrs	r1, r3, #5
 8008a38:	f003 021f 	and.w	r2, r3, #31
 8008a3c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008a40:	f04f 0b01 	mov.w	fp, #1
 8008a44:	fa0b f202 	lsl.w	r2, fp, r2
 8008a48:	420a      	tst	r2, r1
 8008a4a:	d00a      	beq.n	8008a62 <__gethex+0x1da>
 8008a4c:	455b      	cmp	r3, fp
 8008a4e:	dd06      	ble.n	8008a5e <__gethex+0x1d6>
 8008a50:	f1a8 0102 	sub.w	r1, r8, #2
 8008a54:	4620      	mov	r0, r4
 8008a56:	f7fe fd69 	bl	800752c <__any_on>
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	d138      	bne.n	8008ad0 <__gethex+0x248>
 8008a5e:	f04f 0b02 	mov.w	fp, #2
 8008a62:	4641      	mov	r1, r8
 8008a64:	4620      	mov	r0, r4
 8008a66:	f7ff fea7 	bl	80087b8 <rshift>
 8008a6a:	4446      	add	r6, r8
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	42b3      	cmp	r3, r6
 8008a70:	da41      	bge.n	8008af6 <__gethex+0x26e>
 8008a72:	4621      	mov	r1, r4
 8008a74:	4648      	mov	r0, r9
 8008a76:	f7fe f90d 	bl	8006c94 <_Bfree>
 8008a7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	6013      	str	r3, [r2, #0]
 8008a80:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008a84:	e78a      	b.n	800899c <__gethex+0x114>
 8008a86:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008a8a:	2a2e      	cmp	r2, #46	; 0x2e
 8008a8c:	d014      	beq.n	8008ab8 <__gethex+0x230>
 8008a8e:	2b20      	cmp	r3, #32
 8008a90:	d106      	bne.n	8008aa0 <__gethex+0x218>
 8008a92:	9b01      	ldr	r3, [sp, #4]
 8008a94:	f843 bb04 	str.w	fp, [r3], #4
 8008a98:	f04f 0b00 	mov.w	fp, #0
 8008a9c:	9301      	str	r3, [sp, #4]
 8008a9e:	465b      	mov	r3, fp
 8008aa0:	7828      	ldrb	r0, [r5, #0]
 8008aa2:	9303      	str	r3, [sp, #12]
 8008aa4:	f7ff feda 	bl	800885c <__hexdig_fun>
 8008aa8:	9b03      	ldr	r3, [sp, #12]
 8008aaa:	f000 000f 	and.w	r0, r0, #15
 8008aae:	4098      	lsls	r0, r3
 8008ab0:	ea4b 0b00 	orr.w	fp, fp, r0
 8008ab4:	3304      	adds	r3, #4
 8008ab6:	e7a1      	b.n	80089fc <__gethex+0x174>
 8008ab8:	45a8      	cmp	r8, r5
 8008aba:	d8e8      	bhi.n	8008a8e <__gethex+0x206>
 8008abc:	2201      	movs	r2, #1
 8008abe:	4628      	mov	r0, r5
 8008ac0:	9303      	str	r3, [sp, #12]
 8008ac2:	f7ff fe0b 	bl	80086dc <strncmp>
 8008ac6:	4926      	ldr	r1, [pc, #152]	; (8008b60 <__gethex+0x2d8>)
 8008ac8:	9b03      	ldr	r3, [sp, #12]
 8008aca:	2800      	cmp	r0, #0
 8008acc:	d1df      	bne.n	8008a8e <__gethex+0x206>
 8008ace:	e795      	b.n	80089fc <__gethex+0x174>
 8008ad0:	f04f 0b03 	mov.w	fp, #3
 8008ad4:	e7c5      	b.n	8008a62 <__gethex+0x1da>
 8008ad6:	da0b      	bge.n	8008af0 <__gethex+0x268>
 8008ad8:	eba5 0800 	sub.w	r8, r5, r0
 8008adc:	4621      	mov	r1, r4
 8008ade:	4642      	mov	r2, r8
 8008ae0:	4648      	mov	r0, r9
 8008ae2:	f7fe faf1 	bl	80070c8 <__lshift>
 8008ae6:	eba6 0608 	sub.w	r6, r6, r8
 8008aea:	4604      	mov	r4, r0
 8008aec:	f100 0a14 	add.w	sl, r0, #20
 8008af0:	f04f 0b00 	mov.w	fp, #0
 8008af4:	e7ba      	b.n	8008a6c <__gethex+0x1e4>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	42b3      	cmp	r3, r6
 8008afa:	dd73      	ble.n	8008be4 <__gethex+0x35c>
 8008afc:	1b9e      	subs	r6, r3, r6
 8008afe:	42b5      	cmp	r5, r6
 8008b00:	dc34      	bgt.n	8008b6c <__gethex+0x2e4>
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2b02      	cmp	r3, #2
 8008b06:	d023      	beq.n	8008b50 <__gethex+0x2c8>
 8008b08:	2b03      	cmp	r3, #3
 8008b0a:	d025      	beq.n	8008b58 <__gethex+0x2d0>
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d115      	bne.n	8008b3c <__gethex+0x2b4>
 8008b10:	42b5      	cmp	r5, r6
 8008b12:	d113      	bne.n	8008b3c <__gethex+0x2b4>
 8008b14:	2d01      	cmp	r5, #1
 8008b16:	d10b      	bne.n	8008b30 <__gethex+0x2a8>
 8008b18:	9a02      	ldr	r2, [sp, #8]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6013      	str	r3, [r2, #0]
 8008b1e:	2301      	movs	r3, #1
 8008b20:	6123      	str	r3, [r4, #16]
 8008b22:	f8ca 3000 	str.w	r3, [sl]
 8008b26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b28:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008b2c:	601c      	str	r4, [r3, #0]
 8008b2e:	e735      	b.n	800899c <__gethex+0x114>
 8008b30:	1e69      	subs	r1, r5, #1
 8008b32:	4620      	mov	r0, r4
 8008b34:	f7fe fcfa 	bl	800752c <__any_on>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d1ed      	bne.n	8008b18 <__gethex+0x290>
 8008b3c:	4621      	mov	r1, r4
 8008b3e:	4648      	mov	r0, r9
 8008b40:	f7fe f8a8 	bl	8006c94 <_Bfree>
 8008b44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b46:	2300      	movs	r3, #0
 8008b48:	6013      	str	r3, [r2, #0]
 8008b4a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008b4e:	e725      	b.n	800899c <__gethex+0x114>
 8008b50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1f2      	bne.n	8008b3c <__gethex+0x2b4>
 8008b56:	e7df      	b.n	8008b18 <__gethex+0x290>
 8008b58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1dc      	bne.n	8008b18 <__gethex+0x290>
 8008b5e:	e7ed      	b.n	8008b3c <__gethex+0x2b4>
 8008b60:	080096ec 	.word	0x080096ec
 8008b64:	08009585 	.word	0x08009585
 8008b68:	08009896 	.word	0x08009896
 8008b6c:	f106 38ff 	add.w	r8, r6, #4294967295
 8008b70:	f1bb 0f00 	cmp.w	fp, #0
 8008b74:	d133      	bne.n	8008bde <__gethex+0x356>
 8008b76:	f1b8 0f00 	cmp.w	r8, #0
 8008b7a:	d004      	beq.n	8008b86 <__gethex+0x2fe>
 8008b7c:	4641      	mov	r1, r8
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f7fe fcd4 	bl	800752c <__any_on>
 8008b84:	4683      	mov	fp, r0
 8008b86:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008b90:	f008 081f 	and.w	r8, r8, #31
 8008b94:	fa03 f308 	lsl.w	r3, r3, r8
 8008b98:	4213      	tst	r3, r2
 8008b9a:	4631      	mov	r1, r6
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	bf18      	it	ne
 8008ba0:	f04b 0b02 	orrne.w	fp, fp, #2
 8008ba4:	1bad      	subs	r5, r5, r6
 8008ba6:	f7ff fe07 	bl	80087b8 <rshift>
 8008baa:	687e      	ldr	r6, [r7, #4]
 8008bac:	f04f 0802 	mov.w	r8, #2
 8008bb0:	f1bb 0f00 	cmp.w	fp, #0
 8008bb4:	d04a      	beq.n	8008c4c <__gethex+0x3c4>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2b02      	cmp	r3, #2
 8008bba:	d016      	beq.n	8008bea <__gethex+0x362>
 8008bbc:	2b03      	cmp	r3, #3
 8008bbe:	d018      	beq.n	8008bf2 <__gethex+0x36a>
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d109      	bne.n	8008bd8 <__gethex+0x350>
 8008bc4:	f01b 0f02 	tst.w	fp, #2
 8008bc8:	d006      	beq.n	8008bd8 <__gethex+0x350>
 8008bca:	f8da 3000 	ldr.w	r3, [sl]
 8008bce:	ea4b 0b03 	orr.w	fp, fp, r3
 8008bd2:	f01b 0f01 	tst.w	fp, #1
 8008bd6:	d10f      	bne.n	8008bf8 <__gethex+0x370>
 8008bd8:	f048 0810 	orr.w	r8, r8, #16
 8008bdc:	e036      	b.n	8008c4c <__gethex+0x3c4>
 8008bde:	f04f 0b01 	mov.w	fp, #1
 8008be2:	e7d0      	b.n	8008b86 <__gethex+0x2fe>
 8008be4:	f04f 0801 	mov.w	r8, #1
 8008be8:	e7e2      	b.n	8008bb0 <__gethex+0x328>
 8008bea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bec:	f1c3 0301 	rsb	r3, r3, #1
 8008bf0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d0ef      	beq.n	8008bd8 <__gethex+0x350>
 8008bf8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008bfc:	f104 0214 	add.w	r2, r4, #20
 8008c00:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008c04:	9301      	str	r3, [sp, #4]
 8008c06:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	4694      	mov	ip, r2
 8008c0e:	f852 1b04 	ldr.w	r1, [r2], #4
 8008c12:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008c16:	d01e      	beq.n	8008c56 <__gethex+0x3ce>
 8008c18:	3101      	adds	r1, #1
 8008c1a:	f8cc 1000 	str.w	r1, [ip]
 8008c1e:	f1b8 0f02 	cmp.w	r8, #2
 8008c22:	f104 0214 	add.w	r2, r4, #20
 8008c26:	d13d      	bne.n	8008ca4 <__gethex+0x41c>
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	42ab      	cmp	r3, r5
 8008c2e:	d10b      	bne.n	8008c48 <__gethex+0x3c0>
 8008c30:	1169      	asrs	r1, r5, #5
 8008c32:	2301      	movs	r3, #1
 8008c34:	f005 051f 	and.w	r5, r5, #31
 8008c38:	fa03 f505 	lsl.w	r5, r3, r5
 8008c3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c40:	421d      	tst	r5, r3
 8008c42:	bf18      	it	ne
 8008c44:	f04f 0801 	movne.w	r8, #1
 8008c48:	f048 0820 	orr.w	r8, r8, #32
 8008c4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c4e:	601c      	str	r4, [r3, #0]
 8008c50:	9b02      	ldr	r3, [sp, #8]
 8008c52:	601e      	str	r6, [r3, #0]
 8008c54:	e6a2      	b.n	800899c <__gethex+0x114>
 8008c56:	4290      	cmp	r0, r2
 8008c58:	f842 3c04 	str.w	r3, [r2, #-4]
 8008c5c:	d8d6      	bhi.n	8008c0c <__gethex+0x384>
 8008c5e:	68a2      	ldr	r2, [r4, #8]
 8008c60:	4593      	cmp	fp, r2
 8008c62:	db17      	blt.n	8008c94 <__gethex+0x40c>
 8008c64:	6861      	ldr	r1, [r4, #4]
 8008c66:	4648      	mov	r0, r9
 8008c68:	3101      	adds	r1, #1
 8008c6a:	f7fd ffd3 	bl	8006c14 <_Balloc>
 8008c6e:	4682      	mov	sl, r0
 8008c70:	b918      	cbnz	r0, 8008c7a <__gethex+0x3f2>
 8008c72:	4b1b      	ldr	r3, [pc, #108]	; (8008ce0 <__gethex+0x458>)
 8008c74:	4602      	mov	r2, r0
 8008c76:	2184      	movs	r1, #132	; 0x84
 8008c78:	e6b3      	b.n	80089e2 <__gethex+0x15a>
 8008c7a:	6922      	ldr	r2, [r4, #16]
 8008c7c:	3202      	adds	r2, #2
 8008c7e:	f104 010c 	add.w	r1, r4, #12
 8008c82:	0092      	lsls	r2, r2, #2
 8008c84:	300c      	adds	r0, #12
 8008c86:	f7ff fd4b 	bl	8008720 <memcpy>
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	4648      	mov	r0, r9
 8008c8e:	f7fe f801 	bl	8006c94 <_Bfree>
 8008c92:	4654      	mov	r4, sl
 8008c94:	6922      	ldr	r2, [r4, #16]
 8008c96:	1c51      	adds	r1, r2, #1
 8008c98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008c9c:	6121      	str	r1, [r4, #16]
 8008c9e:	2101      	movs	r1, #1
 8008ca0:	6151      	str	r1, [r2, #20]
 8008ca2:	e7bc      	b.n	8008c1e <__gethex+0x396>
 8008ca4:	6921      	ldr	r1, [r4, #16]
 8008ca6:	4559      	cmp	r1, fp
 8008ca8:	dd0b      	ble.n	8008cc2 <__gethex+0x43a>
 8008caa:	2101      	movs	r1, #1
 8008cac:	4620      	mov	r0, r4
 8008cae:	f7ff fd83 	bl	80087b8 <rshift>
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	3601      	adds	r6, #1
 8008cb6:	42b3      	cmp	r3, r6
 8008cb8:	f6ff aedb 	blt.w	8008a72 <__gethex+0x1ea>
 8008cbc:	f04f 0801 	mov.w	r8, #1
 8008cc0:	e7c2      	b.n	8008c48 <__gethex+0x3c0>
 8008cc2:	f015 051f 	ands.w	r5, r5, #31
 8008cc6:	d0f9      	beq.n	8008cbc <__gethex+0x434>
 8008cc8:	9b01      	ldr	r3, [sp, #4]
 8008cca:	441a      	add	r2, r3
 8008ccc:	f1c5 0520 	rsb	r5, r5, #32
 8008cd0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008cd4:	f7fe f890 	bl	8006df8 <__hi0bits>
 8008cd8:	42a8      	cmp	r0, r5
 8008cda:	dbe6      	blt.n	8008caa <__gethex+0x422>
 8008cdc:	e7ee      	b.n	8008cbc <__gethex+0x434>
 8008cde:	bf00      	nop
 8008ce0:	08009585 	.word	0x08009585

08008ce4 <L_shift>:
 8008ce4:	f1c2 0208 	rsb	r2, r2, #8
 8008ce8:	0092      	lsls	r2, r2, #2
 8008cea:	b570      	push	{r4, r5, r6, lr}
 8008cec:	f1c2 0620 	rsb	r6, r2, #32
 8008cf0:	6843      	ldr	r3, [r0, #4]
 8008cf2:	6804      	ldr	r4, [r0, #0]
 8008cf4:	fa03 f506 	lsl.w	r5, r3, r6
 8008cf8:	432c      	orrs	r4, r5
 8008cfa:	40d3      	lsrs	r3, r2
 8008cfc:	6004      	str	r4, [r0, #0]
 8008cfe:	f840 3f04 	str.w	r3, [r0, #4]!
 8008d02:	4288      	cmp	r0, r1
 8008d04:	d3f4      	bcc.n	8008cf0 <L_shift+0xc>
 8008d06:	bd70      	pop	{r4, r5, r6, pc}

08008d08 <__match>:
 8008d08:	b530      	push	{r4, r5, lr}
 8008d0a:	6803      	ldr	r3, [r0, #0]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d12:	b914      	cbnz	r4, 8008d1a <__match+0x12>
 8008d14:	6003      	str	r3, [r0, #0]
 8008d16:	2001      	movs	r0, #1
 8008d18:	bd30      	pop	{r4, r5, pc}
 8008d1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d1e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008d22:	2d19      	cmp	r5, #25
 8008d24:	bf98      	it	ls
 8008d26:	3220      	addls	r2, #32
 8008d28:	42a2      	cmp	r2, r4
 8008d2a:	d0f0      	beq.n	8008d0e <__match+0x6>
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	e7f3      	b.n	8008d18 <__match+0x10>

08008d30 <__hexnan>:
 8008d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d34:	680b      	ldr	r3, [r1, #0]
 8008d36:	6801      	ldr	r1, [r0, #0]
 8008d38:	115e      	asrs	r6, r3, #5
 8008d3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008d3e:	f013 031f 	ands.w	r3, r3, #31
 8008d42:	b087      	sub	sp, #28
 8008d44:	bf18      	it	ne
 8008d46:	3604      	addne	r6, #4
 8008d48:	2500      	movs	r5, #0
 8008d4a:	1f37      	subs	r7, r6, #4
 8008d4c:	4682      	mov	sl, r0
 8008d4e:	4690      	mov	r8, r2
 8008d50:	9301      	str	r3, [sp, #4]
 8008d52:	f846 5c04 	str.w	r5, [r6, #-4]
 8008d56:	46b9      	mov	r9, r7
 8008d58:	463c      	mov	r4, r7
 8008d5a:	9502      	str	r5, [sp, #8]
 8008d5c:	46ab      	mov	fp, r5
 8008d5e:	784a      	ldrb	r2, [r1, #1]
 8008d60:	1c4b      	adds	r3, r1, #1
 8008d62:	9303      	str	r3, [sp, #12]
 8008d64:	b342      	cbz	r2, 8008db8 <__hexnan+0x88>
 8008d66:	4610      	mov	r0, r2
 8008d68:	9105      	str	r1, [sp, #20]
 8008d6a:	9204      	str	r2, [sp, #16]
 8008d6c:	f7ff fd76 	bl	800885c <__hexdig_fun>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	d14f      	bne.n	8008e14 <__hexnan+0xe4>
 8008d74:	9a04      	ldr	r2, [sp, #16]
 8008d76:	9905      	ldr	r1, [sp, #20]
 8008d78:	2a20      	cmp	r2, #32
 8008d7a:	d818      	bhi.n	8008dae <__hexnan+0x7e>
 8008d7c:	9b02      	ldr	r3, [sp, #8]
 8008d7e:	459b      	cmp	fp, r3
 8008d80:	dd13      	ble.n	8008daa <__hexnan+0x7a>
 8008d82:	454c      	cmp	r4, r9
 8008d84:	d206      	bcs.n	8008d94 <__hexnan+0x64>
 8008d86:	2d07      	cmp	r5, #7
 8008d88:	dc04      	bgt.n	8008d94 <__hexnan+0x64>
 8008d8a:	462a      	mov	r2, r5
 8008d8c:	4649      	mov	r1, r9
 8008d8e:	4620      	mov	r0, r4
 8008d90:	f7ff ffa8 	bl	8008ce4 <L_shift>
 8008d94:	4544      	cmp	r4, r8
 8008d96:	d950      	bls.n	8008e3a <__hexnan+0x10a>
 8008d98:	2300      	movs	r3, #0
 8008d9a:	f1a4 0904 	sub.w	r9, r4, #4
 8008d9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008da2:	f8cd b008 	str.w	fp, [sp, #8]
 8008da6:	464c      	mov	r4, r9
 8008da8:	461d      	mov	r5, r3
 8008daa:	9903      	ldr	r1, [sp, #12]
 8008dac:	e7d7      	b.n	8008d5e <__hexnan+0x2e>
 8008dae:	2a29      	cmp	r2, #41	; 0x29
 8008db0:	d155      	bne.n	8008e5e <__hexnan+0x12e>
 8008db2:	3102      	adds	r1, #2
 8008db4:	f8ca 1000 	str.w	r1, [sl]
 8008db8:	f1bb 0f00 	cmp.w	fp, #0
 8008dbc:	d04f      	beq.n	8008e5e <__hexnan+0x12e>
 8008dbe:	454c      	cmp	r4, r9
 8008dc0:	d206      	bcs.n	8008dd0 <__hexnan+0xa0>
 8008dc2:	2d07      	cmp	r5, #7
 8008dc4:	dc04      	bgt.n	8008dd0 <__hexnan+0xa0>
 8008dc6:	462a      	mov	r2, r5
 8008dc8:	4649      	mov	r1, r9
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f7ff ff8a 	bl	8008ce4 <L_shift>
 8008dd0:	4544      	cmp	r4, r8
 8008dd2:	d934      	bls.n	8008e3e <__hexnan+0x10e>
 8008dd4:	f1a8 0204 	sub.w	r2, r8, #4
 8008dd8:	4623      	mov	r3, r4
 8008dda:	f853 1b04 	ldr.w	r1, [r3], #4
 8008dde:	f842 1f04 	str.w	r1, [r2, #4]!
 8008de2:	429f      	cmp	r7, r3
 8008de4:	d2f9      	bcs.n	8008dda <__hexnan+0xaa>
 8008de6:	1b3b      	subs	r3, r7, r4
 8008de8:	f023 0303 	bic.w	r3, r3, #3
 8008dec:	3304      	adds	r3, #4
 8008dee:	3e03      	subs	r6, #3
 8008df0:	3401      	adds	r4, #1
 8008df2:	42a6      	cmp	r6, r4
 8008df4:	bf38      	it	cc
 8008df6:	2304      	movcc	r3, #4
 8008df8:	4443      	add	r3, r8
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f843 2b04 	str.w	r2, [r3], #4
 8008e00:	429f      	cmp	r7, r3
 8008e02:	d2fb      	bcs.n	8008dfc <__hexnan+0xcc>
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	b91b      	cbnz	r3, 8008e10 <__hexnan+0xe0>
 8008e08:	4547      	cmp	r7, r8
 8008e0a:	d126      	bne.n	8008e5a <__hexnan+0x12a>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	603b      	str	r3, [r7, #0]
 8008e10:	2005      	movs	r0, #5
 8008e12:	e025      	b.n	8008e60 <__hexnan+0x130>
 8008e14:	3501      	adds	r5, #1
 8008e16:	2d08      	cmp	r5, #8
 8008e18:	f10b 0b01 	add.w	fp, fp, #1
 8008e1c:	dd06      	ble.n	8008e2c <__hexnan+0xfc>
 8008e1e:	4544      	cmp	r4, r8
 8008e20:	d9c3      	bls.n	8008daa <__hexnan+0x7a>
 8008e22:	2300      	movs	r3, #0
 8008e24:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e28:	2501      	movs	r5, #1
 8008e2a:	3c04      	subs	r4, #4
 8008e2c:	6822      	ldr	r2, [r4, #0]
 8008e2e:	f000 000f 	and.w	r0, r0, #15
 8008e32:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008e36:	6020      	str	r0, [r4, #0]
 8008e38:	e7b7      	b.n	8008daa <__hexnan+0x7a>
 8008e3a:	2508      	movs	r5, #8
 8008e3c:	e7b5      	b.n	8008daa <__hexnan+0x7a>
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d0df      	beq.n	8008e04 <__hexnan+0xd4>
 8008e44:	f1c3 0320 	rsb	r3, r3, #32
 8008e48:	f04f 32ff 	mov.w	r2, #4294967295
 8008e4c:	40da      	lsrs	r2, r3
 8008e4e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008e52:	4013      	ands	r3, r2
 8008e54:	f846 3c04 	str.w	r3, [r6, #-4]
 8008e58:	e7d4      	b.n	8008e04 <__hexnan+0xd4>
 8008e5a:	3f04      	subs	r7, #4
 8008e5c:	e7d2      	b.n	8008e04 <__hexnan+0xd4>
 8008e5e:	2004      	movs	r0, #4
 8008e60:	b007      	add	sp, #28
 8008e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008e66 <__ascii_mbtowc>:
 8008e66:	b082      	sub	sp, #8
 8008e68:	b901      	cbnz	r1, 8008e6c <__ascii_mbtowc+0x6>
 8008e6a:	a901      	add	r1, sp, #4
 8008e6c:	b142      	cbz	r2, 8008e80 <__ascii_mbtowc+0x1a>
 8008e6e:	b14b      	cbz	r3, 8008e84 <__ascii_mbtowc+0x1e>
 8008e70:	7813      	ldrb	r3, [r2, #0]
 8008e72:	600b      	str	r3, [r1, #0]
 8008e74:	7812      	ldrb	r2, [r2, #0]
 8008e76:	1e10      	subs	r0, r2, #0
 8008e78:	bf18      	it	ne
 8008e7a:	2001      	movne	r0, #1
 8008e7c:	b002      	add	sp, #8
 8008e7e:	4770      	bx	lr
 8008e80:	4610      	mov	r0, r2
 8008e82:	e7fb      	b.n	8008e7c <__ascii_mbtowc+0x16>
 8008e84:	f06f 0001 	mvn.w	r0, #1
 8008e88:	e7f8      	b.n	8008e7c <__ascii_mbtowc+0x16>

08008e8a <_realloc_r>:
 8008e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8e:	4680      	mov	r8, r0
 8008e90:	4614      	mov	r4, r2
 8008e92:	460e      	mov	r6, r1
 8008e94:	b921      	cbnz	r1, 8008ea0 <_realloc_r+0x16>
 8008e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e9a:	4611      	mov	r1, r2
 8008e9c:	f7fd be2e 	b.w	8006afc <_malloc_r>
 8008ea0:	b92a      	cbnz	r2, 8008eae <_realloc_r+0x24>
 8008ea2:	f7fd fdb7 	bl	8006a14 <_free_r>
 8008ea6:	4625      	mov	r5, r4
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eae:	f000 f842 	bl	8008f36 <_malloc_usable_size_r>
 8008eb2:	4284      	cmp	r4, r0
 8008eb4:	4607      	mov	r7, r0
 8008eb6:	d802      	bhi.n	8008ebe <_realloc_r+0x34>
 8008eb8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ebc:	d812      	bhi.n	8008ee4 <_realloc_r+0x5a>
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4640      	mov	r0, r8
 8008ec2:	f7fd fe1b 	bl	8006afc <_malloc_r>
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	d0ed      	beq.n	8008ea8 <_realloc_r+0x1e>
 8008ecc:	42bc      	cmp	r4, r7
 8008ece:	4622      	mov	r2, r4
 8008ed0:	4631      	mov	r1, r6
 8008ed2:	bf28      	it	cs
 8008ed4:	463a      	movcs	r2, r7
 8008ed6:	f7ff fc23 	bl	8008720 <memcpy>
 8008eda:	4631      	mov	r1, r6
 8008edc:	4640      	mov	r0, r8
 8008ede:	f7fd fd99 	bl	8006a14 <_free_r>
 8008ee2:	e7e1      	b.n	8008ea8 <_realloc_r+0x1e>
 8008ee4:	4635      	mov	r5, r6
 8008ee6:	e7df      	b.n	8008ea8 <_realloc_r+0x1e>

08008ee8 <__ascii_wctomb>:
 8008ee8:	b149      	cbz	r1, 8008efe <__ascii_wctomb+0x16>
 8008eea:	2aff      	cmp	r2, #255	; 0xff
 8008eec:	bf85      	ittet	hi
 8008eee:	238a      	movhi	r3, #138	; 0x8a
 8008ef0:	6003      	strhi	r3, [r0, #0]
 8008ef2:	700a      	strbls	r2, [r1, #0]
 8008ef4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ef8:	bf98      	it	ls
 8008efa:	2001      	movls	r0, #1
 8008efc:	4770      	bx	lr
 8008efe:	4608      	mov	r0, r1
 8008f00:	4770      	bx	lr
	...

08008f04 <fiprintf>:
 8008f04:	b40e      	push	{r1, r2, r3}
 8008f06:	b503      	push	{r0, r1, lr}
 8008f08:	4601      	mov	r1, r0
 8008f0a:	ab03      	add	r3, sp, #12
 8008f0c:	4805      	ldr	r0, [pc, #20]	; (8008f24 <fiprintf+0x20>)
 8008f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f12:	6800      	ldr	r0, [r0, #0]
 8008f14:	9301      	str	r3, [sp, #4]
 8008f16:	f000 f83f 	bl	8008f98 <_vfiprintf_r>
 8008f1a:	b002      	add	sp, #8
 8008f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f20:	b003      	add	sp, #12
 8008f22:	4770      	bx	lr
 8008f24:	200001f4 	.word	0x200001f4

08008f28 <abort>:
 8008f28:	b508      	push	{r3, lr}
 8008f2a:	2006      	movs	r0, #6
 8008f2c:	f000 fa0c 	bl	8009348 <raise>
 8008f30:	2001      	movs	r0, #1
 8008f32:	f7f8 fd89 	bl	8001a48 <_exit>

08008f36 <_malloc_usable_size_r>:
 8008f36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f3a:	1f18      	subs	r0, r3, #4
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	bfbc      	itt	lt
 8008f40:	580b      	ldrlt	r3, [r1, r0]
 8008f42:	18c0      	addlt	r0, r0, r3
 8008f44:	4770      	bx	lr

08008f46 <__sfputc_r>:
 8008f46:	6893      	ldr	r3, [r2, #8]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	b410      	push	{r4}
 8008f4e:	6093      	str	r3, [r2, #8]
 8008f50:	da08      	bge.n	8008f64 <__sfputc_r+0x1e>
 8008f52:	6994      	ldr	r4, [r2, #24]
 8008f54:	42a3      	cmp	r3, r4
 8008f56:	db01      	blt.n	8008f5c <__sfputc_r+0x16>
 8008f58:	290a      	cmp	r1, #10
 8008f5a:	d103      	bne.n	8008f64 <__sfputc_r+0x1e>
 8008f5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f60:	f000 b934 	b.w	80091cc <__swbuf_r>
 8008f64:	6813      	ldr	r3, [r2, #0]
 8008f66:	1c58      	adds	r0, r3, #1
 8008f68:	6010      	str	r0, [r2, #0]
 8008f6a:	7019      	strb	r1, [r3, #0]
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <__sfputs_r>:
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	4606      	mov	r6, r0
 8008f78:	460f      	mov	r7, r1
 8008f7a:	4614      	mov	r4, r2
 8008f7c:	18d5      	adds	r5, r2, r3
 8008f7e:	42ac      	cmp	r4, r5
 8008f80:	d101      	bne.n	8008f86 <__sfputs_r+0x12>
 8008f82:	2000      	movs	r0, #0
 8008f84:	e007      	b.n	8008f96 <__sfputs_r+0x22>
 8008f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f8a:	463a      	mov	r2, r7
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7ff ffda 	bl	8008f46 <__sfputc_r>
 8008f92:	1c43      	adds	r3, r0, #1
 8008f94:	d1f3      	bne.n	8008f7e <__sfputs_r+0xa>
 8008f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f98 <_vfiprintf_r>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	460d      	mov	r5, r1
 8008f9e:	b09d      	sub	sp, #116	; 0x74
 8008fa0:	4614      	mov	r4, r2
 8008fa2:	4698      	mov	r8, r3
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	b118      	cbz	r0, 8008fb0 <_vfiprintf_r+0x18>
 8008fa8:	6a03      	ldr	r3, [r0, #32]
 8008faa:	b90b      	cbnz	r3, 8008fb0 <_vfiprintf_r+0x18>
 8008fac:	f7fc fd96 	bl	8005adc <__sinit>
 8008fb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fb2:	07d9      	lsls	r1, r3, #31
 8008fb4:	d405      	bmi.n	8008fc2 <_vfiprintf_r+0x2a>
 8008fb6:	89ab      	ldrh	r3, [r5, #12]
 8008fb8:	059a      	lsls	r2, r3, #22
 8008fba:	d402      	bmi.n	8008fc2 <_vfiprintf_r+0x2a>
 8008fbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fbe:	f7fc fea4 	bl	8005d0a <__retarget_lock_acquire_recursive>
 8008fc2:	89ab      	ldrh	r3, [r5, #12]
 8008fc4:	071b      	lsls	r3, r3, #28
 8008fc6:	d501      	bpl.n	8008fcc <_vfiprintf_r+0x34>
 8008fc8:	692b      	ldr	r3, [r5, #16]
 8008fca:	b99b      	cbnz	r3, 8008ff4 <_vfiprintf_r+0x5c>
 8008fcc:	4629      	mov	r1, r5
 8008fce:	4630      	mov	r0, r6
 8008fd0:	f000 f93a 	bl	8009248 <__swsetup_r>
 8008fd4:	b170      	cbz	r0, 8008ff4 <_vfiprintf_r+0x5c>
 8008fd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fd8:	07dc      	lsls	r4, r3, #31
 8008fda:	d504      	bpl.n	8008fe6 <_vfiprintf_r+0x4e>
 8008fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe0:	b01d      	add	sp, #116	; 0x74
 8008fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fe6:	89ab      	ldrh	r3, [r5, #12]
 8008fe8:	0598      	lsls	r0, r3, #22
 8008fea:	d4f7      	bmi.n	8008fdc <_vfiprintf_r+0x44>
 8008fec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fee:	f7fc fe8d 	bl	8005d0c <__retarget_lock_release_recursive>
 8008ff2:	e7f3      	b.n	8008fdc <_vfiprintf_r+0x44>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff8:	2320      	movs	r3, #32
 8008ffa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ffe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009002:	2330      	movs	r3, #48	; 0x30
 8009004:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80091b8 <_vfiprintf_r+0x220>
 8009008:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800900c:	f04f 0901 	mov.w	r9, #1
 8009010:	4623      	mov	r3, r4
 8009012:	469a      	mov	sl, r3
 8009014:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009018:	b10a      	cbz	r2, 800901e <_vfiprintf_r+0x86>
 800901a:	2a25      	cmp	r2, #37	; 0x25
 800901c:	d1f9      	bne.n	8009012 <_vfiprintf_r+0x7a>
 800901e:	ebba 0b04 	subs.w	fp, sl, r4
 8009022:	d00b      	beq.n	800903c <_vfiprintf_r+0xa4>
 8009024:	465b      	mov	r3, fp
 8009026:	4622      	mov	r2, r4
 8009028:	4629      	mov	r1, r5
 800902a:	4630      	mov	r0, r6
 800902c:	f7ff ffa2 	bl	8008f74 <__sfputs_r>
 8009030:	3001      	adds	r0, #1
 8009032:	f000 80a9 	beq.w	8009188 <_vfiprintf_r+0x1f0>
 8009036:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009038:	445a      	add	r2, fp
 800903a:	9209      	str	r2, [sp, #36]	; 0x24
 800903c:	f89a 3000 	ldrb.w	r3, [sl]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 80a1 	beq.w	8009188 <_vfiprintf_r+0x1f0>
 8009046:	2300      	movs	r3, #0
 8009048:	f04f 32ff 	mov.w	r2, #4294967295
 800904c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009050:	f10a 0a01 	add.w	sl, sl, #1
 8009054:	9304      	str	r3, [sp, #16]
 8009056:	9307      	str	r3, [sp, #28]
 8009058:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800905c:	931a      	str	r3, [sp, #104]	; 0x68
 800905e:	4654      	mov	r4, sl
 8009060:	2205      	movs	r2, #5
 8009062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009066:	4854      	ldr	r0, [pc, #336]	; (80091b8 <_vfiprintf_r+0x220>)
 8009068:	f7f7 f8b2 	bl	80001d0 <memchr>
 800906c:	9a04      	ldr	r2, [sp, #16]
 800906e:	b9d8      	cbnz	r0, 80090a8 <_vfiprintf_r+0x110>
 8009070:	06d1      	lsls	r1, r2, #27
 8009072:	bf44      	itt	mi
 8009074:	2320      	movmi	r3, #32
 8009076:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800907a:	0713      	lsls	r3, r2, #28
 800907c:	bf44      	itt	mi
 800907e:	232b      	movmi	r3, #43	; 0x2b
 8009080:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009084:	f89a 3000 	ldrb.w	r3, [sl]
 8009088:	2b2a      	cmp	r3, #42	; 0x2a
 800908a:	d015      	beq.n	80090b8 <_vfiprintf_r+0x120>
 800908c:	9a07      	ldr	r2, [sp, #28]
 800908e:	4654      	mov	r4, sl
 8009090:	2000      	movs	r0, #0
 8009092:	f04f 0c0a 	mov.w	ip, #10
 8009096:	4621      	mov	r1, r4
 8009098:	f811 3b01 	ldrb.w	r3, [r1], #1
 800909c:	3b30      	subs	r3, #48	; 0x30
 800909e:	2b09      	cmp	r3, #9
 80090a0:	d94d      	bls.n	800913e <_vfiprintf_r+0x1a6>
 80090a2:	b1b0      	cbz	r0, 80090d2 <_vfiprintf_r+0x13a>
 80090a4:	9207      	str	r2, [sp, #28]
 80090a6:	e014      	b.n	80090d2 <_vfiprintf_r+0x13a>
 80090a8:	eba0 0308 	sub.w	r3, r0, r8
 80090ac:	fa09 f303 	lsl.w	r3, r9, r3
 80090b0:	4313      	orrs	r3, r2
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	46a2      	mov	sl, r4
 80090b6:	e7d2      	b.n	800905e <_vfiprintf_r+0xc6>
 80090b8:	9b03      	ldr	r3, [sp, #12]
 80090ba:	1d19      	adds	r1, r3, #4
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	9103      	str	r1, [sp, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	bfbb      	ittet	lt
 80090c4:	425b      	neglt	r3, r3
 80090c6:	f042 0202 	orrlt.w	r2, r2, #2
 80090ca:	9307      	strge	r3, [sp, #28]
 80090cc:	9307      	strlt	r3, [sp, #28]
 80090ce:	bfb8      	it	lt
 80090d0:	9204      	strlt	r2, [sp, #16]
 80090d2:	7823      	ldrb	r3, [r4, #0]
 80090d4:	2b2e      	cmp	r3, #46	; 0x2e
 80090d6:	d10c      	bne.n	80090f2 <_vfiprintf_r+0x15a>
 80090d8:	7863      	ldrb	r3, [r4, #1]
 80090da:	2b2a      	cmp	r3, #42	; 0x2a
 80090dc:	d134      	bne.n	8009148 <_vfiprintf_r+0x1b0>
 80090de:	9b03      	ldr	r3, [sp, #12]
 80090e0:	1d1a      	adds	r2, r3, #4
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	9203      	str	r2, [sp, #12]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	bfb8      	it	lt
 80090ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80090ee:	3402      	adds	r4, #2
 80090f0:	9305      	str	r3, [sp, #20]
 80090f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80091c8 <_vfiprintf_r+0x230>
 80090f6:	7821      	ldrb	r1, [r4, #0]
 80090f8:	2203      	movs	r2, #3
 80090fa:	4650      	mov	r0, sl
 80090fc:	f7f7 f868 	bl	80001d0 <memchr>
 8009100:	b138      	cbz	r0, 8009112 <_vfiprintf_r+0x17a>
 8009102:	9b04      	ldr	r3, [sp, #16]
 8009104:	eba0 000a 	sub.w	r0, r0, sl
 8009108:	2240      	movs	r2, #64	; 0x40
 800910a:	4082      	lsls	r2, r0
 800910c:	4313      	orrs	r3, r2
 800910e:	3401      	adds	r4, #1
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009116:	4829      	ldr	r0, [pc, #164]	; (80091bc <_vfiprintf_r+0x224>)
 8009118:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800911c:	2206      	movs	r2, #6
 800911e:	f7f7 f857 	bl	80001d0 <memchr>
 8009122:	2800      	cmp	r0, #0
 8009124:	d03f      	beq.n	80091a6 <_vfiprintf_r+0x20e>
 8009126:	4b26      	ldr	r3, [pc, #152]	; (80091c0 <_vfiprintf_r+0x228>)
 8009128:	bb1b      	cbnz	r3, 8009172 <_vfiprintf_r+0x1da>
 800912a:	9b03      	ldr	r3, [sp, #12]
 800912c:	3307      	adds	r3, #7
 800912e:	f023 0307 	bic.w	r3, r3, #7
 8009132:	3308      	adds	r3, #8
 8009134:	9303      	str	r3, [sp, #12]
 8009136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009138:	443b      	add	r3, r7
 800913a:	9309      	str	r3, [sp, #36]	; 0x24
 800913c:	e768      	b.n	8009010 <_vfiprintf_r+0x78>
 800913e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009142:	460c      	mov	r4, r1
 8009144:	2001      	movs	r0, #1
 8009146:	e7a6      	b.n	8009096 <_vfiprintf_r+0xfe>
 8009148:	2300      	movs	r3, #0
 800914a:	3401      	adds	r4, #1
 800914c:	9305      	str	r3, [sp, #20]
 800914e:	4619      	mov	r1, r3
 8009150:	f04f 0c0a 	mov.w	ip, #10
 8009154:	4620      	mov	r0, r4
 8009156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800915a:	3a30      	subs	r2, #48	; 0x30
 800915c:	2a09      	cmp	r2, #9
 800915e:	d903      	bls.n	8009168 <_vfiprintf_r+0x1d0>
 8009160:	2b00      	cmp	r3, #0
 8009162:	d0c6      	beq.n	80090f2 <_vfiprintf_r+0x15a>
 8009164:	9105      	str	r1, [sp, #20]
 8009166:	e7c4      	b.n	80090f2 <_vfiprintf_r+0x15a>
 8009168:	fb0c 2101 	mla	r1, ip, r1, r2
 800916c:	4604      	mov	r4, r0
 800916e:	2301      	movs	r3, #1
 8009170:	e7f0      	b.n	8009154 <_vfiprintf_r+0x1bc>
 8009172:	ab03      	add	r3, sp, #12
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	462a      	mov	r2, r5
 8009178:	4b12      	ldr	r3, [pc, #72]	; (80091c4 <_vfiprintf_r+0x22c>)
 800917a:	a904      	add	r1, sp, #16
 800917c:	4630      	mov	r0, r6
 800917e:	f7fb fe4b 	bl	8004e18 <_printf_float>
 8009182:	4607      	mov	r7, r0
 8009184:	1c78      	adds	r0, r7, #1
 8009186:	d1d6      	bne.n	8009136 <_vfiprintf_r+0x19e>
 8009188:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800918a:	07d9      	lsls	r1, r3, #31
 800918c:	d405      	bmi.n	800919a <_vfiprintf_r+0x202>
 800918e:	89ab      	ldrh	r3, [r5, #12]
 8009190:	059a      	lsls	r2, r3, #22
 8009192:	d402      	bmi.n	800919a <_vfiprintf_r+0x202>
 8009194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009196:	f7fc fdb9 	bl	8005d0c <__retarget_lock_release_recursive>
 800919a:	89ab      	ldrh	r3, [r5, #12]
 800919c:	065b      	lsls	r3, r3, #25
 800919e:	f53f af1d 	bmi.w	8008fdc <_vfiprintf_r+0x44>
 80091a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091a4:	e71c      	b.n	8008fe0 <_vfiprintf_r+0x48>
 80091a6:	ab03      	add	r3, sp, #12
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	462a      	mov	r2, r5
 80091ac:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <_vfiprintf_r+0x22c>)
 80091ae:	a904      	add	r1, sp, #16
 80091b0:	4630      	mov	r0, r6
 80091b2:	f7fc f8d5 	bl	8005360 <_printf_i>
 80091b6:	e7e4      	b.n	8009182 <_vfiprintf_r+0x1ea>
 80091b8:	08009841 	.word	0x08009841
 80091bc:	0800984b 	.word	0x0800984b
 80091c0:	08004e19 	.word	0x08004e19
 80091c4:	08008f75 	.word	0x08008f75
 80091c8:	08009847 	.word	0x08009847

080091cc <__swbuf_r>:
 80091cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ce:	460e      	mov	r6, r1
 80091d0:	4614      	mov	r4, r2
 80091d2:	4605      	mov	r5, r0
 80091d4:	b118      	cbz	r0, 80091de <__swbuf_r+0x12>
 80091d6:	6a03      	ldr	r3, [r0, #32]
 80091d8:	b90b      	cbnz	r3, 80091de <__swbuf_r+0x12>
 80091da:	f7fc fc7f 	bl	8005adc <__sinit>
 80091de:	69a3      	ldr	r3, [r4, #24]
 80091e0:	60a3      	str	r3, [r4, #8]
 80091e2:	89a3      	ldrh	r3, [r4, #12]
 80091e4:	071a      	lsls	r2, r3, #28
 80091e6:	d525      	bpl.n	8009234 <__swbuf_r+0x68>
 80091e8:	6923      	ldr	r3, [r4, #16]
 80091ea:	b31b      	cbz	r3, 8009234 <__swbuf_r+0x68>
 80091ec:	6823      	ldr	r3, [r4, #0]
 80091ee:	6922      	ldr	r2, [r4, #16]
 80091f0:	1a98      	subs	r0, r3, r2
 80091f2:	6963      	ldr	r3, [r4, #20]
 80091f4:	b2f6      	uxtb	r6, r6
 80091f6:	4283      	cmp	r3, r0
 80091f8:	4637      	mov	r7, r6
 80091fa:	dc04      	bgt.n	8009206 <__swbuf_r+0x3a>
 80091fc:	4621      	mov	r1, r4
 80091fe:	4628      	mov	r0, r5
 8009200:	f7ff fa2a 	bl	8008658 <_fflush_r>
 8009204:	b9e0      	cbnz	r0, 8009240 <__swbuf_r+0x74>
 8009206:	68a3      	ldr	r3, [r4, #8]
 8009208:	3b01      	subs	r3, #1
 800920a:	60a3      	str	r3, [r4, #8]
 800920c:	6823      	ldr	r3, [r4, #0]
 800920e:	1c5a      	adds	r2, r3, #1
 8009210:	6022      	str	r2, [r4, #0]
 8009212:	701e      	strb	r6, [r3, #0]
 8009214:	6962      	ldr	r2, [r4, #20]
 8009216:	1c43      	adds	r3, r0, #1
 8009218:	429a      	cmp	r2, r3
 800921a:	d004      	beq.n	8009226 <__swbuf_r+0x5a>
 800921c:	89a3      	ldrh	r3, [r4, #12]
 800921e:	07db      	lsls	r3, r3, #31
 8009220:	d506      	bpl.n	8009230 <__swbuf_r+0x64>
 8009222:	2e0a      	cmp	r6, #10
 8009224:	d104      	bne.n	8009230 <__swbuf_r+0x64>
 8009226:	4621      	mov	r1, r4
 8009228:	4628      	mov	r0, r5
 800922a:	f7ff fa15 	bl	8008658 <_fflush_r>
 800922e:	b938      	cbnz	r0, 8009240 <__swbuf_r+0x74>
 8009230:	4638      	mov	r0, r7
 8009232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009234:	4621      	mov	r1, r4
 8009236:	4628      	mov	r0, r5
 8009238:	f000 f806 	bl	8009248 <__swsetup_r>
 800923c:	2800      	cmp	r0, #0
 800923e:	d0d5      	beq.n	80091ec <__swbuf_r+0x20>
 8009240:	f04f 37ff 	mov.w	r7, #4294967295
 8009244:	e7f4      	b.n	8009230 <__swbuf_r+0x64>
	...

08009248 <__swsetup_r>:
 8009248:	b538      	push	{r3, r4, r5, lr}
 800924a:	4b2a      	ldr	r3, [pc, #168]	; (80092f4 <__swsetup_r+0xac>)
 800924c:	4605      	mov	r5, r0
 800924e:	6818      	ldr	r0, [r3, #0]
 8009250:	460c      	mov	r4, r1
 8009252:	b118      	cbz	r0, 800925c <__swsetup_r+0x14>
 8009254:	6a03      	ldr	r3, [r0, #32]
 8009256:	b90b      	cbnz	r3, 800925c <__swsetup_r+0x14>
 8009258:	f7fc fc40 	bl	8005adc <__sinit>
 800925c:	89a3      	ldrh	r3, [r4, #12]
 800925e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009262:	0718      	lsls	r0, r3, #28
 8009264:	d422      	bmi.n	80092ac <__swsetup_r+0x64>
 8009266:	06d9      	lsls	r1, r3, #27
 8009268:	d407      	bmi.n	800927a <__swsetup_r+0x32>
 800926a:	2309      	movs	r3, #9
 800926c:	602b      	str	r3, [r5, #0]
 800926e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009272:	81a3      	strh	r3, [r4, #12]
 8009274:	f04f 30ff 	mov.w	r0, #4294967295
 8009278:	e034      	b.n	80092e4 <__swsetup_r+0x9c>
 800927a:	0758      	lsls	r0, r3, #29
 800927c:	d512      	bpl.n	80092a4 <__swsetup_r+0x5c>
 800927e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009280:	b141      	cbz	r1, 8009294 <__swsetup_r+0x4c>
 8009282:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009286:	4299      	cmp	r1, r3
 8009288:	d002      	beq.n	8009290 <__swsetup_r+0x48>
 800928a:	4628      	mov	r0, r5
 800928c:	f7fd fbc2 	bl	8006a14 <_free_r>
 8009290:	2300      	movs	r3, #0
 8009292:	6363      	str	r3, [r4, #52]	; 0x34
 8009294:	89a3      	ldrh	r3, [r4, #12]
 8009296:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	2300      	movs	r3, #0
 800929e:	6063      	str	r3, [r4, #4]
 80092a0:	6923      	ldr	r3, [r4, #16]
 80092a2:	6023      	str	r3, [r4, #0]
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	f043 0308 	orr.w	r3, r3, #8
 80092aa:	81a3      	strh	r3, [r4, #12]
 80092ac:	6923      	ldr	r3, [r4, #16]
 80092ae:	b94b      	cbnz	r3, 80092c4 <__swsetup_r+0x7c>
 80092b0:	89a3      	ldrh	r3, [r4, #12]
 80092b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092ba:	d003      	beq.n	80092c4 <__swsetup_r+0x7c>
 80092bc:	4621      	mov	r1, r4
 80092be:	4628      	mov	r0, r5
 80092c0:	f000 f884 	bl	80093cc <__smakebuf_r>
 80092c4:	89a0      	ldrh	r0, [r4, #12]
 80092c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092ca:	f010 0301 	ands.w	r3, r0, #1
 80092ce:	d00a      	beq.n	80092e6 <__swsetup_r+0x9e>
 80092d0:	2300      	movs	r3, #0
 80092d2:	60a3      	str	r3, [r4, #8]
 80092d4:	6963      	ldr	r3, [r4, #20]
 80092d6:	425b      	negs	r3, r3
 80092d8:	61a3      	str	r3, [r4, #24]
 80092da:	6923      	ldr	r3, [r4, #16]
 80092dc:	b943      	cbnz	r3, 80092f0 <__swsetup_r+0xa8>
 80092de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092e2:	d1c4      	bne.n	800926e <__swsetup_r+0x26>
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	0781      	lsls	r1, r0, #30
 80092e8:	bf58      	it	pl
 80092ea:	6963      	ldrpl	r3, [r4, #20]
 80092ec:	60a3      	str	r3, [r4, #8]
 80092ee:	e7f4      	b.n	80092da <__swsetup_r+0x92>
 80092f0:	2000      	movs	r0, #0
 80092f2:	e7f7      	b.n	80092e4 <__swsetup_r+0x9c>
 80092f4:	200001f4 	.word	0x200001f4

080092f8 <_raise_r>:
 80092f8:	291f      	cmp	r1, #31
 80092fa:	b538      	push	{r3, r4, r5, lr}
 80092fc:	4604      	mov	r4, r0
 80092fe:	460d      	mov	r5, r1
 8009300:	d904      	bls.n	800930c <_raise_r+0x14>
 8009302:	2316      	movs	r3, #22
 8009304:	6003      	str	r3, [r0, #0]
 8009306:	f04f 30ff 	mov.w	r0, #4294967295
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800930e:	b112      	cbz	r2, 8009316 <_raise_r+0x1e>
 8009310:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009314:	b94b      	cbnz	r3, 800932a <_raise_r+0x32>
 8009316:	4620      	mov	r0, r4
 8009318:	f000 f830 	bl	800937c <_getpid_r>
 800931c:	462a      	mov	r2, r5
 800931e:	4601      	mov	r1, r0
 8009320:	4620      	mov	r0, r4
 8009322:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009326:	f000 b817 	b.w	8009358 <_kill_r>
 800932a:	2b01      	cmp	r3, #1
 800932c:	d00a      	beq.n	8009344 <_raise_r+0x4c>
 800932e:	1c59      	adds	r1, r3, #1
 8009330:	d103      	bne.n	800933a <_raise_r+0x42>
 8009332:	2316      	movs	r3, #22
 8009334:	6003      	str	r3, [r0, #0]
 8009336:	2001      	movs	r0, #1
 8009338:	e7e7      	b.n	800930a <_raise_r+0x12>
 800933a:	2400      	movs	r4, #0
 800933c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009340:	4628      	mov	r0, r5
 8009342:	4798      	blx	r3
 8009344:	2000      	movs	r0, #0
 8009346:	e7e0      	b.n	800930a <_raise_r+0x12>

08009348 <raise>:
 8009348:	4b02      	ldr	r3, [pc, #8]	; (8009354 <raise+0xc>)
 800934a:	4601      	mov	r1, r0
 800934c:	6818      	ldr	r0, [r3, #0]
 800934e:	f7ff bfd3 	b.w	80092f8 <_raise_r>
 8009352:	bf00      	nop
 8009354:	200001f4 	.word	0x200001f4

08009358 <_kill_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4d07      	ldr	r5, [pc, #28]	; (8009378 <_kill_r+0x20>)
 800935c:	2300      	movs	r3, #0
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	4611      	mov	r1, r2
 8009364:	602b      	str	r3, [r5, #0]
 8009366:	f7f8 fb5f 	bl	8001a28 <_kill>
 800936a:	1c43      	adds	r3, r0, #1
 800936c:	d102      	bne.n	8009374 <_kill_r+0x1c>
 800936e:	682b      	ldr	r3, [r5, #0]
 8009370:	b103      	cbz	r3, 8009374 <_kill_r+0x1c>
 8009372:	6023      	str	r3, [r4, #0]
 8009374:	bd38      	pop	{r3, r4, r5, pc}
 8009376:	bf00      	nop
 8009378:	20000904 	.word	0x20000904

0800937c <_getpid_r>:
 800937c:	f7f8 bb4c 	b.w	8001a18 <_getpid>

08009380 <__swhatbuf_r>:
 8009380:	b570      	push	{r4, r5, r6, lr}
 8009382:	460c      	mov	r4, r1
 8009384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009388:	2900      	cmp	r1, #0
 800938a:	b096      	sub	sp, #88	; 0x58
 800938c:	4615      	mov	r5, r2
 800938e:	461e      	mov	r6, r3
 8009390:	da0d      	bge.n	80093ae <__swhatbuf_r+0x2e>
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009398:	f04f 0100 	mov.w	r1, #0
 800939c:	bf0c      	ite	eq
 800939e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80093a2:	2340      	movne	r3, #64	; 0x40
 80093a4:	2000      	movs	r0, #0
 80093a6:	6031      	str	r1, [r6, #0]
 80093a8:	602b      	str	r3, [r5, #0]
 80093aa:	b016      	add	sp, #88	; 0x58
 80093ac:	bd70      	pop	{r4, r5, r6, pc}
 80093ae:	466a      	mov	r2, sp
 80093b0:	f000 f848 	bl	8009444 <_fstat_r>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	dbec      	blt.n	8009392 <__swhatbuf_r+0x12>
 80093b8:	9901      	ldr	r1, [sp, #4]
 80093ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80093be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80093c2:	4259      	negs	r1, r3
 80093c4:	4159      	adcs	r1, r3
 80093c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093ca:	e7eb      	b.n	80093a4 <__swhatbuf_r+0x24>

080093cc <__smakebuf_r>:
 80093cc:	898b      	ldrh	r3, [r1, #12]
 80093ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093d0:	079d      	lsls	r5, r3, #30
 80093d2:	4606      	mov	r6, r0
 80093d4:	460c      	mov	r4, r1
 80093d6:	d507      	bpl.n	80093e8 <__smakebuf_r+0x1c>
 80093d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	6123      	str	r3, [r4, #16]
 80093e0:	2301      	movs	r3, #1
 80093e2:	6163      	str	r3, [r4, #20]
 80093e4:	b002      	add	sp, #8
 80093e6:	bd70      	pop	{r4, r5, r6, pc}
 80093e8:	ab01      	add	r3, sp, #4
 80093ea:	466a      	mov	r2, sp
 80093ec:	f7ff ffc8 	bl	8009380 <__swhatbuf_r>
 80093f0:	9900      	ldr	r1, [sp, #0]
 80093f2:	4605      	mov	r5, r0
 80093f4:	4630      	mov	r0, r6
 80093f6:	f7fd fb81 	bl	8006afc <_malloc_r>
 80093fa:	b948      	cbnz	r0, 8009410 <__smakebuf_r+0x44>
 80093fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009400:	059a      	lsls	r2, r3, #22
 8009402:	d4ef      	bmi.n	80093e4 <__smakebuf_r+0x18>
 8009404:	f023 0303 	bic.w	r3, r3, #3
 8009408:	f043 0302 	orr.w	r3, r3, #2
 800940c:	81a3      	strh	r3, [r4, #12]
 800940e:	e7e3      	b.n	80093d8 <__smakebuf_r+0xc>
 8009410:	89a3      	ldrh	r3, [r4, #12]
 8009412:	6020      	str	r0, [r4, #0]
 8009414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009418:	81a3      	strh	r3, [r4, #12]
 800941a:	9b00      	ldr	r3, [sp, #0]
 800941c:	6163      	str	r3, [r4, #20]
 800941e:	9b01      	ldr	r3, [sp, #4]
 8009420:	6120      	str	r0, [r4, #16]
 8009422:	b15b      	cbz	r3, 800943c <__smakebuf_r+0x70>
 8009424:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009428:	4630      	mov	r0, r6
 800942a:	f000 f81d 	bl	8009468 <_isatty_r>
 800942e:	b128      	cbz	r0, 800943c <__smakebuf_r+0x70>
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	f023 0303 	bic.w	r3, r3, #3
 8009436:	f043 0301 	orr.w	r3, r3, #1
 800943a:	81a3      	strh	r3, [r4, #12]
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	431d      	orrs	r5, r3
 8009440:	81a5      	strh	r5, [r4, #12]
 8009442:	e7cf      	b.n	80093e4 <__smakebuf_r+0x18>

08009444 <_fstat_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4d07      	ldr	r5, [pc, #28]	; (8009464 <_fstat_r+0x20>)
 8009448:	2300      	movs	r3, #0
 800944a:	4604      	mov	r4, r0
 800944c:	4608      	mov	r0, r1
 800944e:	4611      	mov	r1, r2
 8009450:	602b      	str	r3, [r5, #0]
 8009452:	f7f8 fb48 	bl	8001ae6 <_fstat>
 8009456:	1c43      	adds	r3, r0, #1
 8009458:	d102      	bne.n	8009460 <_fstat_r+0x1c>
 800945a:	682b      	ldr	r3, [r5, #0]
 800945c:	b103      	cbz	r3, 8009460 <_fstat_r+0x1c>
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	bd38      	pop	{r3, r4, r5, pc}
 8009462:	bf00      	nop
 8009464:	20000904 	.word	0x20000904

08009468 <_isatty_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	4d06      	ldr	r5, [pc, #24]	; (8009484 <_isatty_r+0x1c>)
 800946c:	2300      	movs	r3, #0
 800946e:	4604      	mov	r4, r0
 8009470:	4608      	mov	r0, r1
 8009472:	602b      	str	r3, [r5, #0]
 8009474:	f7f8 fb47 	bl	8001b06 <_isatty>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d102      	bne.n	8009482 <_isatty_r+0x1a>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	b103      	cbz	r3, 8009482 <_isatty_r+0x1a>
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	bd38      	pop	{r3, r4, r5, pc}
 8009484:	20000904 	.word	0x20000904

08009488 <_init>:
 8009488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948a:	bf00      	nop
 800948c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800948e:	bc08      	pop	{r3}
 8009490:	469e      	mov	lr, r3
 8009492:	4770      	bx	lr

08009494 <_fini>:
 8009494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009496:	bf00      	nop
 8009498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800949a:	bc08      	pop	{r3}
 800949c:	469e      	mov	lr, r3
 800949e:	4770      	bx	lr
