-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mlp is
port (
    in_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of mlp is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mlp_mlp,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu5eg-sfvc784-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.278000,HLS_SYN_LAT=16,HLS_SYN_TPT=12,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=9504,HLS_SYN_LUT=12041,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_in_stream_TREADY : STD_LOGIC;
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_0 : STD_LOGIC_VECTOR (46 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_1 : STD_LOGIC_VECTOR (44 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_2 : STD_LOGIC_VECTOR (36 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_3 : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_4 : STD_LOGIC_VECTOR (44 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_5 : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_6 : STD_LOGIC_VECTOR (47 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_7 : STD_LOGIC_VECTOR (41 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_8 : STD_LOGIC_VECTOR (42 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_9 : STD_LOGIC_VECTOR (44 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_10 : STD_LOGIC_VECTOR (44 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_11 : STD_LOGIC_VECTOR (46 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_12 : STD_LOGIC_VECTOR (43 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_13 : STD_LOGIC_VECTOR (46 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_14 : STD_LOGIC_VECTOR (46 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_15 : STD_LOGIC_VECTOR (47 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_16 : STD_LOGIC_VECTOR (40 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_17 : STD_LOGIC_VECTOR (44 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_18 : STD_LOGIC_VECTOR (42 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_19 : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_20 : STD_LOGIC_VECTOR (41 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_21 : STD_LOGIC_VECTOR (38 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_22 : STD_LOGIC_VECTOR (44 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_24 : STD_LOGIC_VECTOR (43 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_25 : STD_LOGIC_VECTOR (41 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_26 : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_27 : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_28 : STD_LOGIC_VECTOR (42 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_29 : STD_LOGIC_VECTOR (43 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_30 : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218_proc12_U0_ap_return_31 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_channel_done_shl_ln887_1_cast8_loc_c273_channel : STD_LOGIC;
    signal shl_ln887_1_cast8_loc_c273_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_1_cast8_loc_c273_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_2_cast9_loc_c272_channel : STD_LOGIC;
    signal shl_ln887_2_cast9_loc_c272_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_2_cast9_loc_c272_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_3_cast21_loc_c271_channel : STD_LOGIC;
    signal shl_ln887_3_cast21_loc_c271_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_3_cast21_loc_c271_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_4_cast11_loc_c270_channel : STD_LOGIC;
    signal shl_ln887_4_cast11_loc_c270_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_4_cast11_loc_c270_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_5_cast22_loc_c269_channel : STD_LOGIC;
    signal shl_ln887_5_cast22_loc_c269_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_5_cast22_loc_c269_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_6_cast18_loc_c268_channel : STD_LOGIC;
    signal shl_ln887_6_cast18_loc_c268_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_6_cast18_loc_c268_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_7_cast_loc_c267_channel : STD_LOGIC;
    signal shl_ln887_7_cast_loc_c267_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_7_cast_loc_c267_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_8_cast_loc_c265_channel : STD_LOGIC;
    signal shl_ln887_8_cast_loc_c265_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_8_cast_loc_c265_channel : STD_LOGIC;
    signal ap_channel_done_trunc_ln864_loc_channel : STD_LOGIC;
    signal trunc_ln864_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_trunc_ln864_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_trunc_ln864_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_9_cast_loc_channel : STD_LOGIC;
    signal shl_ln887_9_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_9_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_9_cast13_loc_channel : STD_LOGIC;
    signal shl_ln887_9_cast13_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_9_cast13_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_9_cast24_loc_channel : STD_LOGIC;
    signal shl_ln887_9_cast24_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_9_cast24_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_9_cast26_loc_channel : STD_LOGIC;
    signal shl_ln887_9_cast26_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_9_cast26_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_8_cast20_loc_channel : STD_LOGIC;
    signal shl_ln887_8_cast20_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_8_cast20_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_8_cast23_loc_channel : STD_LOGIC;
    signal shl_ln887_8_cast23_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_8_cast23_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_7_cast19_loc_channel : STD_LOGIC;
    signal shl_ln887_7_cast19_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_7_cast19_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln1319_9_loc_channel : STD_LOGIC;
    signal sext_ln1319_9_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln1319_9_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln1319_9_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_6_cast_loc_channel : STD_LOGIC;
    signal shl_ln887_6_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_6_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_5_cast12_loc_channel : STD_LOGIC;
    signal shl_ln887_5_cast12_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_5_cast12_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_5_cast17_loc_channel : STD_LOGIC;
    signal shl_ln887_5_cast17_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_5_cast17_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_4_cast_loc_channel : STD_LOGIC;
    signal shl_ln887_4_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_4_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_4_cast25_loc_channel : STD_LOGIC;
    signal shl_ln887_4_cast25_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_4_cast25_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_3_cast_loc_channel : STD_LOGIC;
    signal shl_ln887_3_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_3_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_3_cast10_loc_channel : STD_LOGIC;
    signal shl_ln887_3_cast10_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_3_cast10_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_2_cast16_loc_channel : STD_LOGIC;
    signal shl_ln887_2_cast16_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_2_cast16_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln1319_5_loc_channel : STD_LOGIC;
    signal sext_ln1319_5_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln1319_5_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln1319_5_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_1_cast_loc_channel : STD_LOGIC;
    signal shl_ln887_1_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_1_cast_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_1_cast15_loc_channel : STD_LOGIC;
    signal shl_ln887_1_cast15_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_1_cast15_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_cast14_loc_channel : STD_LOGIC;
    signal shl_ln887_cast14_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_cast14_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_cast7_loc_channel : STD_LOGIC;
    signal shl_ln887_cast7_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_cast7_loc_channel : STD_LOGIC;
    signal ap_channel_done_p_loc_channel : STD_LOGIC;
    signal p_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_loc_channel : STD_LOGIC;
    signal ap_channel_done_shl_ln887_cast_loc_channel : STD_LOGIC;
    signal shl_ln887_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_shl_ln887_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_shl_ln887_cast_loc_channel : STD_LOGIC;
    signal relu_1_U0_ap_start : STD_LOGIC;
    signal relu_1_U0_ap_done : STD_LOGIC;
    signal relu_1_U0_ap_continue : STD_LOGIC;
    signal relu_1_U0_ap_idle : STD_LOGIC;
    signal relu_1_U0_ap_ready : STD_LOGIC;
    signal relu_1_U0_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp_channel_full_n : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_8_cast_loc_c_din : STD_LOGIC_VECTOR (43 downto 0);
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_8_cast_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_7_cast_loc_c266_din : STD_LOGIC_VECTOR (41 downto 0);
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_7_cast_loc_c266_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_4_cast11_loc_c_din : STD_LOGIC_VECTOR (42 downto 0);
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_4_cast11_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_2_cast9_loc_c_din : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_2_cast9_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_1_cast8_loc_c_din : STD_LOGIC_VECTOR (42 downto 0);
    signal Block_if_end_i_i126_9218223_proc_U0_shl_ln887_1_cast8_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218223_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (55 downto 0);
    signal Block_if_end_i_i126_9218223_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_trunc_ln864_13_loc_channel : STD_LOGIC;
    signal trunc_ln864_13_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_trunc_ln864_13_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_trunc_ln864_13_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln1319_13_cast_loc_channel : STD_LOGIC;
    signal sext_ln1319_13_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln1319_13_cast_loc_channel : STD_LOGIC;
    signal relu_2_U0_ap_start : STD_LOGIC;
    signal relu_2_U0_ap_done : STD_LOGIC;
    signal relu_2_U0_ap_continue : STD_LOGIC;
    signal relu_2_U0_ap_idle : STD_LOGIC;
    signal relu_2_U0_ap_ready : STD_LOGIC;
    signal relu_2_U0_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp262_channel_full_n : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_shl_ln887_4_cast11_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_shl_ln887_6_cast18_loc_c_din : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218229_proc_U0_shl_ln887_6_cast18_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218229_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (55 downto 0);
    signal Block_if_end_i_i126_9218229_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_trunc_ln864_23_loc_channel : STD_LOGIC;
    signal trunc_ln864_23_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_trunc_ln864_23_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_trunc_ln864_23_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln1319_14_cast_loc_channel : STD_LOGIC;
    signal sext_ln1319_14_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln1319_14_cast_loc_channel : STD_LOGIC;
    signal relu_3_U0_ap_start : STD_LOGIC;
    signal relu_3_U0_ap_done : STD_LOGIC;
    signal relu_3_U0_ap_continue : STD_LOGIC;
    signal relu_3_U0_ap_idle : STD_LOGIC;
    signal relu_3_U0_ap_ready : STD_LOGIC;
    signal relu_3_U0_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp263_channel_full_n : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_1_cast8_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_c_din : STD_LOGIC_VECTOR (41 downto 0);
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_5_cast22_loc_c_din : STD_LOGIC_VECTOR (45 downto 0);
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_5_cast22_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_3_cast21_loc_c_din : STD_LOGIC_VECTOR (43 downto 0);
    signal Block_if_end_i_i126_9218235_proc_U0_shl_ln887_3_cast21_loc_c_write : STD_LOGIC;
    signal Block_if_end_i_i126_9218235_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (55 downto 0);
    signal Block_if_end_i_i126_9218235_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_trunc_ln864_33_loc_channel : STD_LOGIC;
    signal trunc_ln864_33_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_trunc_ln864_33_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_trunc_ln864_33_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln1319_15_cast_loc_channel : STD_LOGIC;
    signal sext_ln1319_15_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln1319_15_cast_loc_channel : STD_LOGIC;
    signal relu_4_U0_ap_start : STD_LOGIC;
    signal relu_4_U0_ap_done : STD_LOGIC;
    signal relu_4_U0_ap_continue : STD_LOGIC;
    signal relu_4_U0_ap_idle : STD_LOGIC;
    signal relu_4_U0_ap_ready : STD_LOGIC;
    signal relu_4_U0_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp264_channel_full_n : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_shl_ln887_2_cast9_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_shl_ln887_3_cast21_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_shl_ln887_5_cast22_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_shl_ln887_6_cast18_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_shl_ln887_7_cast_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_shl_ln887_8_cast_loc_read : STD_LOGIC;
    signal Block_if_end_i_i126_9218241_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (55 downto 0);
    signal Block_if_end_i_i126_9218241_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_trunc_ln864_43_loc_channel : STD_LOGIC;
    signal trunc_ln864_43_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_trunc_ln864_43_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_trunc_ln864_43_loc_channel : STD_LOGIC;
    signal ap_channel_done_sext_ln1319_16_cast_loc_channel : STD_LOGIC;
    signal sext_ln1319_16_cast_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_sext_ln1319_16_cast_loc_channel : STD_LOGIC;
    signal relu_U0_ap_start : STD_LOGIC;
    signal relu_U0_ap_done : STD_LOGIC;
    signal relu_U0_ap_continue : STD_LOGIC;
    signal relu_U0_ap_idle : STD_LOGIC;
    signal relu_U0_ap_ready : STD_LOGIC;
    signal relu_U0_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_channel_full_n : STD_LOGIC;
    signal Block_if_end_i_i126_9218247_proc_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218247_proc_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218247_proc_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218247_proc_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218247_proc_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218247_proc_U0_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal output_1_V_4_loc_channel_full_n : STD_LOGIC;
    signal sigmoid_U0_ap_start : STD_LOGIC;
    signal sigmoid_U0_ap_done : STD_LOGIC;
    signal sigmoid_U0_ap_continue : STD_LOGIC;
    signal sigmoid_U0_ap_idle : STD_LOGIC;
    signal sigmoid_U0_ap_ready : STD_LOGIC;
    signal sigmoid_U0_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp59_channel_full_n : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_ap_start : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_ap_done : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_ap_continue : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_ap_idle : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_ap_ready : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_out_stream_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_if_end_i_i126_9218249_proc13_U0_out_stream_TVALID : STD_LOGIC;
    signal Block_if_end_i_i126_9218249_proc13_U0_out_stream_TKEEP : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_if_end_i_i126_9218249_proc13_U0_out_stream_TSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_if_end_i_i126_9218249_proc13_U0_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln887_cast_loc_channel_dout : STD_LOGIC_VECTOR (46 downto 0);
    signal shl_ln887_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_cast_loc_channel_empty_n : STD_LOGIC;
    signal p_loc_channel_dout : STD_LOGIC_VECTOR (44 downto 0);
    signal p_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal p_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal p_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_cast7_loc_channel_dout : STD_LOGIC_VECTOR (36 downto 0);
    signal shl_ln887_cast7_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_cast7_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_cast7_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_cast14_loc_channel_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_cast14_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_cast14_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_cast14_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_1_cast15_loc_channel_dout : STD_LOGIC_VECTOR (44 downto 0);
    signal shl_ln887_1_cast15_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_1_cast15_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_1_cast15_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_1_cast_loc_channel_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_1_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_1_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_1_cast_loc_channel_empty_n : STD_LOGIC;
    signal sext_ln1319_5_loc_channel_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1319_5_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_5_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_5_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_2_cast16_loc_channel_dout : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln887_2_cast16_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_2_cast16_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_2_cast16_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_3_cast10_loc_channel_dout : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_ln887_3_cast10_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_3_cast10_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_3_cast10_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_3_cast_loc_channel_dout : STD_LOGIC_VECTOR (44 downto 0);
    signal shl_ln887_3_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_3_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_3_cast_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_4_cast25_loc_channel_dout : STD_LOGIC_VECTOR (44 downto 0);
    signal shl_ln887_4_cast25_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_4_cast25_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_4_cast25_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_4_cast_loc_channel_dout : STD_LOGIC_VECTOR (46 downto 0);
    signal shl_ln887_4_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_4_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_4_cast_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_5_cast17_loc_channel_dout : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln887_5_cast17_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_5_cast17_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_5_cast17_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_5_cast12_loc_channel_dout : STD_LOGIC_VECTOR (46 downto 0);
    signal shl_ln887_5_cast12_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_5_cast12_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_5_cast12_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_6_cast_loc_channel_dout : STD_LOGIC_VECTOR (46 downto 0);
    signal shl_ln887_6_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_6_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_6_cast_loc_channel_empty_n : STD_LOGIC;
    signal sext_ln1319_9_loc_channel_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1319_9_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_9_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_9_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_7_cast19_loc_channel_dout : STD_LOGIC_VECTOR (40 downto 0);
    signal shl_ln887_7_cast19_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_7_cast19_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_7_cast19_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_8_cast23_loc_channel_dout : STD_LOGIC_VECTOR (44 downto 0);
    signal shl_ln887_8_cast23_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_8_cast23_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_8_cast23_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_8_cast20_loc_channel_dout : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_ln887_8_cast20_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_8_cast20_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_8_cast20_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_9_cast26_loc_channel_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_9_cast26_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_9_cast26_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln887_9_cast26_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_9_cast24_loc_channel_dout : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln887_9_cast24_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_9_cast24_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_9_cast24_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_9_cast13_loc_channel_dout : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln887_9_cast13_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_9_cast13_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_9_cast13_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_9_cast_loc_channel_dout : STD_LOGIC_VECTOR (44 downto 0);
    signal shl_ln887_9_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_9_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_9_cast_loc_channel_empty_n : STD_LOGIC;
    signal trunc_ln864_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln864_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_loc_channel_empty_n : STD_LOGIC;
    signal shl_ln887_8_cast_loc_c265_channel_dout : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln887_8_cast_loc_c265_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_8_cast_loc_c265_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_8_cast_loc_c265_channel_empty_n : STD_LOGIC;
    signal shl_ln887_7_cast_loc_c267_channel_dout : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln887_7_cast_loc_c267_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_7_cast_loc_c267_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_7_cast_loc_c267_channel_empty_n : STD_LOGIC;
    signal shl_ln887_6_cast18_loc_c268_channel_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_6_cast18_loc_c268_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_6_cast18_loc_c268_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_6_cast18_loc_c268_channel_empty_n : STD_LOGIC;
    signal shl_ln887_5_cast22_loc_c269_channel_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_5_cast22_loc_c269_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_5_cast22_loc_c269_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_5_cast22_loc_c269_channel_empty_n : STD_LOGIC;
    signal shl_ln887_4_cast11_loc_c270_channel_dout : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_ln887_4_cast11_loc_c270_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_4_cast11_loc_c270_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_4_cast11_loc_c270_channel_empty_n : STD_LOGIC;
    signal shl_ln887_3_cast21_loc_c271_channel_dout : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln887_3_cast21_loc_c271_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_3_cast21_loc_c271_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_3_cast21_loc_c271_channel_empty_n : STD_LOGIC;
    signal shl_ln887_2_cast9_loc_c272_channel_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_2_cast9_loc_c272_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_2_cast9_loc_c272_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_2_cast9_loc_c272_channel_empty_n : STD_LOGIC;
    signal shl_ln887_1_cast8_loc_c273_channel_dout : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_ln887_1_cast8_loc_c273_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_1_cast8_loc_c273_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_1_cast8_loc_c273_channel_empty_n : STD_LOGIC;
    signal ref_tmp36_out_tmp_channel_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp_channel_empty_n : STD_LOGIC;
    signal shl_ln887_8_cast_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_8_cast_loc_c_dout : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln887_8_cast_loc_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_8_cast_loc_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_8_cast_loc_c_empty_n : STD_LOGIC;
    signal shl_ln887_7_cast_loc_c266_full_n : STD_LOGIC;
    signal shl_ln887_7_cast_loc_c266_dout : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln887_7_cast_loc_c266_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_7_cast_loc_c266_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_7_cast_loc_c266_empty_n : STD_LOGIC;
    signal shl_ln887_4_cast11_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_4_cast11_loc_c_dout : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_ln887_4_cast11_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_4_cast11_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_4_cast11_loc_c_empty_n : STD_LOGIC;
    signal shl_ln887_2_cast9_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_2_cast9_loc_c_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_2_cast9_loc_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_2_cast9_loc_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_2_cast9_loc_c_empty_n : STD_LOGIC;
    signal shl_ln887_1_cast8_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_1_cast8_loc_c_dout : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_ln887_1_cast8_loc_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_1_cast8_loc_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_1_cast8_loc_c_empty_n : STD_LOGIC;
    signal sext_ln1319_13_cast_loc_channel_dout : STD_LOGIC_VECTOR (55 downto 0);
    signal sext_ln1319_13_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1319_13_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1319_13_cast_loc_channel_empty_n : STD_LOGIC;
    signal trunc_ln864_13_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln864_13_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_13_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_13_loc_channel_empty_n : STD_LOGIC;
    signal ref_tmp36_out_tmp262_channel_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp262_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp262_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp262_channel_empty_n : STD_LOGIC;
    signal shl_ln887_6_cast18_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_6_cast18_loc_c_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_6_cast18_loc_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_6_cast18_loc_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln887_6_cast18_loc_c_empty_n : STD_LOGIC;
    signal sext_ln1319_14_cast_loc_channel_dout : STD_LOGIC_VECTOR (55 downto 0);
    signal sext_ln1319_14_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_14_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_14_cast_loc_channel_empty_n : STD_LOGIC;
    signal trunc_ln864_23_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln864_23_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_23_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_23_loc_channel_empty_n : STD_LOGIC;
    signal ref_tmp36_out_tmp263_channel_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp263_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp263_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp263_channel_empty_n : STD_LOGIC;
    signal shl_ln887_7_cast_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_7_cast_loc_c_dout : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_ln887_7_cast_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_7_cast_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_7_cast_loc_c_empty_n : STD_LOGIC;
    signal shl_ln887_5_cast22_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_5_cast22_loc_c_dout : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln887_5_cast22_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_5_cast22_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_5_cast22_loc_c_empty_n : STD_LOGIC;
    signal shl_ln887_3_cast21_loc_c_full_n : STD_LOGIC;
    signal shl_ln887_3_cast21_loc_c_dout : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln887_3_cast21_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_3_cast21_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln887_3_cast21_loc_c_empty_n : STD_LOGIC;
    signal sext_ln1319_15_cast_loc_channel_dout : STD_LOGIC_VECTOR (55 downto 0);
    signal sext_ln1319_15_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_15_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln1319_15_cast_loc_channel_empty_n : STD_LOGIC;
    signal trunc_ln864_33_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln864_33_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_33_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_33_loc_channel_empty_n : STD_LOGIC;
    signal ref_tmp36_out_tmp264_channel_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_out_tmp264_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp264_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_out_tmp264_channel_empty_n : STD_LOGIC;
    signal sext_ln1319_16_cast_loc_channel_dout : STD_LOGIC_VECTOR (55 downto 0);
    signal sext_ln1319_16_cast_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1319_16_cast_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1319_16_cast_loc_channel_empty_n : STD_LOGIC;
    signal trunc_ln864_43_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln864_43_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_43_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln864_43_loc_channel_empty_n : STD_LOGIC;
    signal ref_tmp36_channel_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp36_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp36_channel_empty_n : STD_LOGIC;
    signal output_1_V_4_loc_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal output_1_V_4_loc_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal output_1_V_4_loc_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal output_1_V_4_loc_channel_empty_n : STD_LOGIC;
    signal ref_tmp59_channel_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal ref_tmp59_channel_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp59_channel_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_tmp59_channel_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mlp_Block_if_end_i_i126_9218_proc12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (46 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (44 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (36 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (45 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (44 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (45 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (47 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (41 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (42 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (44 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (44 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (46 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (43 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (46 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (46 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (47 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (40 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (44 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (42 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (45 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (41 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (38 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (44 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (43 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (41 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (45 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (45 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (42 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (43 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (45 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component mlp_relu_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component mlp_Block_if_end_i_i126_9218223_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (36 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (42 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (45 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (42 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (42 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (46 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (46 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (41 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (43 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (38 downto 0);
        shl_ln887_8_cast_loc_c_din : OUT STD_LOGIC_VECTOR (43 downto 0);
        shl_ln887_8_cast_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_8_cast_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_8_cast_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_8_cast_loc_c_write : OUT STD_LOGIC;
        shl_ln887_7_cast_loc_c266_din : OUT STD_LOGIC_VECTOR (41 downto 0);
        shl_ln887_7_cast_loc_c266_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_7_cast_loc_c266_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_7_cast_loc_c266_full_n : IN STD_LOGIC;
        shl_ln887_7_cast_loc_c266_write : OUT STD_LOGIC;
        shl_ln887_4_cast11_loc_c_din : OUT STD_LOGIC_VECTOR (42 downto 0);
        shl_ln887_4_cast11_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_4_cast11_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_4_cast11_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_4_cast11_loc_c_write : OUT STD_LOGIC;
        shl_ln887_2_cast9_loc_c_din : OUT STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_2_cast9_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_2_cast9_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_2_cast9_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_2_cast9_loc_c_write : OUT STD_LOGIC;
        shl_ln887_1_cast8_loc_c_din : OUT STD_LOGIC_VECTOR (42 downto 0);
        shl_ln887_1_cast8_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_1_cast8_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_1_cast8_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_1_cast8_loc_c_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (55 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mlp_relu_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component mlp_Block_if_end_i_i126_9218229_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (45 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (44 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (41 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (44 downto 0);
        shl_ln887_4_cast11_loc_dout : IN STD_LOGIC_VECTOR (42 downto 0);
        shl_ln887_4_cast11_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_4_cast11_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_4_cast11_loc_empty_n : IN STD_LOGIC;
        shl_ln887_4_cast11_loc_read : OUT STD_LOGIC;
        p_read5 : IN STD_LOGIC_VECTOR (43 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (45 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (40 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (42 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (44 downto 0);
        shl_ln887_6_cast18_loc_c_din : OUT STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_6_cast18_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_6_cast18_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_6_cast18_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_6_cast18_loc_c_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (55 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mlp_relu_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component mlp_Block_if_end_i_i126_9218235_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (44 downto 0);
        shl_ln887_1_cast8_loc_dout : IN STD_LOGIC_VECTOR (42 downto 0);
        shl_ln887_1_cast8_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_1_cast8_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_1_cast8_loc_empty_n : IN STD_LOGIC;
        shl_ln887_1_cast8_loc_read : OUT STD_LOGIC;
        p_read2 : IN STD_LOGIC_VECTOR (47 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (43 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (46 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (45 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (47 downto 0);
        shl_ln887_7_cast_loc_dout : IN STD_LOGIC_VECTOR (41 downto 0);
        shl_ln887_7_cast_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_7_cast_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_7_cast_loc_empty_n : IN STD_LOGIC;
        shl_ln887_7_cast_loc_read : OUT STD_LOGIC;
        p_read7 : IN STD_LOGIC_VECTOR (44 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (41 downto 0);
        shl_ln887_7_cast_loc_c_din : OUT STD_LOGIC_VECTOR (41 downto 0);
        shl_ln887_7_cast_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_7_cast_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_7_cast_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_7_cast_loc_c_write : OUT STD_LOGIC;
        shl_ln887_5_cast22_loc_c_din : OUT STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_5_cast22_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_5_cast22_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_5_cast22_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_5_cast22_loc_c_write : OUT STD_LOGIC;
        shl_ln887_3_cast21_loc_c_din : OUT STD_LOGIC_VECTOR (43 downto 0);
        shl_ln887_3_cast21_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_3_cast21_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_3_cast21_loc_c_full_n : IN STD_LOGIC;
        shl_ln887_3_cast21_loc_c_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (55 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mlp_relu_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component mlp_Block_if_end_i_i126_9218241_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (46 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_2_cast9_loc_dout : IN STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_2_cast9_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_2_cast9_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_2_cast9_loc_empty_n : IN STD_LOGIC;
        shl_ln887_2_cast9_loc_read : OUT STD_LOGIC;
        shl_ln887_3_cast21_loc_dout : IN STD_LOGIC_VECTOR (43 downto 0);
        shl_ln887_3_cast21_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_3_cast21_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_3_cast21_loc_empty_n : IN STD_LOGIC;
        shl_ln887_3_cast21_loc_read : OUT STD_LOGIC;
        p_read3 : IN STD_LOGIC_VECTOR (44 downto 0);
        shl_ln887_5_cast22_loc_dout : IN STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_5_cast22_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_5_cast22_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_5_cast22_loc_empty_n : IN STD_LOGIC;
        shl_ln887_5_cast22_loc_read : OUT STD_LOGIC;
        shl_ln887_6_cast18_loc_dout : IN STD_LOGIC_VECTOR (45 downto 0);
        shl_ln887_6_cast18_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_6_cast18_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_6_cast18_loc_empty_n : IN STD_LOGIC;
        shl_ln887_6_cast18_loc_read : OUT STD_LOGIC;
        shl_ln887_7_cast_loc_dout : IN STD_LOGIC_VECTOR (41 downto 0);
        shl_ln887_7_cast_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_7_cast_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        shl_ln887_7_cast_loc_empty_n : IN STD_LOGIC;
        shl_ln887_7_cast_loc_read : OUT STD_LOGIC;
        shl_ln887_8_cast_loc_dout : IN STD_LOGIC_VECTOR (43 downto 0);
        shl_ln887_8_cast_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_8_cast_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        shl_ln887_8_cast_loc_empty_n : IN STD_LOGIC;
        shl_ln887_8_cast_loc_read : OUT STD_LOGIC;
        p_read4 : IN STD_LOGIC_VECTOR (45 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (55 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mlp_relu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component mlp_Block_if_end_i_i126_9218247_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (55 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (55 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (55 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (55 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mlp_sigmoid IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component mlp_Block_if_end_i_i126_9218249_proc13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mlp_fifo_w47_d9_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (46 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (46 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w45_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (44 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (44 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w37_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (36 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (36 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w46_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (45 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (45 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w45_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (44 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (44 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w46_d9_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (45 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (45 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w48_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w42_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (41 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (41 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w43_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (42 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (42 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w45_d9_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (44 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (44 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w47_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (46 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (46 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w44_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (43 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (43 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w47_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (46 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (46 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w41_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (40 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (40 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w43_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (42 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (42 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w42_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (41 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (41 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w39_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (38 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (38 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w44_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (43 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (43 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w42_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (41 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (41 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w46_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (45 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (45 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w44_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (43 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (43 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w46_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (45 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (45 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w31_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (30 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (30 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w56_d9_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (55 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (55 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w56_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (55 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (55 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w56_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (55 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (55 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlp_fifo_w56_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (55 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (55 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Block_if_end_i_i126_9218_proc12_U0 : component mlp_Block_if_end_i_i126_9218_proc12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218_proc12_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218_proc12_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218_proc12_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218_proc12_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218_proc12_U0_ap_ready,
        in_stream_TDATA => in_stream_TDATA,
        in_stream_TVALID => in_stream_TVALID,
        in_stream_TREADY => Block_if_end_i_i126_9218_proc12_U0_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP,
        in_stream_TSTRB => in_stream_TSTRB,
        in_stream_TLAST => in_stream_TLAST,
        ap_return_0 => Block_if_end_i_i126_9218_proc12_U0_ap_return_0,
        ap_return_1 => Block_if_end_i_i126_9218_proc12_U0_ap_return_1,
        ap_return_2 => Block_if_end_i_i126_9218_proc12_U0_ap_return_2,
        ap_return_3 => Block_if_end_i_i126_9218_proc12_U0_ap_return_3,
        ap_return_4 => Block_if_end_i_i126_9218_proc12_U0_ap_return_4,
        ap_return_5 => Block_if_end_i_i126_9218_proc12_U0_ap_return_5,
        ap_return_6 => Block_if_end_i_i126_9218_proc12_U0_ap_return_6,
        ap_return_7 => Block_if_end_i_i126_9218_proc12_U0_ap_return_7,
        ap_return_8 => Block_if_end_i_i126_9218_proc12_U0_ap_return_8,
        ap_return_9 => Block_if_end_i_i126_9218_proc12_U0_ap_return_9,
        ap_return_10 => Block_if_end_i_i126_9218_proc12_U0_ap_return_10,
        ap_return_11 => Block_if_end_i_i126_9218_proc12_U0_ap_return_11,
        ap_return_12 => Block_if_end_i_i126_9218_proc12_U0_ap_return_12,
        ap_return_13 => Block_if_end_i_i126_9218_proc12_U0_ap_return_13,
        ap_return_14 => Block_if_end_i_i126_9218_proc12_U0_ap_return_14,
        ap_return_15 => Block_if_end_i_i126_9218_proc12_U0_ap_return_15,
        ap_return_16 => Block_if_end_i_i126_9218_proc12_U0_ap_return_16,
        ap_return_17 => Block_if_end_i_i126_9218_proc12_U0_ap_return_17,
        ap_return_18 => Block_if_end_i_i126_9218_proc12_U0_ap_return_18,
        ap_return_19 => Block_if_end_i_i126_9218_proc12_U0_ap_return_19,
        ap_return_20 => Block_if_end_i_i126_9218_proc12_U0_ap_return_20,
        ap_return_21 => Block_if_end_i_i126_9218_proc12_U0_ap_return_21,
        ap_return_22 => Block_if_end_i_i126_9218_proc12_U0_ap_return_22,
        ap_return_23 => Block_if_end_i_i126_9218_proc12_U0_ap_return_23,
        ap_return_24 => Block_if_end_i_i126_9218_proc12_U0_ap_return_24,
        ap_return_25 => Block_if_end_i_i126_9218_proc12_U0_ap_return_25,
        ap_return_26 => Block_if_end_i_i126_9218_proc12_U0_ap_return_26,
        ap_return_27 => Block_if_end_i_i126_9218_proc12_U0_ap_return_27,
        ap_return_28 => Block_if_end_i_i126_9218_proc12_U0_ap_return_28,
        ap_return_29 => Block_if_end_i_i126_9218_proc12_U0_ap_return_29,
        ap_return_30 => Block_if_end_i_i126_9218_proc12_U0_ap_return_30,
        ap_return_31 => Block_if_end_i_i126_9218_proc12_U0_ap_return_31);

    relu_1_U0 : component mlp_relu_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_1_U0_ap_start,
        ap_done => relu_1_U0_ap_done,
        ap_continue => relu_1_U0_ap_continue,
        ap_idle => relu_1_U0_ap_idle,
        ap_ready => relu_1_U0_ap_ready,
        p_read1 => trunc_ln864_loc_channel_dout,
        ap_return => relu_1_U0_ap_return);

    Block_if_end_i_i126_9218223_proc_U0 : component mlp_Block_if_end_i_i126_9218223_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218223_proc_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218223_proc_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218223_proc_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218223_proc_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218223_proc_U0_ap_ready,
        p_read => ref_tmp36_out_tmp_channel_dout,
        p_read1 => shl_ln887_cast7_loc_channel_dout,
        p_read2 => shl_ln887_1_cast8_loc_c273_channel_dout,
        p_read3 => shl_ln887_2_cast9_loc_c272_channel_dout,
        p_read4 => shl_ln887_3_cast10_loc_channel_dout,
        p_read5 => shl_ln887_4_cast11_loc_c270_channel_dout,
        p_read6 => shl_ln887_5_cast12_loc_channel_dout,
        p_read7 => shl_ln887_6_cast_loc_channel_dout,
        p_read8 => shl_ln887_7_cast_loc_c267_channel_dout,
        p_read9 => shl_ln887_8_cast_loc_c265_channel_dout,
        p_read10 => shl_ln887_9_cast13_loc_channel_dout,
        shl_ln887_8_cast_loc_c_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_8_cast_loc_c_din,
        shl_ln887_8_cast_loc_c_num_data_valid => shl_ln887_8_cast_loc_c_num_data_valid,
        shl_ln887_8_cast_loc_c_fifo_cap => shl_ln887_8_cast_loc_c_fifo_cap,
        shl_ln887_8_cast_loc_c_full_n => shl_ln887_8_cast_loc_c_full_n,
        shl_ln887_8_cast_loc_c_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_8_cast_loc_c_write,
        shl_ln887_7_cast_loc_c266_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_7_cast_loc_c266_din,
        shl_ln887_7_cast_loc_c266_num_data_valid => shl_ln887_7_cast_loc_c266_num_data_valid,
        shl_ln887_7_cast_loc_c266_fifo_cap => shl_ln887_7_cast_loc_c266_fifo_cap,
        shl_ln887_7_cast_loc_c266_full_n => shl_ln887_7_cast_loc_c266_full_n,
        shl_ln887_7_cast_loc_c266_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_7_cast_loc_c266_write,
        shl_ln887_4_cast11_loc_c_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_4_cast11_loc_c_din,
        shl_ln887_4_cast11_loc_c_num_data_valid => shl_ln887_4_cast11_loc_c_num_data_valid,
        shl_ln887_4_cast11_loc_c_fifo_cap => shl_ln887_4_cast11_loc_c_fifo_cap,
        shl_ln887_4_cast11_loc_c_full_n => shl_ln887_4_cast11_loc_c_full_n,
        shl_ln887_4_cast11_loc_c_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_4_cast11_loc_c_write,
        shl_ln887_2_cast9_loc_c_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_2_cast9_loc_c_din,
        shl_ln887_2_cast9_loc_c_num_data_valid => shl_ln887_2_cast9_loc_c_num_data_valid,
        shl_ln887_2_cast9_loc_c_fifo_cap => shl_ln887_2_cast9_loc_c_fifo_cap,
        shl_ln887_2_cast9_loc_c_full_n => shl_ln887_2_cast9_loc_c_full_n,
        shl_ln887_2_cast9_loc_c_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_2_cast9_loc_c_write,
        shl_ln887_1_cast8_loc_c_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_1_cast8_loc_c_din,
        shl_ln887_1_cast8_loc_c_num_data_valid => shl_ln887_1_cast8_loc_c_num_data_valid,
        shl_ln887_1_cast8_loc_c_fifo_cap => shl_ln887_1_cast8_loc_c_fifo_cap,
        shl_ln887_1_cast8_loc_c_full_n => shl_ln887_1_cast8_loc_c_full_n,
        shl_ln887_1_cast8_loc_c_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_1_cast8_loc_c_write,
        ap_return_0 => Block_if_end_i_i126_9218223_proc_U0_ap_return_0,
        ap_return_1 => Block_if_end_i_i126_9218223_proc_U0_ap_return_1);

    relu_2_U0 : component mlp_relu_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_2_U0_ap_start,
        ap_done => relu_2_U0_ap_done,
        ap_continue => relu_2_U0_ap_continue,
        ap_idle => relu_2_U0_ap_idle,
        ap_ready => relu_2_U0_ap_ready,
        p_read1 => trunc_ln864_13_loc_channel_dout,
        ap_return => relu_2_U0_ap_return);

    Block_if_end_i_i126_9218229_proc_U0 : component mlp_Block_if_end_i_i126_9218229_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218229_proc_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218229_proc_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218229_proc_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218229_proc_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218229_proc_U0_ap_ready,
        p_read => ref_tmp36_out_tmp262_channel_dout,
        p_read1 => shl_ln887_cast14_loc_channel_dout,
        p_read2 => shl_ln887_1_cast15_loc_channel_dout,
        p_read3 => shl_ln887_2_cast16_loc_channel_dout,
        p_read4 => shl_ln887_3_cast_loc_channel_dout,
        shl_ln887_4_cast11_loc_dout => shl_ln887_4_cast11_loc_c_dout,
        shl_ln887_4_cast11_loc_num_data_valid => shl_ln887_4_cast11_loc_c_num_data_valid,
        shl_ln887_4_cast11_loc_fifo_cap => shl_ln887_4_cast11_loc_c_fifo_cap,
        shl_ln887_4_cast11_loc_empty_n => shl_ln887_4_cast11_loc_c_empty_n,
        shl_ln887_4_cast11_loc_read => Block_if_end_i_i126_9218229_proc_U0_shl_ln887_4_cast11_loc_read,
        p_read5 => shl_ln887_5_cast17_loc_channel_dout,
        p_read6 => shl_ln887_6_cast18_loc_c268_channel_dout,
        p_read7 => shl_ln887_7_cast19_loc_channel_dout,
        p_read8 => shl_ln887_8_cast20_loc_channel_dout,
        p_read9 => shl_ln887_9_cast_loc_channel_dout,
        shl_ln887_6_cast18_loc_c_din => Block_if_end_i_i126_9218229_proc_U0_shl_ln887_6_cast18_loc_c_din,
        shl_ln887_6_cast18_loc_c_num_data_valid => shl_ln887_6_cast18_loc_c_num_data_valid,
        shl_ln887_6_cast18_loc_c_fifo_cap => shl_ln887_6_cast18_loc_c_fifo_cap,
        shl_ln887_6_cast18_loc_c_full_n => shl_ln887_6_cast18_loc_c_full_n,
        shl_ln887_6_cast18_loc_c_write => Block_if_end_i_i126_9218229_proc_U0_shl_ln887_6_cast18_loc_c_write,
        ap_return_0 => Block_if_end_i_i126_9218229_proc_U0_ap_return_0,
        ap_return_1 => Block_if_end_i_i126_9218229_proc_U0_ap_return_1);

    relu_3_U0 : component mlp_relu_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_3_U0_ap_start,
        ap_done => relu_3_U0_ap_done,
        ap_continue => relu_3_U0_ap_continue,
        ap_idle => relu_3_U0_ap_idle,
        ap_ready => relu_3_U0_ap_ready,
        p_read1 => trunc_ln864_23_loc_channel_dout,
        ap_return => relu_3_U0_ap_return);

    Block_if_end_i_i126_9218235_proc_U0 : component mlp_Block_if_end_i_i126_9218235_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218235_proc_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218235_proc_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218235_proc_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218235_proc_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218235_proc_U0_ap_ready,
        p_read => ref_tmp36_out_tmp263_channel_dout,
        p_read1 => p_loc_channel_dout,
        shl_ln887_1_cast8_loc_dout => shl_ln887_1_cast8_loc_c_dout,
        shl_ln887_1_cast8_loc_num_data_valid => shl_ln887_1_cast8_loc_c_num_data_valid,
        shl_ln887_1_cast8_loc_fifo_cap => shl_ln887_1_cast8_loc_c_fifo_cap,
        shl_ln887_1_cast8_loc_empty_n => shl_ln887_1_cast8_loc_c_empty_n,
        shl_ln887_1_cast8_loc_read => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_1_cast8_loc_read,
        p_read2 => sext_ln1319_5_loc_channel_dout,
        p_read3 => shl_ln887_3_cast21_loc_c271_channel_dout,
        p_read4 => shl_ln887_4_cast_loc_channel_dout,
        p_read5 => shl_ln887_5_cast22_loc_c269_channel_dout,
        p_read6 => sext_ln1319_9_loc_channel_dout,
        shl_ln887_7_cast_loc_dout => shl_ln887_7_cast_loc_c266_dout,
        shl_ln887_7_cast_loc_num_data_valid => shl_ln887_7_cast_loc_c266_num_data_valid,
        shl_ln887_7_cast_loc_fifo_cap => shl_ln887_7_cast_loc_c266_fifo_cap,
        shl_ln887_7_cast_loc_empty_n => shl_ln887_7_cast_loc_c266_empty_n,
        shl_ln887_7_cast_loc_read => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_read,
        p_read7 => shl_ln887_8_cast23_loc_channel_dout,
        p_read8 => shl_ln887_9_cast24_loc_channel_dout,
        shl_ln887_7_cast_loc_c_din => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_c_din,
        shl_ln887_7_cast_loc_c_num_data_valid => shl_ln887_7_cast_loc_c_num_data_valid,
        shl_ln887_7_cast_loc_c_fifo_cap => shl_ln887_7_cast_loc_c_fifo_cap,
        shl_ln887_7_cast_loc_c_full_n => shl_ln887_7_cast_loc_c_full_n,
        shl_ln887_7_cast_loc_c_write => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_c_write,
        shl_ln887_5_cast22_loc_c_din => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_5_cast22_loc_c_din,
        shl_ln887_5_cast22_loc_c_num_data_valid => shl_ln887_5_cast22_loc_c_num_data_valid,
        shl_ln887_5_cast22_loc_c_fifo_cap => shl_ln887_5_cast22_loc_c_fifo_cap,
        shl_ln887_5_cast22_loc_c_full_n => shl_ln887_5_cast22_loc_c_full_n,
        shl_ln887_5_cast22_loc_c_write => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_5_cast22_loc_c_write,
        shl_ln887_3_cast21_loc_c_din => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_3_cast21_loc_c_din,
        shl_ln887_3_cast21_loc_c_num_data_valid => shl_ln887_3_cast21_loc_c_num_data_valid,
        shl_ln887_3_cast21_loc_c_fifo_cap => shl_ln887_3_cast21_loc_c_fifo_cap,
        shl_ln887_3_cast21_loc_c_full_n => shl_ln887_3_cast21_loc_c_full_n,
        shl_ln887_3_cast21_loc_c_write => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_3_cast21_loc_c_write,
        ap_return_0 => Block_if_end_i_i126_9218235_proc_U0_ap_return_0,
        ap_return_1 => Block_if_end_i_i126_9218235_proc_U0_ap_return_1);

    relu_4_U0 : component mlp_relu_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_4_U0_ap_start,
        ap_done => relu_4_U0_ap_done,
        ap_continue => relu_4_U0_ap_continue,
        ap_idle => relu_4_U0_ap_idle,
        ap_ready => relu_4_U0_ap_ready,
        p_read1 => trunc_ln864_33_loc_channel_dout,
        ap_return => relu_4_U0_ap_return);

    Block_if_end_i_i126_9218241_proc_U0 : component mlp_Block_if_end_i_i126_9218241_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218241_proc_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218241_proc_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218241_proc_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218241_proc_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218241_proc_U0_ap_ready,
        p_read => ref_tmp36_out_tmp264_channel_dout,
        p_read1 => shl_ln887_cast_loc_channel_dout,
        p_read2 => shl_ln887_1_cast_loc_channel_dout,
        shl_ln887_2_cast9_loc_dout => shl_ln887_2_cast9_loc_c_dout,
        shl_ln887_2_cast9_loc_num_data_valid => shl_ln887_2_cast9_loc_c_num_data_valid,
        shl_ln887_2_cast9_loc_fifo_cap => shl_ln887_2_cast9_loc_c_fifo_cap,
        shl_ln887_2_cast9_loc_empty_n => shl_ln887_2_cast9_loc_c_empty_n,
        shl_ln887_2_cast9_loc_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_2_cast9_loc_read,
        shl_ln887_3_cast21_loc_dout => shl_ln887_3_cast21_loc_c_dout,
        shl_ln887_3_cast21_loc_num_data_valid => shl_ln887_3_cast21_loc_c_num_data_valid,
        shl_ln887_3_cast21_loc_fifo_cap => shl_ln887_3_cast21_loc_c_fifo_cap,
        shl_ln887_3_cast21_loc_empty_n => shl_ln887_3_cast21_loc_c_empty_n,
        shl_ln887_3_cast21_loc_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_3_cast21_loc_read,
        p_read3 => shl_ln887_4_cast25_loc_channel_dout,
        shl_ln887_5_cast22_loc_dout => shl_ln887_5_cast22_loc_c_dout,
        shl_ln887_5_cast22_loc_num_data_valid => shl_ln887_5_cast22_loc_c_num_data_valid,
        shl_ln887_5_cast22_loc_fifo_cap => shl_ln887_5_cast22_loc_c_fifo_cap,
        shl_ln887_5_cast22_loc_empty_n => shl_ln887_5_cast22_loc_c_empty_n,
        shl_ln887_5_cast22_loc_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_5_cast22_loc_read,
        shl_ln887_6_cast18_loc_dout => shl_ln887_6_cast18_loc_c_dout,
        shl_ln887_6_cast18_loc_num_data_valid => shl_ln887_6_cast18_loc_c_num_data_valid,
        shl_ln887_6_cast18_loc_fifo_cap => shl_ln887_6_cast18_loc_c_fifo_cap,
        shl_ln887_6_cast18_loc_empty_n => shl_ln887_6_cast18_loc_c_empty_n,
        shl_ln887_6_cast18_loc_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_6_cast18_loc_read,
        shl_ln887_7_cast_loc_dout => shl_ln887_7_cast_loc_c_dout,
        shl_ln887_7_cast_loc_num_data_valid => shl_ln887_7_cast_loc_c_num_data_valid,
        shl_ln887_7_cast_loc_fifo_cap => shl_ln887_7_cast_loc_c_fifo_cap,
        shl_ln887_7_cast_loc_empty_n => shl_ln887_7_cast_loc_c_empty_n,
        shl_ln887_7_cast_loc_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_7_cast_loc_read,
        shl_ln887_8_cast_loc_dout => shl_ln887_8_cast_loc_c_dout,
        shl_ln887_8_cast_loc_num_data_valid => shl_ln887_8_cast_loc_c_num_data_valid,
        shl_ln887_8_cast_loc_fifo_cap => shl_ln887_8_cast_loc_c_fifo_cap,
        shl_ln887_8_cast_loc_empty_n => shl_ln887_8_cast_loc_c_empty_n,
        shl_ln887_8_cast_loc_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_8_cast_loc_read,
        p_read4 => shl_ln887_9_cast26_loc_channel_dout,
        ap_return_0 => Block_if_end_i_i126_9218241_proc_U0_ap_return_0,
        ap_return_1 => Block_if_end_i_i126_9218241_proc_U0_ap_return_1);

    relu_U0 : component mlp_relu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_U0_ap_start,
        ap_done => relu_U0_ap_done,
        ap_continue => relu_U0_ap_continue,
        ap_idle => relu_U0_ap_idle,
        ap_ready => relu_U0_ap_ready,
        p_read1 => trunc_ln864_43_loc_channel_dout,
        ap_return => relu_U0_ap_return);

    Block_if_end_i_i126_9218247_proc_U0 : component mlp_Block_if_end_i_i126_9218247_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218247_proc_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218247_proc_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218247_proc_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218247_proc_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218247_proc_U0_ap_ready,
        p_read => ref_tmp36_channel_dout,
        p_read1 => sext_ln1319_13_cast_loc_channel_dout,
        p_read2 => sext_ln1319_14_cast_loc_channel_dout,
        p_read3 => sext_ln1319_15_cast_loc_channel_dout,
        p_read4 => sext_ln1319_16_cast_loc_channel_dout,
        ap_return => Block_if_end_i_i126_9218247_proc_U0_ap_return);

    sigmoid_U0 : component mlp_sigmoid
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => sigmoid_U0_ap_start,
        ap_done => sigmoid_U0_ap_done,
        ap_continue => sigmoid_U0_ap_continue,
        ap_idle => sigmoid_U0_ap_idle,
        ap_ready => sigmoid_U0_ap_ready,
        p_read1 => output_1_V_4_loc_channel_dout,
        ap_return => sigmoid_U0_ap_return);

    Block_if_end_i_i126_9218249_proc13_U0 : component mlp_Block_if_end_i_i126_9218249_proc13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_if_end_i_i126_9218249_proc13_U0_ap_start,
        ap_done => Block_if_end_i_i126_9218249_proc13_U0_ap_done,
        ap_continue => Block_if_end_i_i126_9218249_proc13_U0_ap_continue,
        ap_idle => Block_if_end_i_i126_9218249_proc13_U0_ap_idle,
        ap_ready => Block_if_end_i_i126_9218249_proc13_U0_ap_ready,
        p_read => ref_tmp59_channel_dout,
        out_stream_TDATA => Block_if_end_i_i126_9218249_proc13_U0_out_stream_TDATA,
        out_stream_TVALID => Block_if_end_i_i126_9218249_proc13_U0_out_stream_TVALID,
        out_stream_TREADY => out_stream_TREADY,
        out_stream_TKEEP => Block_if_end_i_i126_9218249_proc13_U0_out_stream_TKEEP,
        out_stream_TSTRB => Block_if_end_i_i126_9218249_proc13_U0_out_stream_TSTRB,
        out_stream_TLAST => Block_if_end_i_i126_9218249_proc13_U0_out_stream_TLAST);

    shl_ln887_cast_loc_channel_U : component mlp_fifo_w47_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_0,
        if_full_n => shl_ln887_cast_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_cast_loc_channel,
        if_dout => shl_ln887_cast_loc_channel_dout,
        if_num_data_valid => shl_ln887_cast_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_cast_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_ap_ready);

    p_loc_channel_U : component mlp_fifo_w45_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_1,
        if_full_n => p_loc_channel_full_n,
        if_write => ap_channel_done_p_loc_channel,
        if_dout => p_loc_channel_dout,
        if_num_data_valid => p_loc_channel_num_data_valid,
        if_fifo_cap => p_loc_channel_fifo_cap,
        if_empty_n => p_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_cast7_loc_channel_U : component mlp_fifo_w37_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_2,
        if_full_n => shl_ln887_cast7_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_cast7_loc_channel,
        if_dout => shl_ln887_cast7_loc_channel_dout,
        if_num_data_valid => shl_ln887_cast7_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_cast7_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_cast7_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_cast14_loc_channel_U : component mlp_fifo_w46_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_3,
        if_full_n => shl_ln887_cast14_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_cast14_loc_channel,
        if_dout => shl_ln887_cast14_loc_channel_dout,
        if_num_data_valid => shl_ln887_cast14_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_cast14_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_cast14_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_1_cast15_loc_channel_U : component mlp_fifo_w45_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_4,
        if_full_n => shl_ln887_1_cast15_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_1_cast15_loc_channel,
        if_dout => shl_ln887_1_cast15_loc_channel_dout,
        if_num_data_valid => shl_ln887_1_cast15_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_1_cast15_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_1_cast15_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_1_cast_loc_channel_U : component mlp_fifo_w46_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_5,
        if_full_n => shl_ln887_1_cast_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_1_cast_loc_channel,
        if_dout => shl_ln887_1_cast_loc_channel_dout,
        if_num_data_valid => shl_ln887_1_cast_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_1_cast_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_1_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_ap_ready);

    sext_ln1319_5_loc_channel_U : component mlp_fifo_w48_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_6,
        if_full_n => sext_ln1319_5_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln1319_5_loc_channel,
        if_dout => sext_ln1319_5_loc_channel_dout,
        if_num_data_valid => sext_ln1319_5_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln1319_5_loc_channel_fifo_cap,
        if_empty_n => sext_ln1319_5_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_2_cast16_loc_channel_U : component mlp_fifo_w42_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_7,
        if_full_n => shl_ln887_2_cast16_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_2_cast16_loc_channel,
        if_dout => shl_ln887_2_cast16_loc_channel_dout,
        if_num_data_valid => shl_ln887_2_cast16_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_2_cast16_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_2_cast16_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_3_cast10_loc_channel_U : component mlp_fifo_w43_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_8,
        if_full_n => shl_ln887_3_cast10_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_3_cast10_loc_channel,
        if_dout => shl_ln887_3_cast10_loc_channel_dout,
        if_num_data_valid => shl_ln887_3_cast10_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_3_cast10_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_3_cast10_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_3_cast_loc_channel_U : component mlp_fifo_w45_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_9,
        if_full_n => shl_ln887_3_cast_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_3_cast_loc_channel,
        if_dout => shl_ln887_3_cast_loc_channel_dout,
        if_num_data_valid => shl_ln887_3_cast_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_3_cast_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_3_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_4_cast25_loc_channel_U : component mlp_fifo_w45_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_10,
        if_full_n => shl_ln887_4_cast25_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_4_cast25_loc_channel,
        if_dout => shl_ln887_4_cast25_loc_channel_dout,
        if_num_data_valid => shl_ln887_4_cast25_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_4_cast25_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_4_cast25_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_ap_ready);

    shl_ln887_4_cast_loc_channel_U : component mlp_fifo_w47_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_11,
        if_full_n => shl_ln887_4_cast_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_4_cast_loc_channel,
        if_dout => shl_ln887_4_cast_loc_channel_dout,
        if_num_data_valid => shl_ln887_4_cast_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_4_cast_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_4_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_5_cast17_loc_channel_U : component mlp_fifo_w44_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_12,
        if_full_n => shl_ln887_5_cast17_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_5_cast17_loc_channel,
        if_dout => shl_ln887_5_cast17_loc_channel_dout,
        if_num_data_valid => shl_ln887_5_cast17_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_5_cast17_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_5_cast17_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_5_cast12_loc_channel_U : component mlp_fifo_w47_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_13,
        if_full_n => shl_ln887_5_cast12_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_5_cast12_loc_channel,
        if_dout => shl_ln887_5_cast12_loc_channel_dout,
        if_num_data_valid => shl_ln887_5_cast12_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_5_cast12_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_5_cast12_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_6_cast_loc_channel_U : component mlp_fifo_w47_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_14,
        if_full_n => shl_ln887_6_cast_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_6_cast_loc_channel,
        if_dout => shl_ln887_6_cast_loc_channel_dout,
        if_num_data_valid => shl_ln887_6_cast_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_6_cast_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_6_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    sext_ln1319_9_loc_channel_U : component mlp_fifo_w48_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_15,
        if_full_n => sext_ln1319_9_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln1319_9_loc_channel,
        if_dout => sext_ln1319_9_loc_channel_dout,
        if_num_data_valid => sext_ln1319_9_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln1319_9_loc_channel_fifo_cap,
        if_empty_n => sext_ln1319_9_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_7_cast19_loc_channel_U : component mlp_fifo_w41_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_16,
        if_full_n => shl_ln887_7_cast19_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_7_cast19_loc_channel,
        if_dout => shl_ln887_7_cast19_loc_channel_dout,
        if_num_data_valid => shl_ln887_7_cast19_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_7_cast19_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_7_cast19_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_8_cast23_loc_channel_U : component mlp_fifo_w45_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_17,
        if_full_n => shl_ln887_8_cast23_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_8_cast23_loc_channel,
        if_dout => shl_ln887_8_cast23_loc_channel_dout,
        if_num_data_valid => shl_ln887_8_cast23_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_8_cast23_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_8_cast23_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_8_cast20_loc_channel_U : component mlp_fifo_w43_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_18,
        if_full_n => shl_ln887_8_cast20_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_8_cast20_loc_channel,
        if_dout => shl_ln887_8_cast20_loc_channel_dout,
        if_num_data_valid => shl_ln887_8_cast20_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_8_cast20_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_8_cast20_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_9_cast26_loc_channel_U : component mlp_fifo_w46_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_19,
        if_full_n => shl_ln887_9_cast26_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_9_cast26_loc_channel,
        if_dout => shl_ln887_9_cast26_loc_channel_dout,
        if_num_data_valid => shl_ln887_9_cast26_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_9_cast26_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_9_cast26_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_ap_ready);

    shl_ln887_9_cast24_loc_channel_U : component mlp_fifo_w42_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_20,
        if_full_n => shl_ln887_9_cast24_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_9_cast24_loc_channel,
        if_dout => shl_ln887_9_cast24_loc_channel_dout,
        if_num_data_valid => shl_ln887_9_cast24_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_9_cast24_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_9_cast24_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_9_cast13_loc_channel_U : component mlp_fifo_w39_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_21,
        if_full_n => shl_ln887_9_cast13_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_9_cast13_loc_channel,
        if_dout => shl_ln887_9_cast13_loc_channel_dout,
        if_num_data_valid => shl_ln887_9_cast13_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_9_cast13_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_9_cast13_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_9_cast_loc_channel_U : component mlp_fifo_w45_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_22,
        if_full_n => shl_ln887_9_cast_loc_channel_full_n,
        if_write => ap_channel_done_shl_ln887_9_cast_loc_channel,
        if_dout => shl_ln887_9_cast_loc_channel_dout,
        if_num_data_valid => shl_ln887_9_cast_loc_channel_num_data_valid,
        if_fifo_cap => shl_ln887_9_cast_loc_channel_fifo_cap,
        if_empty_n => shl_ln887_9_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    trunc_ln864_loc_channel_U : component mlp_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_23,
        if_full_n => trunc_ln864_loc_channel_full_n,
        if_write => ap_channel_done_trunc_ln864_loc_channel,
        if_dout => trunc_ln864_loc_channel_dout,
        if_num_data_valid => trunc_ln864_loc_channel_num_data_valid,
        if_fifo_cap => trunc_ln864_loc_channel_fifo_cap,
        if_empty_n => trunc_ln864_loc_channel_empty_n,
        if_read => relu_1_U0_ap_ready);

    shl_ln887_8_cast_loc_c265_channel_U : component mlp_fifo_w44_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_24,
        if_full_n => shl_ln887_8_cast_loc_c265_channel_full_n,
        if_write => ap_channel_done_shl_ln887_8_cast_loc_c265_channel,
        if_dout => shl_ln887_8_cast_loc_c265_channel_dout,
        if_num_data_valid => shl_ln887_8_cast_loc_c265_channel_num_data_valid,
        if_fifo_cap => shl_ln887_8_cast_loc_c265_channel_fifo_cap,
        if_empty_n => shl_ln887_8_cast_loc_c265_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_7_cast_loc_c267_channel_U : component mlp_fifo_w42_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_25,
        if_full_n => shl_ln887_7_cast_loc_c267_channel_full_n,
        if_write => ap_channel_done_shl_ln887_7_cast_loc_c267_channel,
        if_dout => shl_ln887_7_cast_loc_c267_channel_dout,
        if_num_data_valid => shl_ln887_7_cast_loc_c267_channel_num_data_valid,
        if_fifo_cap => shl_ln887_7_cast_loc_c267_channel_fifo_cap,
        if_empty_n => shl_ln887_7_cast_loc_c267_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_6_cast18_loc_c268_channel_U : component mlp_fifo_w46_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_26,
        if_full_n => shl_ln887_6_cast18_loc_c268_channel_full_n,
        if_write => ap_channel_done_shl_ln887_6_cast18_loc_c268_channel,
        if_dout => shl_ln887_6_cast18_loc_c268_channel_dout,
        if_num_data_valid => shl_ln887_6_cast18_loc_c268_channel_num_data_valid,
        if_fifo_cap => shl_ln887_6_cast18_loc_c268_channel_fifo_cap,
        if_empty_n => shl_ln887_6_cast18_loc_c268_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_5_cast22_loc_c269_channel_U : component mlp_fifo_w46_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_27,
        if_full_n => shl_ln887_5_cast22_loc_c269_channel_full_n,
        if_write => ap_channel_done_shl_ln887_5_cast22_loc_c269_channel,
        if_dout => shl_ln887_5_cast22_loc_c269_channel_dout,
        if_num_data_valid => shl_ln887_5_cast22_loc_c269_channel_num_data_valid,
        if_fifo_cap => shl_ln887_5_cast22_loc_c269_channel_fifo_cap,
        if_empty_n => shl_ln887_5_cast22_loc_c269_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_4_cast11_loc_c270_channel_U : component mlp_fifo_w43_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_28,
        if_full_n => shl_ln887_4_cast11_loc_c270_channel_full_n,
        if_write => ap_channel_done_shl_ln887_4_cast11_loc_c270_channel,
        if_dout => shl_ln887_4_cast11_loc_c270_channel_dout,
        if_num_data_valid => shl_ln887_4_cast11_loc_c270_channel_num_data_valid,
        if_fifo_cap => shl_ln887_4_cast11_loc_c270_channel_fifo_cap,
        if_empty_n => shl_ln887_4_cast11_loc_c270_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_3_cast21_loc_c271_channel_U : component mlp_fifo_w44_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_29,
        if_full_n => shl_ln887_3_cast21_loc_c271_channel_full_n,
        if_write => ap_channel_done_shl_ln887_3_cast21_loc_c271_channel,
        if_dout => shl_ln887_3_cast21_loc_c271_channel_dout,
        if_num_data_valid => shl_ln887_3_cast21_loc_c271_channel_num_data_valid,
        if_fifo_cap => shl_ln887_3_cast21_loc_c271_channel_fifo_cap,
        if_empty_n => shl_ln887_3_cast21_loc_c271_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_2_cast9_loc_c272_channel_U : component mlp_fifo_w46_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_30,
        if_full_n => shl_ln887_2_cast9_loc_c272_channel_full_n,
        if_write => ap_channel_done_shl_ln887_2_cast9_loc_c272_channel,
        if_dout => shl_ln887_2_cast9_loc_c272_channel_dout,
        if_num_data_valid => shl_ln887_2_cast9_loc_c272_channel_num_data_valid,
        if_fifo_cap => shl_ln887_2_cast9_loc_c272_channel_fifo_cap,
        if_empty_n => shl_ln887_2_cast9_loc_c272_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_1_cast8_loc_c273_channel_U : component mlp_fifo_w43_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218_proc12_U0_ap_return_31,
        if_full_n => shl_ln887_1_cast8_loc_c273_channel_full_n,
        if_write => ap_channel_done_shl_ln887_1_cast8_loc_c273_channel,
        if_dout => shl_ln887_1_cast8_loc_c273_channel_dout,
        if_num_data_valid => shl_ln887_1_cast8_loc_c273_channel_num_data_valid,
        if_fifo_cap => shl_ln887_1_cast8_loc_c273_channel_fifo_cap,
        if_empty_n => shl_ln887_1_cast8_loc_c273_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    ref_tmp36_out_tmp_channel_U : component mlp_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_1_U0_ap_return,
        if_full_n => ref_tmp36_out_tmp_channel_full_n,
        if_write => relu_1_U0_ap_done,
        if_dout => ref_tmp36_out_tmp_channel_dout,
        if_num_data_valid => ref_tmp36_out_tmp_channel_num_data_valid,
        if_fifo_cap => ref_tmp36_out_tmp_channel_fifo_cap,
        if_empty_n => ref_tmp36_out_tmp_channel_empty_n,
        if_read => Block_if_end_i_i126_9218223_proc_U0_ap_ready);

    shl_ln887_8_cast_loc_c_U : component mlp_fifo_w44_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_8_cast_loc_c_din,
        if_full_n => shl_ln887_8_cast_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_8_cast_loc_c_write,
        if_dout => shl_ln887_8_cast_loc_c_dout,
        if_num_data_valid => shl_ln887_8_cast_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_8_cast_loc_c_fifo_cap,
        if_empty_n => shl_ln887_8_cast_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_8_cast_loc_read);

    shl_ln887_7_cast_loc_c266_U : component mlp_fifo_w42_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_7_cast_loc_c266_din,
        if_full_n => shl_ln887_7_cast_loc_c266_full_n,
        if_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_7_cast_loc_c266_write,
        if_dout => shl_ln887_7_cast_loc_c266_dout,
        if_num_data_valid => shl_ln887_7_cast_loc_c266_num_data_valid,
        if_fifo_cap => shl_ln887_7_cast_loc_c266_fifo_cap,
        if_empty_n => shl_ln887_7_cast_loc_c266_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_read);

    shl_ln887_4_cast11_loc_c_U : component mlp_fifo_w43_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_4_cast11_loc_c_din,
        if_full_n => shl_ln887_4_cast11_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_4_cast11_loc_c_write,
        if_dout => shl_ln887_4_cast11_loc_c_dout,
        if_num_data_valid => shl_ln887_4_cast11_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_4_cast11_loc_c_fifo_cap,
        if_empty_n => shl_ln887_4_cast11_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_shl_ln887_4_cast11_loc_read);

    shl_ln887_2_cast9_loc_c_U : component mlp_fifo_w46_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_2_cast9_loc_c_din,
        if_full_n => shl_ln887_2_cast9_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_2_cast9_loc_c_write,
        if_dout => shl_ln887_2_cast9_loc_c_dout,
        if_num_data_valid => shl_ln887_2_cast9_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_2_cast9_loc_c_fifo_cap,
        if_empty_n => shl_ln887_2_cast9_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_2_cast9_loc_read);

    shl_ln887_1_cast8_loc_c_U : component mlp_fifo_w43_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_1_cast8_loc_c_din,
        if_full_n => shl_ln887_1_cast8_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218223_proc_U0_shl_ln887_1_cast8_loc_c_write,
        if_dout => shl_ln887_1_cast8_loc_c_dout,
        if_num_data_valid => shl_ln887_1_cast8_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_1_cast8_loc_c_fifo_cap,
        if_empty_n => shl_ln887_1_cast8_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_1_cast8_loc_read);

    sext_ln1319_13_cast_loc_channel_U : component mlp_fifo_w56_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_ap_return_0,
        if_full_n => sext_ln1319_13_cast_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln1319_13_cast_loc_channel,
        if_dout => sext_ln1319_13_cast_loc_channel_dout,
        if_num_data_valid => sext_ln1319_13_cast_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln1319_13_cast_loc_channel_fifo_cap,
        if_empty_n => sext_ln1319_13_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218247_proc_U0_ap_ready);

    trunc_ln864_13_loc_channel_U : component mlp_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218223_proc_U0_ap_return_1,
        if_full_n => trunc_ln864_13_loc_channel_full_n,
        if_write => ap_channel_done_trunc_ln864_13_loc_channel,
        if_dout => trunc_ln864_13_loc_channel_dout,
        if_num_data_valid => trunc_ln864_13_loc_channel_num_data_valid,
        if_fifo_cap => trunc_ln864_13_loc_channel_fifo_cap,
        if_empty_n => trunc_ln864_13_loc_channel_empty_n,
        if_read => relu_2_U0_ap_ready);

    ref_tmp36_out_tmp262_channel_U : component mlp_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_2_U0_ap_return,
        if_full_n => ref_tmp36_out_tmp262_channel_full_n,
        if_write => relu_2_U0_ap_done,
        if_dout => ref_tmp36_out_tmp262_channel_dout,
        if_num_data_valid => ref_tmp36_out_tmp262_channel_num_data_valid,
        if_fifo_cap => ref_tmp36_out_tmp262_channel_fifo_cap,
        if_empty_n => ref_tmp36_out_tmp262_channel_empty_n,
        if_read => Block_if_end_i_i126_9218229_proc_U0_ap_ready);

    shl_ln887_6_cast18_loc_c_U : component mlp_fifo_w46_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218229_proc_U0_shl_ln887_6_cast18_loc_c_din,
        if_full_n => shl_ln887_6_cast18_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218229_proc_U0_shl_ln887_6_cast18_loc_c_write,
        if_dout => shl_ln887_6_cast18_loc_c_dout,
        if_num_data_valid => shl_ln887_6_cast18_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_6_cast18_loc_c_fifo_cap,
        if_empty_n => shl_ln887_6_cast18_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_6_cast18_loc_read);

    sext_ln1319_14_cast_loc_channel_U : component mlp_fifo_w56_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218229_proc_U0_ap_return_0,
        if_full_n => sext_ln1319_14_cast_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln1319_14_cast_loc_channel,
        if_dout => sext_ln1319_14_cast_loc_channel_dout,
        if_num_data_valid => sext_ln1319_14_cast_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln1319_14_cast_loc_channel_fifo_cap,
        if_empty_n => sext_ln1319_14_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218247_proc_U0_ap_ready);

    trunc_ln864_23_loc_channel_U : component mlp_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218229_proc_U0_ap_return_1,
        if_full_n => trunc_ln864_23_loc_channel_full_n,
        if_write => ap_channel_done_trunc_ln864_23_loc_channel,
        if_dout => trunc_ln864_23_loc_channel_dout,
        if_num_data_valid => trunc_ln864_23_loc_channel_num_data_valid,
        if_fifo_cap => trunc_ln864_23_loc_channel_fifo_cap,
        if_empty_n => trunc_ln864_23_loc_channel_empty_n,
        if_read => relu_3_U0_ap_ready);

    ref_tmp36_out_tmp263_channel_U : component mlp_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_3_U0_ap_return,
        if_full_n => ref_tmp36_out_tmp263_channel_full_n,
        if_write => relu_3_U0_ap_done,
        if_dout => ref_tmp36_out_tmp263_channel_dout,
        if_num_data_valid => ref_tmp36_out_tmp263_channel_num_data_valid,
        if_fifo_cap => ref_tmp36_out_tmp263_channel_fifo_cap,
        if_empty_n => ref_tmp36_out_tmp263_channel_empty_n,
        if_read => Block_if_end_i_i126_9218235_proc_U0_ap_ready);

    shl_ln887_7_cast_loc_c_U : component mlp_fifo_w42_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_c_din,
        if_full_n => shl_ln887_7_cast_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_7_cast_loc_c_write,
        if_dout => shl_ln887_7_cast_loc_c_dout,
        if_num_data_valid => shl_ln887_7_cast_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_7_cast_loc_c_fifo_cap,
        if_empty_n => shl_ln887_7_cast_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_7_cast_loc_read);

    shl_ln887_5_cast22_loc_c_U : component mlp_fifo_w46_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_5_cast22_loc_c_din,
        if_full_n => shl_ln887_5_cast22_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_5_cast22_loc_c_write,
        if_dout => shl_ln887_5_cast22_loc_c_dout,
        if_num_data_valid => shl_ln887_5_cast22_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_5_cast22_loc_c_fifo_cap,
        if_empty_n => shl_ln887_5_cast22_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_5_cast22_loc_read);

    shl_ln887_3_cast21_loc_c_U : component mlp_fifo_w44_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_3_cast21_loc_c_din,
        if_full_n => shl_ln887_3_cast21_loc_c_full_n,
        if_write => Block_if_end_i_i126_9218235_proc_U0_shl_ln887_3_cast21_loc_c_write,
        if_dout => shl_ln887_3_cast21_loc_c_dout,
        if_num_data_valid => shl_ln887_3_cast21_loc_c_num_data_valid,
        if_fifo_cap => shl_ln887_3_cast21_loc_c_fifo_cap,
        if_empty_n => shl_ln887_3_cast21_loc_c_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_shl_ln887_3_cast21_loc_read);

    sext_ln1319_15_cast_loc_channel_U : component mlp_fifo_w56_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218235_proc_U0_ap_return_0,
        if_full_n => sext_ln1319_15_cast_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln1319_15_cast_loc_channel,
        if_dout => sext_ln1319_15_cast_loc_channel_dout,
        if_num_data_valid => sext_ln1319_15_cast_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln1319_15_cast_loc_channel_fifo_cap,
        if_empty_n => sext_ln1319_15_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218247_proc_U0_ap_ready);

    trunc_ln864_33_loc_channel_U : component mlp_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218235_proc_U0_ap_return_1,
        if_full_n => trunc_ln864_33_loc_channel_full_n,
        if_write => ap_channel_done_trunc_ln864_33_loc_channel,
        if_dout => trunc_ln864_33_loc_channel_dout,
        if_num_data_valid => trunc_ln864_33_loc_channel_num_data_valid,
        if_fifo_cap => trunc_ln864_33_loc_channel_fifo_cap,
        if_empty_n => trunc_ln864_33_loc_channel_empty_n,
        if_read => relu_4_U0_ap_ready);

    ref_tmp36_out_tmp264_channel_U : component mlp_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_4_U0_ap_return,
        if_full_n => ref_tmp36_out_tmp264_channel_full_n,
        if_write => relu_4_U0_ap_done,
        if_dout => ref_tmp36_out_tmp264_channel_dout,
        if_num_data_valid => ref_tmp36_out_tmp264_channel_num_data_valid,
        if_fifo_cap => ref_tmp36_out_tmp264_channel_fifo_cap,
        if_empty_n => ref_tmp36_out_tmp264_channel_empty_n,
        if_read => Block_if_end_i_i126_9218241_proc_U0_ap_ready);

    sext_ln1319_16_cast_loc_channel_U : component mlp_fifo_w56_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218241_proc_U0_ap_return_0,
        if_full_n => sext_ln1319_16_cast_loc_channel_full_n,
        if_write => ap_channel_done_sext_ln1319_16_cast_loc_channel,
        if_dout => sext_ln1319_16_cast_loc_channel_dout,
        if_num_data_valid => sext_ln1319_16_cast_loc_channel_num_data_valid,
        if_fifo_cap => sext_ln1319_16_cast_loc_channel_fifo_cap,
        if_empty_n => sext_ln1319_16_cast_loc_channel_empty_n,
        if_read => Block_if_end_i_i126_9218247_proc_U0_ap_ready);

    trunc_ln864_43_loc_channel_U : component mlp_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218241_proc_U0_ap_return_1,
        if_full_n => trunc_ln864_43_loc_channel_full_n,
        if_write => ap_channel_done_trunc_ln864_43_loc_channel,
        if_dout => trunc_ln864_43_loc_channel_dout,
        if_num_data_valid => trunc_ln864_43_loc_channel_num_data_valid,
        if_fifo_cap => trunc_ln864_43_loc_channel_fifo_cap,
        if_empty_n => trunc_ln864_43_loc_channel_empty_n,
        if_read => relu_U0_ap_ready);

    ref_tmp36_channel_U : component mlp_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return,
        if_full_n => ref_tmp36_channel_full_n,
        if_write => relu_U0_ap_done,
        if_dout => ref_tmp36_channel_dout,
        if_num_data_valid => ref_tmp36_channel_num_data_valid,
        if_fifo_cap => ref_tmp36_channel_fifo_cap,
        if_empty_n => ref_tmp36_channel_empty_n,
        if_read => Block_if_end_i_i126_9218247_proc_U0_ap_ready);

    output_1_V_4_loc_channel_U : component mlp_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_if_end_i_i126_9218247_proc_U0_ap_return,
        if_full_n => output_1_V_4_loc_channel_full_n,
        if_write => Block_if_end_i_i126_9218247_proc_U0_ap_done,
        if_dout => output_1_V_4_loc_channel_dout,
        if_num_data_valid => output_1_V_4_loc_channel_num_data_valid,
        if_fifo_cap => output_1_V_4_loc_channel_fifo_cap,
        if_empty_n => output_1_V_4_loc_channel_empty_n,
        if_read => sigmoid_U0_ap_ready);

    ref_tmp59_channel_U : component mlp_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sigmoid_U0_ap_return,
        if_full_n => ref_tmp59_channel_full_n,
        if_write => sigmoid_U0_ap_done,
        if_dout => ref_tmp59_channel_dout,
        if_num_data_valid => ref_tmp59_channel_num_data_valid,
        if_fifo_cap => ref_tmp59_channel_fifo_cap,
        if_empty_n => ref_tmp59_channel_empty_n,
        if_read => Block_if_end_i_i126_9218249_proc13_U0_ap_ready);





    ap_sync_reg_channel_write_p_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_p_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_loc_channel <= ap_sync_channel_write_p_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218223_proc_U0_ap_done and Block_if_end_i_i126_9218223_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel <= ap_sync_channel_write_sext_ln1319_13_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218229_proc_U0_ap_done and Block_if_end_i_i126_9218229_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel <= ap_sync_channel_write_sext_ln1319_14_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218235_proc_U0_ap_done and Block_if_end_i_i126_9218235_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel <= ap_sync_channel_write_sext_ln1319_15_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218241_proc_U0_ap_done and Block_if_end_i_i126_9218241_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel <= ap_sync_channel_write_sext_ln1319_16_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln1319_5_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln1319_5_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln1319_5_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln1319_5_loc_channel <= ap_sync_channel_write_sext_ln1319_5_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_sext_ln1319_9_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_sext_ln1319_9_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_sext_ln1319_9_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_sext_ln1319_9_loc_channel <= ap_sync_channel_write_sext_ln1319_9_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel <= ap_sync_channel_write_shl_ln887_1_cast15_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel <= ap_sync_channel_write_shl_ln887_1_cast8_loc_c273_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel <= ap_sync_channel_write_shl_ln887_1_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel <= ap_sync_channel_write_shl_ln887_2_cast16_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel <= ap_sync_channel_write_shl_ln887_2_cast9_loc_c272_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel <= ap_sync_channel_write_shl_ln887_3_cast10_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel <= ap_sync_channel_write_shl_ln887_3_cast21_loc_c271_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel <= ap_sync_channel_write_shl_ln887_3_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel <= ap_sync_channel_write_shl_ln887_4_cast11_loc_c270_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel <= ap_sync_channel_write_shl_ln887_4_cast25_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel <= ap_sync_channel_write_shl_ln887_4_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel <= ap_sync_channel_write_shl_ln887_5_cast12_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel <= ap_sync_channel_write_shl_ln887_5_cast17_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel <= ap_sync_channel_write_shl_ln887_5_cast22_loc_c269_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel <= ap_sync_channel_write_shl_ln887_6_cast18_loc_c268_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel <= ap_sync_channel_write_shl_ln887_6_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel <= ap_sync_channel_write_shl_ln887_7_cast19_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel <= ap_sync_channel_write_shl_ln887_7_cast_loc_c267_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel <= ap_sync_channel_write_shl_ln887_8_cast20_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel <= ap_sync_channel_write_shl_ln887_8_cast23_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel <= ap_sync_channel_write_shl_ln887_8_cast_loc_c265_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel <= ap_sync_channel_write_shl_ln887_9_cast13_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel <= ap_sync_channel_write_shl_ln887_9_cast24_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel <= ap_sync_channel_write_shl_ln887_9_cast26_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel <= ap_sync_channel_write_shl_ln887_9_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel <= ap_sync_channel_write_shl_ln887_cast14_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel <= ap_sync_channel_write_shl_ln887_cast7_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_shl_ln887_cast_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_shl_ln887_cast_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_shl_ln887_cast_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_shl_ln887_cast_loc_channel <= ap_sync_channel_write_shl_ln887_cast_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_trunc_ln864_13_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_trunc_ln864_13_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218223_proc_U0_ap_done and Block_if_end_i_i126_9218223_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_trunc_ln864_13_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_trunc_ln864_13_loc_channel <= ap_sync_channel_write_trunc_ln864_13_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_trunc_ln864_23_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_trunc_ln864_23_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218229_proc_U0_ap_done and Block_if_end_i_i126_9218229_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_trunc_ln864_23_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_trunc_ln864_23_loc_channel <= ap_sync_channel_write_trunc_ln864_23_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_trunc_ln864_33_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_trunc_ln864_33_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218235_proc_U0_ap_done and Block_if_end_i_i126_9218235_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_trunc_ln864_33_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_trunc_ln864_33_loc_channel <= ap_sync_channel_write_trunc_ln864_33_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_trunc_ln864_43_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_trunc_ln864_43_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218241_proc_U0_ap_done and Block_if_end_i_i126_9218241_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_trunc_ln864_43_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_trunc_ln864_43_loc_channel <= ap_sync_channel_write_trunc_ln864_43_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_trunc_ln864_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_trunc_ln864_loc_channel <= ap_const_logic_0;
            else
                if (((Block_if_end_i_i126_9218_proc12_U0_ap_done and Block_if_end_i_i126_9218_proc12_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_trunc_ln864_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_trunc_ln864_loc_channel <= ap_sync_channel_write_trunc_ln864_loc_channel;
                end if; 
            end if;
        end if;
    end process;

    Block_if_end_i_i126_9218223_proc_U0_ap_continue <= (ap_sync_channel_write_trunc_ln864_13_loc_channel and ap_sync_channel_write_sext_ln1319_13_cast_loc_channel);
    Block_if_end_i_i126_9218223_proc_U0_ap_start <= (shl_ln887_cast7_loc_channel_empty_n and shl_ln887_9_cast13_loc_channel_empty_n and shl_ln887_8_cast_loc_c265_channel_empty_n and shl_ln887_7_cast_loc_c267_channel_empty_n and shl_ln887_6_cast_loc_channel_empty_n and shl_ln887_5_cast12_loc_channel_empty_n and shl_ln887_4_cast11_loc_c270_channel_empty_n and shl_ln887_3_cast10_loc_channel_empty_n and shl_ln887_2_cast9_loc_c272_channel_empty_n and shl_ln887_1_cast8_loc_c273_channel_empty_n and ref_tmp36_out_tmp_channel_empty_n);
    Block_if_end_i_i126_9218229_proc_U0_ap_continue <= (ap_sync_channel_write_trunc_ln864_23_loc_channel and ap_sync_channel_write_sext_ln1319_14_cast_loc_channel);
    Block_if_end_i_i126_9218229_proc_U0_ap_start <= (shl_ln887_cast14_loc_channel_empty_n and shl_ln887_9_cast_loc_channel_empty_n and shl_ln887_8_cast20_loc_channel_empty_n and shl_ln887_7_cast19_loc_channel_empty_n and shl_ln887_6_cast18_loc_c268_channel_empty_n and shl_ln887_5_cast17_loc_channel_empty_n and shl_ln887_3_cast_loc_channel_empty_n and shl_ln887_2_cast16_loc_channel_empty_n and shl_ln887_1_cast15_loc_channel_empty_n and ref_tmp36_out_tmp262_channel_empty_n);
    Block_if_end_i_i126_9218235_proc_U0_ap_continue <= (ap_sync_channel_write_trunc_ln864_33_loc_channel and ap_sync_channel_write_sext_ln1319_15_cast_loc_channel);
    Block_if_end_i_i126_9218235_proc_U0_ap_start <= (shl_ln887_9_cast24_loc_channel_empty_n and shl_ln887_8_cast23_loc_channel_empty_n and shl_ln887_5_cast22_loc_c269_channel_empty_n and shl_ln887_4_cast_loc_channel_empty_n and shl_ln887_3_cast21_loc_c271_channel_empty_n and sext_ln1319_9_loc_channel_empty_n and sext_ln1319_5_loc_channel_empty_n and ref_tmp36_out_tmp263_channel_empty_n and p_loc_channel_empty_n);
    Block_if_end_i_i126_9218241_proc_U0_ap_continue <= (ap_sync_channel_write_trunc_ln864_43_loc_channel and ap_sync_channel_write_sext_ln1319_16_cast_loc_channel);
    Block_if_end_i_i126_9218241_proc_U0_ap_start <= (shl_ln887_cast_loc_channel_empty_n and shl_ln887_9_cast26_loc_channel_empty_n and shl_ln887_4_cast25_loc_channel_empty_n and shl_ln887_1_cast_loc_channel_empty_n and ref_tmp36_out_tmp264_channel_empty_n);
    Block_if_end_i_i126_9218247_proc_U0_ap_continue <= output_1_V_4_loc_channel_full_n;
    Block_if_end_i_i126_9218247_proc_U0_ap_start <= (sext_ln1319_16_cast_loc_channel_empty_n and sext_ln1319_15_cast_loc_channel_empty_n and sext_ln1319_14_cast_loc_channel_empty_n and sext_ln1319_13_cast_loc_channel_empty_n and ref_tmp36_channel_empty_n);
    Block_if_end_i_i126_9218249_proc13_U0_ap_continue <= ap_const_logic_1;
    Block_if_end_i_i126_9218249_proc13_U0_ap_start <= ref_tmp59_channel_empty_n;
    Block_if_end_i_i126_9218_proc12_U0_ap_continue <= (ap_sync_channel_write_trunc_ln864_loc_channel and ap_sync_channel_write_shl_ln887_cast_loc_channel and ap_sync_channel_write_shl_ln887_cast7_loc_channel and ap_sync_channel_write_shl_ln887_cast14_loc_channel and ap_sync_channel_write_shl_ln887_9_cast_loc_channel and ap_sync_channel_write_shl_ln887_9_cast26_loc_channel and ap_sync_channel_write_shl_ln887_9_cast24_loc_channel and ap_sync_channel_write_shl_ln887_9_cast13_loc_channel and ap_sync_channel_write_shl_ln887_8_cast_loc_c265_channel and ap_sync_channel_write_shl_ln887_8_cast23_loc_channel and ap_sync_channel_write_shl_ln887_8_cast20_loc_channel and ap_sync_channel_write_shl_ln887_7_cast_loc_c267_channel and ap_sync_channel_write_shl_ln887_7_cast19_loc_channel and ap_sync_channel_write_shl_ln887_6_cast_loc_channel and ap_sync_channel_write_shl_ln887_6_cast18_loc_c268_channel and ap_sync_channel_write_shl_ln887_5_cast22_loc_c269_channel and ap_sync_channel_write_shl_ln887_5_cast17_loc_channel and ap_sync_channel_write_shl_ln887_5_cast12_loc_channel and ap_sync_channel_write_shl_ln887_4_cast_loc_channel and ap_sync_channel_write_shl_ln887_4_cast25_loc_channel and ap_sync_channel_write_shl_ln887_4_cast11_loc_c270_channel and ap_sync_channel_write_shl_ln887_3_cast_loc_channel and ap_sync_channel_write_shl_ln887_3_cast21_loc_c271_channel and ap_sync_channel_write_shl_ln887_3_cast10_loc_channel and ap_sync_channel_write_shl_ln887_2_cast9_loc_c272_channel and ap_sync_channel_write_shl_ln887_2_cast16_loc_channel and ap_sync_channel_write_shl_ln887_1_cast_loc_channel and ap_sync_channel_write_shl_ln887_1_cast8_loc_c273_channel and ap_sync_channel_write_shl_ln887_1_cast15_loc_channel and ap_sync_channel_write_sext_ln1319_9_loc_channel and ap_sync_channel_write_sext_ln1319_5_loc_channel and ap_sync_channel_write_p_loc_channel);
    Block_if_end_i_i126_9218_proc12_U0_ap_start <= ap_const_logic_1;
    ap_channel_done_p_loc_channel <= ((ap_sync_reg_channel_write_p_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_sext_ln1319_13_cast_loc_channel <= ((ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218223_proc_U0_ap_done);
    ap_channel_done_sext_ln1319_14_cast_loc_channel <= ((ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218229_proc_U0_ap_done);
    ap_channel_done_sext_ln1319_15_cast_loc_channel <= ((ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218235_proc_U0_ap_done);
    ap_channel_done_sext_ln1319_16_cast_loc_channel <= ((ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218241_proc_U0_ap_done);
    ap_channel_done_sext_ln1319_5_loc_channel <= ((ap_sync_reg_channel_write_sext_ln1319_5_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_sext_ln1319_9_loc_channel <= ((ap_sync_reg_channel_write_sext_ln1319_9_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_1_cast15_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_1_cast8_loc_c273_channel <= ((ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_1_cast_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_2_cast16_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_2_cast9_loc_c272_channel <= ((ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_3_cast10_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_3_cast21_loc_c271_channel <= ((ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_3_cast_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_4_cast11_loc_c270_channel <= ((ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_4_cast25_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_4_cast_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_5_cast12_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_5_cast17_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_5_cast22_loc_c269_channel <= ((ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_6_cast18_loc_c268_channel <= ((ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_6_cast_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_7_cast19_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_7_cast_loc_c267_channel <= ((ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_8_cast20_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_8_cast23_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_8_cast_loc_c265_channel <= ((ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_9_cast13_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_9_cast24_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_9_cast26_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_9_cast_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_cast14_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_cast7_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_shl_ln887_cast_loc_channel <= ((ap_sync_reg_channel_write_shl_ln887_cast_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);
    ap_channel_done_trunc_ln864_13_loc_channel <= ((ap_sync_reg_channel_write_trunc_ln864_13_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218223_proc_U0_ap_done);
    ap_channel_done_trunc_ln864_23_loc_channel <= ((ap_sync_reg_channel_write_trunc_ln864_23_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218229_proc_U0_ap_done);
    ap_channel_done_trunc_ln864_33_loc_channel <= ((ap_sync_reg_channel_write_trunc_ln864_33_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218235_proc_U0_ap_done);
    ap_channel_done_trunc_ln864_43_loc_channel <= ((ap_sync_reg_channel_write_trunc_ln864_43_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218241_proc_U0_ap_done);
    ap_channel_done_trunc_ln864_loc_channel <= ((ap_sync_reg_channel_write_trunc_ln864_loc_channel xor ap_const_logic_1) and Block_if_end_i_i126_9218_proc12_U0_ap_done);

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_channel_write_p_loc_channel <= ((p_loc_channel_full_n and ap_channel_done_p_loc_channel) or ap_sync_reg_channel_write_p_loc_channel);
    ap_sync_channel_write_sext_ln1319_13_cast_loc_channel <= ((sext_ln1319_13_cast_loc_channel_full_n and ap_channel_done_sext_ln1319_13_cast_loc_channel) or ap_sync_reg_channel_write_sext_ln1319_13_cast_loc_channel);
    ap_sync_channel_write_sext_ln1319_14_cast_loc_channel <= ((sext_ln1319_14_cast_loc_channel_full_n and ap_channel_done_sext_ln1319_14_cast_loc_channel) or ap_sync_reg_channel_write_sext_ln1319_14_cast_loc_channel);
    ap_sync_channel_write_sext_ln1319_15_cast_loc_channel <= ((sext_ln1319_15_cast_loc_channel_full_n and ap_channel_done_sext_ln1319_15_cast_loc_channel) or ap_sync_reg_channel_write_sext_ln1319_15_cast_loc_channel);
    ap_sync_channel_write_sext_ln1319_16_cast_loc_channel <= ((sext_ln1319_16_cast_loc_channel_full_n and ap_channel_done_sext_ln1319_16_cast_loc_channel) or ap_sync_reg_channel_write_sext_ln1319_16_cast_loc_channel);
    ap_sync_channel_write_sext_ln1319_5_loc_channel <= ((sext_ln1319_5_loc_channel_full_n and ap_channel_done_sext_ln1319_5_loc_channel) or ap_sync_reg_channel_write_sext_ln1319_5_loc_channel);
    ap_sync_channel_write_sext_ln1319_9_loc_channel <= ((sext_ln1319_9_loc_channel_full_n and ap_channel_done_sext_ln1319_9_loc_channel) or ap_sync_reg_channel_write_sext_ln1319_9_loc_channel);
    ap_sync_channel_write_shl_ln887_1_cast15_loc_channel <= ((shl_ln887_1_cast15_loc_channel_full_n and ap_channel_done_shl_ln887_1_cast15_loc_channel) or ap_sync_reg_channel_write_shl_ln887_1_cast15_loc_channel);
    ap_sync_channel_write_shl_ln887_1_cast8_loc_c273_channel <= ((shl_ln887_1_cast8_loc_c273_channel_full_n and ap_channel_done_shl_ln887_1_cast8_loc_c273_channel) or ap_sync_reg_channel_write_shl_ln887_1_cast8_loc_c273_channel);
    ap_sync_channel_write_shl_ln887_1_cast_loc_channel <= ((shl_ln887_1_cast_loc_channel_full_n and ap_channel_done_shl_ln887_1_cast_loc_channel) or ap_sync_reg_channel_write_shl_ln887_1_cast_loc_channel);
    ap_sync_channel_write_shl_ln887_2_cast16_loc_channel <= ((shl_ln887_2_cast16_loc_channel_full_n and ap_channel_done_shl_ln887_2_cast16_loc_channel) or ap_sync_reg_channel_write_shl_ln887_2_cast16_loc_channel);
    ap_sync_channel_write_shl_ln887_2_cast9_loc_c272_channel <= ((shl_ln887_2_cast9_loc_c272_channel_full_n and ap_channel_done_shl_ln887_2_cast9_loc_c272_channel) or ap_sync_reg_channel_write_shl_ln887_2_cast9_loc_c272_channel);
    ap_sync_channel_write_shl_ln887_3_cast10_loc_channel <= ((shl_ln887_3_cast10_loc_channel_full_n and ap_channel_done_shl_ln887_3_cast10_loc_channel) or ap_sync_reg_channel_write_shl_ln887_3_cast10_loc_channel);
    ap_sync_channel_write_shl_ln887_3_cast21_loc_c271_channel <= ((shl_ln887_3_cast21_loc_c271_channel_full_n and ap_channel_done_shl_ln887_3_cast21_loc_c271_channel) or ap_sync_reg_channel_write_shl_ln887_3_cast21_loc_c271_channel);
    ap_sync_channel_write_shl_ln887_3_cast_loc_channel <= ((shl_ln887_3_cast_loc_channel_full_n and ap_channel_done_shl_ln887_3_cast_loc_channel) or ap_sync_reg_channel_write_shl_ln887_3_cast_loc_channel);
    ap_sync_channel_write_shl_ln887_4_cast11_loc_c270_channel <= ((shl_ln887_4_cast11_loc_c270_channel_full_n and ap_channel_done_shl_ln887_4_cast11_loc_c270_channel) or ap_sync_reg_channel_write_shl_ln887_4_cast11_loc_c270_channel);
    ap_sync_channel_write_shl_ln887_4_cast25_loc_channel <= ((shl_ln887_4_cast25_loc_channel_full_n and ap_channel_done_shl_ln887_4_cast25_loc_channel) or ap_sync_reg_channel_write_shl_ln887_4_cast25_loc_channel);
    ap_sync_channel_write_shl_ln887_4_cast_loc_channel <= ((shl_ln887_4_cast_loc_channel_full_n and ap_channel_done_shl_ln887_4_cast_loc_channel) or ap_sync_reg_channel_write_shl_ln887_4_cast_loc_channel);
    ap_sync_channel_write_shl_ln887_5_cast12_loc_channel <= ((shl_ln887_5_cast12_loc_channel_full_n and ap_channel_done_shl_ln887_5_cast12_loc_channel) or ap_sync_reg_channel_write_shl_ln887_5_cast12_loc_channel);
    ap_sync_channel_write_shl_ln887_5_cast17_loc_channel <= ((shl_ln887_5_cast17_loc_channel_full_n and ap_channel_done_shl_ln887_5_cast17_loc_channel) or ap_sync_reg_channel_write_shl_ln887_5_cast17_loc_channel);
    ap_sync_channel_write_shl_ln887_5_cast22_loc_c269_channel <= ((shl_ln887_5_cast22_loc_c269_channel_full_n and ap_channel_done_shl_ln887_5_cast22_loc_c269_channel) or ap_sync_reg_channel_write_shl_ln887_5_cast22_loc_c269_channel);
    ap_sync_channel_write_shl_ln887_6_cast18_loc_c268_channel <= ((shl_ln887_6_cast18_loc_c268_channel_full_n and ap_channel_done_shl_ln887_6_cast18_loc_c268_channel) or ap_sync_reg_channel_write_shl_ln887_6_cast18_loc_c268_channel);
    ap_sync_channel_write_shl_ln887_6_cast_loc_channel <= ((shl_ln887_6_cast_loc_channel_full_n and ap_channel_done_shl_ln887_6_cast_loc_channel) or ap_sync_reg_channel_write_shl_ln887_6_cast_loc_channel);
    ap_sync_channel_write_shl_ln887_7_cast19_loc_channel <= ((shl_ln887_7_cast19_loc_channel_full_n and ap_channel_done_shl_ln887_7_cast19_loc_channel) or ap_sync_reg_channel_write_shl_ln887_7_cast19_loc_channel);
    ap_sync_channel_write_shl_ln887_7_cast_loc_c267_channel <= ((shl_ln887_7_cast_loc_c267_channel_full_n and ap_channel_done_shl_ln887_7_cast_loc_c267_channel) or ap_sync_reg_channel_write_shl_ln887_7_cast_loc_c267_channel);
    ap_sync_channel_write_shl_ln887_8_cast20_loc_channel <= ((shl_ln887_8_cast20_loc_channel_full_n and ap_channel_done_shl_ln887_8_cast20_loc_channel) or ap_sync_reg_channel_write_shl_ln887_8_cast20_loc_channel);
    ap_sync_channel_write_shl_ln887_8_cast23_loc_channel <= ((shl_ln887_8_cast23_loc_channel_full_n and ap_channel_done_shl_ln887_8_cast23_loc_channel) or ap_sync_reg_channel_write_shl_ln887_8_cast23_loc_channel);
    ap_sync_channel_write_shl_ln887_8_cast_loc_c265_channel <= ((shl_ln887_8_cast_loc_c265_channel_full_n and ap_channel_done_shl_ln887_8_cast_loc_c265_channel) or ap_sync_reg_channel_write_shl_ln887_8_cast_loc_c265_channel);
    ap_sync_channel_write_shl_ln887_9_cast13_loc_channel <= ((shl_ln887_9_cast13_loc_channel_full_n and ap_channel_done_shl_ln887_9_cast13_loc_channel) or ap_sync_reg_channel_write_shl_ln887_9_cast13_loc_channel);
    ap_sync_channel_write_shl_ln887_9_cast24_loc_channel <= ((shl_ln887_9_cast24_loc_channel_full_n and ap_channel_done_shl_ln887_9_cast24_loc_channel) or ap_sync_reg_channel_write_shl_ln887_9_cast24_loc_channel);
    ap_sync_channel_write_shl_ln887_9_cast26_loc_channel <= ((shl_ln887_9_cast26_loc_channel_full_n and ap_channel_done_shl_ln887_9_cast26_loc_channel) or ap_sync_reg_channel_write_shl_ln887_9_cast26_loc_channel);
    ap_sync_channel_write_shl_ln887_9_cast_loc_channel <= ((shl_ln887_9_cast_loc_channel_full_n and ap_channel_done_shl_ln887_9_cast_loc_channel) or ap_sync_reg_channel_write_shl_ln887_9_cast_loc_channel);
    ap_sync_channel_write_shl_ln887_cast14_loc_channel <= ((shl_ln887_cast14_loc_channel_full_n and ap_channel_done_shl_ln887_cast14_loc_channel) or ap_sync_reg_channel_write_shl_ln887_cast14_loc_channel);
    ap_sync_channel_write_shl_ln887_cast7_loc_channel <= ((shl_ln887_cast7_loc_channel_full_n and ap_channel_done_shl_ln887_cast7_loc_channel) or ap_sync_reg_channel_write_shl_ln887_cast7_loc_channel);
    ap_sync_channel_write_shl_ln887_cast_loc_channel <= ((shl_ln887_cast_loc_channel_full_n and ap_channel_done_shl_ln887_cast_loc_channel) or ap_sync_reg_channel_write_shl_ln887_cast_loc_channel);
    ap_sync_channel_write_trunc_ln864_13_loc_channel <= ((trunc_ln864_13_loc_channel_full_n and ap_channel_done_trunc_ln864_13_loc_channel) or ap_sync_reg_channel_write_trunc_ln864_13_loc_channel);
    ap_sync_channel_write_trunc_ln864_23_loc_channel <= ((trunc_ln864_23_loc_channel_full_n and ap_channel_done_trunc_ln864_23_loc_channel) or ap_sync_reg_channel_write_trunc_ln864_23_loc_channel);
    ap_sync_channel_write_trunc_ln864_33_loc_channel <= ((trunc_ln864_33_loc_channel_full_n and ap_channel_done_trunc_ln864_33_loc_channel) or ap_sync_reg_channel_write_trunc_ln864_33_loc_channel);
    ap_sync_channel_write_trunc_ln864_43_loc_channel <= ((trunc_ln864_43_loc_channel_full_n and ap_channel_done_trunc_ln864_43_loc_channel) or ap_sync_reg_channel_write_trunc_ln864_43_loc_channel);
    ap_sync_channel_write_trunc_ln864_loc_channel <= ((trunc_ln864_loc_channel_full_n and ap_channel_done_trunc_ln864_loc_channel) or ap_sync_reg_channel_write_trunc_ln864_loc_channel);
    in_stream_TREADY <= Block_if_end_i_i126_9218_proc12_U0_in_stream_TREADY;
    out_stream_TDATA <= Block_if_end_i_i126_9218249_proc13_U0_out_stream_TDATA;
    out_stream_TKEEP <= Block_if_end_i_i126_9218249_proc13_U0_out_stream_TKEEP;
    out_stream_TLAST <= Block_if_end_i_i126_9218249_proc13_U0_out_stream_TLAST;
    out_stream_TSTRB <= Block_if_end_i_i126_9218249_proc13_U0_out_stream_TSTRB;
    out_stream_TVALID <= Block_if_end_i_i126_9218249_proc13_U0_out_stream_TVALID;
    relu_1_U0_ap_continue <= ref_tmp36_out_tmp_channel_full_n;
    relu_1_U0_ap_start <= trunc_ln864_loc_channel_empty_n;
    relu_2_U0_ap_continue <= ref_tmp36_out_tmp262_channel_full_n;
    relu_2_U0_ap_start <= trunc_ln864_13_loc_channel_empty_n;
    relu_3_U0_ap_continue <= ref_tmp36_out_tmp263_channel_full_n;
    relu_3_U0_ap_start <= trunc_ln864_23_loc_channel_empty_n;
    relu_4_U0_ap_continue <= ref_tmp36_out_tmp264_channel_full_n;
    relu_4_U0_ap_start <= trunc_ln864_33_loc_channel_empty_n;
    relu_U0_ap_continue <= ref_tmp36_channel_full_n;
    relu_U0_ap_start <= trunc_ln864_43_loc_channel_empty_n;
    sigmoid_U0_ap_continue <= ref_tmp59_channel_full_n;
    sigmoid_U0_ap_start <= output_1_V_4_loc_channel_empty_n;
end behav;
