Classic Timing Analyzer report for Den_Giao_Thong
Sat Mar 27 12:32:29 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.608 ns                         ; rst_n                           ; fsm:fsm|current_state[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.603 ns                         ; fsm:fsm|current_state[0]        ; street_b[1]              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.041 ns                        ; rst_n                           ; fsm:fsm|current_state[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 275.79 MHz ( period = 3.626 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                       ;
+-------+----------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 275.79 MHz ( period = 3.626 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns ) ; time_counter:cnt|clk_counter[4] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.171 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns ) ; fsm:fsm|current_state[1]        ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.146 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns ) ; fsm:fsm|current_state[0]        ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 302.39 MHz ( period = 3.307 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 3.092 ns                ;
; N/A   ; 302.85 MHz ( period = 3.302 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 304.69 MHz ( period = 3.282 ns ) ; time_counter:cnt|clk_counter[6] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 305.81 MHz ( period = 3.270 ns ) ; time_counter:cnt|clk_counter[1] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.045 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 309.98 MHz ( period = 3.226 ns ) ; fsm:fsm|current_state[2]        ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.012 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; time_counter:cnt|clk_counter[2] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 2.923 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.905 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns ) ; time_counter:cnt|clk_counter[3] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 2.860 ns                ;
; N/A   ; 326.05 MHz ( period = 3.067 ns ) ; time_counter:cnt|clk_counter[4] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns ) ; time_counter:cnt|clk_counter[4] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.847 ns                ;
; N/A   ; 328.41 MHz ( period = 3.045 ns ) ; fsm:fsm|current_state[1]        ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 328.84 MHz ( period = 3.041 ns ) ; fsm:fsm|current_state[1]        ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.827 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 331.35 MHz ( period = 3.018 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 331.90 MHz ( period = 3.013 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns ) ; fsm:fsm|current_state[0]        ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 332.34 MHz ( period = 3.009 ns ) ; fsm:fsm|current_state[0]        ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 333.22 MHz ( period = 3.001 ns ) ; time_counter:cnt|clk_counter[0] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 2.786 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns ) ; time_counter:cnt|clk_counter[6] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.748 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; time_counter:cnt|clk_counter[6] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 338.52 MHz ( period = 2.954 ns ) ; time_counter:cnt|clk_counter[1] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns ) ; time_counter:cnt|clk_counter[1] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.736 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 342.35 MHz ( period = 2.921 ns ) ; fsm:fsm|current_state[2]        ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; 344.00 MHz ( period = 2.907 ns ) ; fsm:fsm|current_state[2]        ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A   ; 354.74 MHz ( period = 2.819 ns ) ; time_counter:cnt|clk_counter[2] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; 355.11 MHz ( period = 2.816 ns ) ; time_counter:cnt|clk_counter[0] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns ) ; time_counter:cnt|clk_counter[3] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns ) ; time_counter:cnt|clk_counter[3] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A   ; 372.86 MHz ( period = 2.682 ns ) ; time_counter:cnt|clk_counter[0] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 373.00 MHz ( period = 2.681 ns ) ; time_counter:cnt|clk_counter[2] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.466 ns                ;
+-------+----------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------+----------+
; N/A   ; None         ; 2.608 ns   ; rst_n ; fsm:fsm|current_state[0]        ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[4] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[3] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[2] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[1] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[5] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[7] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[6] ; clk      ;
; N/A   ; None         ; 2.287 ns   ; rst_n ; time_counter:cnt|clk_counter[0] ; clk      ;
; N/A   ; None         ; 1.838 ns   ; rst_n ; fsm:fsm|current_state[2]        ; clk      ;
; N/A   ; None         ; 1.271 ns   ; rst_n ; fsm:fsm|current_state[1]        ; clk      ;
+-------+--------------+------------+-------+---------------------------------+----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+--------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To                ; From Clock ;
+-------+--------------+------------+--------------------------+-------------------+------------+
; N/A   ; None         ; 8.603 ns   ; fsm:fsm|current_state[0] ; street_b[1]       ; clk        ;
; N/A   ; None         ; 8.321 ns   ; fsm:fsm|current_state[2] ; street_b[1]       ; clk        ;
; N/A   ; None         ; 8.274 ns   ; fsm:fsm|current_state[1] ; street_b[1]       ; clk        ;
; N/A   ; None         ; 8.037 ns   ; fsm:fsm|current_state[0] ; street_b_pri_lamp ; clk        ;
; N/A   ; None         ; 8.037 ns   ; fsm:fsm|current_state[0] ; street_b[0]       ; clk        ;
; N/A   ; None         ; 8.022 ns   ; fsm:fsm|current_state[0] ; street_b[2]       ; clk        ;
; N/A   ; None         ; 7.961 ns   ; fsm:fsm|current_state[0] ; street_a[2]       ; clk        ;
; N/A   ; None         ; 7.941 ns   ; fsm:fsm|current_state[2] ; street_a[0]       ; clk        ;
; N/A   ; None         ; 7.905 ns   ; fsm:fsm|current_state[0] ; street_a[1]       ; clk        ;
; N/A   ; None         ; 7.851 ns   ; fsm:fsm|current_state[2] ; street_a[1]       ; clk        ;
; N/A   ; None         ; 7.833 ns   ; fsm:fsm|current_state[1] ; street_a[0]       ; clk        ;
; N/A   ; None         ; 7.712 ns   ; fsm:fsm|current_state[2] ; street_b[2]       ; clk        ;
; N/A   ; None         ; 7.701 ns   ; fsm:fsm|current_state[2] ; street_b_pri_lamp ; clk        ;
; N/A   ; None         ; 7.701 ns   ; fsm:fsm|current_state[2] ; street_b[0]       ; clk        ;
; N/A   ; None         ; 7.675 ns   ; fsm:fsm|current_state[2] ; street_a_pri_lamp ; clk        ;
; N/A   ; None         ; 7.641 ns   ; fsm:fsm|current_state[2] ; street_a[2]       ; clk        ;
; N/A   ; None         ; 7.632 ns   ; fsm:fsm|current_state[1] ; street_a[2]       ; clk        ;
; N/A   ; None         ; 7.583 ns   ; fsm:fsm|current_state[1] ; street_b[2]       ; clk        ;
; N/A   ; None         ; 7.576 ns   ; fsm:fsm|current_state[1] ; street_a[1]       ; clk        ;
; N/A   ; None         ; 7.567 ns   ; fsm:fsm|current_state[1] ; street_a_pri_lamp ; clk        ;
; N/A   ; None         ; 7.564 ns   ; fsm:fsm|current_state[1] ; street_b_pri_lamp ; clk        ;
; N/A   ; None         ; 7.564 ns   ; fsm:fsm|current_state[1] ; street_b[0]       ; clk        ;
+-------+--------------+------------+--------------------------+-------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; N/A           ; None        ; -1.041 ns ; rst_n ; fsm:fsm|current_state[1]        ; clk      ;
; N/A           ; None        ; -1.069 ns ; rst_n ; fsm:fsm|current_state[2]        ; clk      ;
; N/A           ; None        ; -1.451 ns ; rst_n ; fsm:fsm|current_state[0]        ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[4] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[3] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[2] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[1] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[5] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[7] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[6] ; clk      ;
; N/A           ; None        ; -2.057 ns ; rst_n ; time_counter:cnt|clk_counter[0] ; clk      ;
+---------------+-------------+-----------+-------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Mar 27 12:32:29 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Den_Giao_Thong -c Den_Giao_Thong --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 275.79 MHz between source register "time_counter:cnt|clk_counter[5]" and destination register "fsm:fsm|current_state[0]" (period= 3.626 ns)
    Info: + Longest register to register delay is 3.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y7_N11; Fanout = 3; REG Node = 'time_counter:cnt|clk_counter[5]'
        Info: 2: + IC(0.726 ns) + CELL(0.398 ns) = 1.124 ns; Loc. = LCCOMB_X45_Y7_N14; Fanout = 3; COMB Node = 'time_counter:cnt|y_end~1'
        Info: 3: + IC(0.279 ns) + CELL(0.275 ns) = 1.678 ns; Loc. = LCCOMB_X45_Y7_N0; Fanout = 5; COMB Node = 'time_counter:cnt|g_end~3'
        Info: 4: + IC(0.472 ns) + CELL(0.275 ns) = 2.425 ns; Loc. = LCCOMB_X44_Y7_N30; Fanout = 1; COMB Node = 'fsm:fsm|current_state~11'
        Info: 5: + IC(0.464 ns) + CELL(0.438 ns) = 3.327 ns; Loc. = LCCOMB_X45_Y7_N4; Fanout = 1; COMB Node = 'fsm:fsm|current_state~17'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.411 ns; Loc. = LCFF_X45_Y7_N5; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 1.470 ns ( 43.10 % )
        Info: Total interconnect delay = 1.941 ns ( 56.90 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.671 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X45_Y7_N5; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
            Info: Total cell delay = 1.536 ns ( 57.51 % )
            Info: Total interconnect delay = 1.135 ns ( 42.49 % )
        Info: - Longest clock path from clock "clk" to source register is 2.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X46_Y7_N11; Fanout = 3; REG Node = 'time_counter:cnt|clk_counter[5]'
            Info: Total cell delay = 1.536 ns ( 57.49 % )
            Info: Total interconnect delay = 1.136 ns ( 42.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "fsm:fsm|current_state[0]" (data pin = "rst_n", clock pin = "clk") is 2.608 ns
    Info: + Longest pin to register delay is 5.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'rst_n'
        Info: 2: + IC(2.190 ns) + CELL(0.415 ns) = 3.584 ns; Loc. = LCCOMB_X44_Y7_N24; Fanout = 1; COMB Node = 'fsm:fsm|current_state~14'
        Info: 3: + IC(0.436 ns) + CELL(0.419 ns) = 4.439 ns; Loc. = LCCOMB_X45_Y7_N2; Fanout = 1; COMB Node = 'fsm:fsm|current_state~15'
        Info: 4: + IC(0.250 ns) + CELL(0.149 ns) = 4.838 ns; Loc. = LCCOMB_X45_Y7_N28; Fanout = 1; COMB Node = 'fsm:fsm|current_state~16'
        Info: 5: + IC(0.244 ns) + CELL(0.149 ns) = 5.231 ns; Loc. = LCCOMB_X45_Y7_N4; Fanout = 1; COMB Node = 'fsm:fsm|current_state~17'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.315 ns; Loc. = LCFF_X45_Y7_N5; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 2.195 ns ( 41.30 % )
        Info: Total interconnect delay = 3.120 ns ( 58.70 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X45_Y7_N5; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
Info: tco from clock "clk" to destination pin "street_b[1]" through register "fsm:fsm|current_state[0]" is 8.603 ns
    Info: + Longest clock path from clock "clk" to source register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X45_Y7_N5; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y7_N5; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: 2: + IC(0.990 ns) + CELL(0.275 ns) = 1.265 ns; Loc. = LCCOMB_X44_Y7_N16; Fanout = 2; COMB Node = 'fsm:fsm|Equal0~1'
        Info: 3: + IC(1.765 ns) + CELL(2.652 ns) = 5.682 ns; Loc. = PIN_AB26; Fanout = 0; PIN Node = 'street_b[1]'
        Info: Total cell delay = 2.927 ns ( 51.51 % )
        Info: Total interconnect delay = 2.755 ns ( 48.49 % )
Info: th for register "fsm:fsm|current_state[1]" (data pin = "rst_n", clock pin = "clk") is -1.041 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X45_Y7_N11; Fanout = 13; REG Node = 'fsm:fsm|current_state[1]'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.978 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'rst_n'
        Info: 2: + IC(2.478 ns) + CELL(0.437 ns) = 3.894 ns; Loc. = LCCOMB_X45_Y7_N10; Fanout = 1; COMB Node = 'fsm:fsm|current_state~9'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.978 ns; Loc. = LCFF_X45_Y7_N11; Fanout = 13; REG Node = 'fsm:fsm|current_state[1]'
        Info: Total cell delay = 1.500 ns ( 37.71 % )
        Info: Total interconnect delay = 2.478 ns ( 62.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Sat Mar 27 12:32:29 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


