$date
	Wed Jul  1 10:05:12 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Laboratorio $end
$var wire 2 ! Salida[1:0] $end
$var reg 3 " Entrada[2:0] $end
$scope module InstanciaSumCompleto $end
$var wire 1 # Bit1 $end
$var wire 1 $ Bit2 $end
$var wire 1 % CarryIn $end
$var wire 1 & CarryOut $end
$var wire 1 ' Sum $end
$var wire 1 ( W1 $end
$var wire 1 ) W2 $end
$var wire 1 * W3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#1
b10 !
1'
b1 "
1%
#2
1)
b10 !
1'
1#
b10 "
0%
#3
1&
1*
b1 !
0'
b11 "
1%
#4
0&
1)
0*
b10 !
1'
1$
0#
b100 "
0%
#5
1&
1*
b1 !
0'
b101 "
1%
#6
1&
1(
0)
0*
b1 !
0'
1#
b110 "
0%
#7
b11 !
1'
b111 "
1%
#8
0&
0(
0)
b0 !
0'
0$
0#
b0 "
0%
