# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_5_short.srcs/sources_1/new/kcpsm6.vhd" \
"../../../../lab_5_short.srcs/sources_1/new/lab5_short.vhd" \
"../../../../lab_5_short.srcs/sources_1/new/main.vhd" \
"../../../../lab_5_short.srcs/sources_1/new/out_reg.vhd" \
"../../../../lab_5_short.srcs/sources_1/new/reg.vhd" \
"../../../../lab_5_short.srcs/sim_1/new/tb_lab5_short.vhd" \

# Do not sort compile order
nosort
