Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 25 01:25:38 2019
| Host         : xcosswbld07 running 64-bit Red Hat Enterprise Linux Workstation release 7.2 (Maipo)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu28dr
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1477 |
|    Minimum number of control sets                        |  1334 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   143 |
| Unused register locations in slices containing registers |  1395 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1477 |
| >= 0 to < 4        |   198 |
| >= 4 to < 6        |   170 |
| >= 6 to < 8        |   179 |
| >= 8 to < 10       |   100 |
| >= 10 to < 12      |    61 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |    24 |
| >= 16              |   681 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2274 |          641 |
| No           | No                    | Yes                    |             224 |           57 |
| No           | Yes                   | No                     |            1881 |          617 |
| Yes          | No                    | No                     |           22569 |         3432 |
| Yes          | No                    | Yes                    |             220 |           38 |
| Yes          | Yes                   | No                     |           12937 |         2843 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                           Enable Signal                                                                                                                                           |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_rem_V[4]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_rem_V[4]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/b.b_pipe/m_payload_i[1]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc0[0]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/CEB2                                                                                                                                                                         | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/done_flag_i_2_n_0                                                                                                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/enable                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                                      | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone9_in                                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/grp_num_diff_fu_333/grp_num_diff_fu_325_ap_ce                                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[6]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[5]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[4]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[3]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                       | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[1]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[8]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[6]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V[13]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                                | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                                        |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/hard_bit_inc_V_12_fu_378[3]_i_2_n_0                                                                                                                                                                                                                                         | design_1_i/demod/inst/hard_bit_inc_V_12_fu_378[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func4_fu_530/region_V_1_reg_2486[1]_i_1_n_0                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[1]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_9[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_3[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func4_fu_530/region_V_reg_2481[1]_i_1__2_n_0                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[1]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                                                                                                                                    |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func3_fu_508/region_V_reg_2481[1]_i_1__1_n_0                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func3_fu_508/region_V_2_reg_2486[1]_i_1_n_0                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func2_fu_486/region_V_reg_2481[1]_i_1__0_n_0                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func2_fu_486/region_V_3_reg_2486[1]_i_1_n_0                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func1_fu_464/region_V_reg_2481[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/demod/inst/grp_demod_func1_fu_464/region_V_4_reg_2486[1]_i_1_n_0                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[1]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[1]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[5]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                             | design_1_i/dec_ctrl_reg/inst/areset_r                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[4]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[3]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[1].ier[1]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_13[0]                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg[0]                                                                                                                                                                         | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[1]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r                                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r0                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_1__4_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/chan_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                            | design_1_i/chan_ctrl_reg/inst/areset_r                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status[3]_i_2__1_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_23_reg_164450                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_1_n_0                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_278_not_reg_164400                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_1__3_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1__0_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpen_por_i_1__2_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status[3]_i_2__0_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_1__0_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/status[3]_i_2_n_0                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_1__1_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/hard_data_reg/inst/areset_r                                                                                                                                                                                                                          |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/CEB2                                                                                                                                                                         | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/dec_ctrl_reg/inst/areset_r                                                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                                | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]                                                                                                                                                  |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r                                                                                                                                                                                                               | design_1_i/llr_reshape/inst/areset_r                                                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                             |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/chan_ctrl_reg/inst/areset_r                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/src_data_broadcast/inst/broadcaster_core/m_ready_d[1]_i_1_n_0                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status[3]_i_2__2_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                                | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/hard_data_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                            | design_1_i/hard_data_reg/inst/areset_r                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_50[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_45[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_41[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_58[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_33[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_297_in                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel                                                                                                                                                                                                                     | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                           |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_329_in                                                                                                                                                                                                                                                                    | design_1_i/demod/inst/tmp_579_reg_19567[31]_i_1_n_0                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_req_ack/read_ack_tog_reg_1                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0                                                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_22[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_0[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_7[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_11[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/word_cnt_V_6_fu_374[2]_i_2_n_0                                                                                                                                                                                                                                              | design_1_i/demod/inst/word_cnt_V_6_fu_374                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_1_n_0                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_16[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_24[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_28[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/tmp_2_reg_637[0]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                               | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_1_n_0                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_rem_V[4]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar[1]_i_1_n_0                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                               | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/dac_source_i/inst/cdc_arstn_0i/syncstages_ff[4]                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_62[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V[16]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V[16]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V[16]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V[16]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V[13]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                            |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_sequential_tc_sm_state_reg[0][0]                                                                                                                              | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                            |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                            |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/adc_sink_i/inst/cdc_arstn_0i/syncstages_ff[4]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                           |                2 |              3 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_31                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_54                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_37                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_40                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_26                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_43                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_48                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_329_in                                                                                                                                                                                                                                                                    | design_1_i/demod/inst/tmp_579_reg_19567[59]_i_1_n_0                                                                                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_57                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_60                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_65                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                               | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__4_n_0                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_20                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_23                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                            |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_1_fu_386[7]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_1_fu_386[3]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_1_fu_386[23]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_1_fu_386[19]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_1_fu_386[15]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_1_fu_386[11]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1__0_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[3]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[6]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[4]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                           | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_6[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[3]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[6]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_1_V_1_reg_16753[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[5]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_1_V_2_reg_16989[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[4]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_1_V_3_reg_17186[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_1_V_reg_16517[11]_i_1_n_0                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[5]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_2_V_1_reg_16762[11]_i_1_n_0                                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_2_V_2_reg_16998[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_2_V_3_reg_17195[11]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[6]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_5[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_2_V_reg_16526[11]_i_1_n_0                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[5]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_4_V_reg_16544[11]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_4_V_1_reg_16780[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_3_V_reg_16535[11]_i_1_n_0                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_3_V_3_reg_17204[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_3_V_2_reg_17007[11]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/demod/inst/neg_llr_3_V_1_reg_16771[11]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_14[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                              | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                     | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata[15]_i_1_n_0                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[0]                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep__0_7[0]                                                                                                                                                                        | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[3]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[6]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_10[0]                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/p_6_fu_2140                                                                                                                                                                                                                                                          | design_1_i/mod_and_chan/inst/r_V_reg_1591[95]_i_1_n_0                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[5]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_2[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[4]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[4]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[3]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_9                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[0]                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_6                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_3                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_6[0]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__3_n_0                                                                                                       |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                5 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[2]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[2]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1__1_n_0                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__0_n_0                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[11]_i_1__1_n_0                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/hard_bit_inc_V_12_fu_378[7]_i_2_n_0                                                                                                                                                                                                                                         | design_1_i/demod/inst/hard_bit_inc_V_12_fu_378[7]_i_1_n_0                                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac_dg_slv_rden_i_2_n_0                                                                                                                                                                                                         | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac_dg_slv_rden_i_1_n_0                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1__0_n_0                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[11]_i_1__0_n_0                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1_n_0                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[11]_i_1_n_0                                                                                                                                                    |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[2]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[2]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[11]_i_1__2_n_0                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1__2_n_0                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_reg_rden0                                                                                                                                                                                                                     | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/adc_ds_slv_rden_i_1_n_0                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[2]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[2]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_10_5_reg_18836[5]_i_1_n_0                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]                                                                                                                                                                                               | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_12_5_reg_18898[5]_i_1_n_0                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_12_4_reg_18618[5]_i_1_n_0                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_145_2_reg_18151[5]_i_1_n_0                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_129_4_reg_18477[5]_i_1_n_0                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                           | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_129_5_reg_18757[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_133_4_reg_18539[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_133_5_reg_18819[5]_i_1_n_0                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_15                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_10                                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/fe_status_V_V_0_load_A                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_139_4_reg_18601[5]_i_1_n_0                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_139_5_reg_18881[5]_i_1_n_0                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/fe_status_V_V_0_load_B                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_10_4_reg_18556[5]_i_1_n_0                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_145_3_reg_18383[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_145_4_reg_18663[5]_i_1_n_0                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_145_5_reg_18943[5]_i_1_n_0                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/remaining_bits_fu_230[7]_i_2_n_0                                                                                                                                                                                                                                     | design_1_i/mod_and_chan/inst/remaining_bits_fu_230[7]_i_1_n_0                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                     | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata[7]_i_1_n_0                                                                                                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/rst_clk_wiz_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_300M/U0/SEQ/seq_clr                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]                                                                                                                                                                                               | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                    |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[21]_i_1_n_0                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1__0_n_0                                                                                                                                               | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/llr_reshape/inst/areset_r                                                                                                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                              | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_14_2_reg_18168[5]_i_1_n_0                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__3_n_0                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/Q[5]                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1__0_n_0                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1__1_n_0                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count[5]_i_1__2_n_0                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__4_n_0                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in1_in                                                                                                                                      |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                      | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                  | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_14_3_reg_18400[5]_i_1_n_0                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_14_4_reg_18680[5]_i_1_n_0                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_14_5_reg_18960[5]_i_1_n_0                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_8_4_reg_18494[5]_i_1_n_0                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_8_5_reg_18774[5]_i_1_n_0                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone9_in                                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_46[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_35[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_34[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_47[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_51[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_52[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_63[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_64[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                             | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]_i_1_n_0                                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                 |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_39                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_14                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                        | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_66                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_61                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_59                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_29                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_56                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_25                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_55                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_53                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_21                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_49                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_44                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_42                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_18                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_38                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_36                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_32                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_27                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_25                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_22                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_21                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_19                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                                                                                         |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_31                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_26                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_20                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_15                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_1[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_29[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_18[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_17[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_10                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_2                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_4                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6[0]                                                                                                                                                                                        | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_5                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_3                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_8                                                                                                                                                                                                              | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_7                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_4                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5[0]                                                                                                                                                                                        | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_9                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_8                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_28[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_0[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_30[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_27[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_24[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_12[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                5 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_13[0]                                                                                                                                                                                                          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                                                                                                        | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_1[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_2[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_5[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |              7 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_6[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13[0]                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_119_reg_19066[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_119_reg_19066[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_116_reg_19046[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_116_reg_19046[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_117_reg_19052[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_117_reg_19052[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_118_reg_19059[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_118_reg_19059[7]                                                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_65_reg_19010[7]_i_2_n_0                                                                                                                                                                                                                                                 | design_1_i/demod/inst/tmp_65_reg_19010[7]                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_121_reg_19111[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_121_reg_19111[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_122_reg_19117[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_122_reg_19117[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_64_reg_18999[7]_i_2_n_0                                                                                                                                                                                                                                                 | design_1_i/demod/inst/tmp_64_reg_18999[7]                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_123_reg_19123[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_123_reg_19123[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_129_reg_19179[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_129_reg_19179[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_125_reg_19167[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_125_reg_19167[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_127_reg_19173[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_127_reg_19173[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_1_n_0                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[143]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_2_fu_394[143]_i_1_n_0                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[167]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_2_fu_394[167]_i_1_n_0                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[175]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_2_fu_394[175]_i_1_n_0                                                                                                                                                                                                              |                4 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[183]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_2_fu_394[183]_i_1_n_0                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_1_n_0                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                                                                                               | design_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                                                                                                                             |                1 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone9_in                                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[39]_i_2_n_0                                                                                                                                                                                                                                                 | design_1_i/demod/inst/p_Val2_2_fu_394[39]_i_1_n_0                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[47]_i_2_n_0                                                                                                                                                                                                                                                 | design_1_i/demod/inst/p_Val2_2_fu_394[47]_i_1_n_0                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[87]_i_2_n_0                                                                                                                                                                                                                                                 | design_1_i/demod/inst/p_Val2_2_fu_394[87]_i_1_n_0                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[95]_i_2_n_0                                                                                                                                                                                                                                                 | design_1_i/demod/inst/p_Val2_2_fu_394[95]_i_1_n_0                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_114_reg_19022[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_114_reg_19022[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/tmp_115_reg_19034[7]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/tmp_115_reg_19034[7]                                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                6 |              8 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_329_in                                                                                                                                                                                                                                                                    | design_1_i/demod/inst/tmp_579_reg_19567[30]_i_1_n_0                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                    |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ap_NS_fsm1                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/awgn_snr_V_reg_1493[7]_i_2_n_0                                                                                                                                                                                                                                       | design_1_i/mod_and_chan/inst/awgn_snr_V_reg_1493                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                6 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                        | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[0]                                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_1[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                               | design_1_i/usp_rf_data_converter_0_i/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                               | design_1_i/usp_rf_data_converter_0_i/inst/i_adc0_reset_count/count[7]_i_1__0_n_0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[0]                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[0]                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_4[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[0]                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_12[0]                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in1_in                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in1_in                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/adc_sink_i/inst/ds_slice_00/s00_ds_status                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/gpio_reset/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_2[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                     | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_addr_reg[6]                                                                                                                                                                       |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_64[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_63[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_52[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_51[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_47[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V[13]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                5 |              9 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_329_in                                                                                                                                                                                                                                                                    | design_1_i/demod/inst/tmp_579_reg_19567[15]_i_1_n_0                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/hard_bit_cnt_V_2_fu_382[8]_i_2_n_0                                                                                                                                                                                                                                          | design_1_i/demod/inst/hard_bit_cnt_V_2_fu_382                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                         | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_46[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                1 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                 |                1 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__3_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                2 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_6[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                                 |                1 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_5[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                5 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_1[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                              | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_30[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_35[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_24[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                8 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_27[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_29[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_28[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_12[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                8 |              9 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_13[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_18[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                8 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_34[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]_17[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                7 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                             | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                1 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/grp_awgn_real3_fu_364_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/first_V_preg1__1                                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |             10 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/grp_awgn_imag4_fu_403_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Result_16_reg_16736[2]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_139_2_reg_17142[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_139_1_reg_16895[7]_i_1_n_0                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Result_4_reg_16586[2]_i_1_n_0                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_133_3_reg_17289[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_129_2_reg_17042[7]_i_1_n_0                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                4 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_133_2_reg_17092[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_133_1_reg_16845[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                     |                8 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_129_3_reg_17239[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_sm_reset                                                                                                                                                        |                5 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_129_1_reg_16795[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_8_2_reg_17059[5]_i_1_n_0                                                                                                                                                                                                           |                4 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_8_1_reg_16812[5]_i_1_n_0                                                                                                                                                                                                           |                4 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_12_1_reg_16912[5]_i_1_n_0                                                                                                                                                                                                          |                3 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V[16]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                7 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V[16]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                7 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_10_reg_16626[5]_i_1_n_0                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                5 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_10_3_reg_17306[5]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_10_2_reg_17109[5]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_12_2_reg_17159[5]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_10_1_reg_16862[5]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                          | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_12_3_reg_17356[5]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_18_reg_16659[7]_i_1_n_0                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_16_reg_16609[7]_i_1_n_0                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_145_1_reg_16945[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_12_reg_16676[5]_i_1_n_0                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             | design_1_i/demod/inst/p_Val2_139_3_reg_17339[7]_i_1_n_0                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_14_reg_16726[5]_i_1_n_0                                                                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_8_3_reg_17256[5]_i_1_n_0                                                                                                                                                                                                           |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_14_1_reg_16962[5]_i_1_n_0                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/demod/inst/p_Val2_8_reg_16576[5]_i_1_n_0                                                                                                                                                                                                             |                2 |             11 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                 |                6 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/ap_block_pp0_stage0_subdone5_in                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                1 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/grp_operator_s_fu_337_ap_start_reg0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/p_s_reg_3160                                                                                                                                                                                                                                                          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/SR[0]                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_4[0]                                                                                                                                                                                                            | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_0[0]                                                                                                                                                                                                               | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/ctrl_V_V_0_load_B                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg[0]                                                                                                                                                                                                                 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_1[0]                                                                                                                                                                                                               | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_2[0]                                                                                                                                                                                                               | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/ctrl_V_V_0_payload_A[15]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_7[0]                                                                                                                                                                                                              | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_6[0]                                                                                                                                                                                                              | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_8[0]                                                                                                                                                                                                              | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_sm_state                                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/dout_V_keep_V_1_load_B                                                                                                                                                                                                                                               | design_1_i/enc_add_keep/inst/dout_V_keep_V_1_payload_B[15]_i_1_n_0                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |               10 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |               10 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/dout_V_keep_V_1_payload_A[15]_i_2_n_0                                                                                                                                                                                                                                | design_1_i/enc_add_keep/inst/dout_V_keep_V_1_payload_A[15]_i_1_n_0                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/E[0]                                                                                                                                                                                                                              | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/p_92_in                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                                | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                9 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                                 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                     |                8 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_9[0]                                                                                                                                                                                                              | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                8 |             12 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                8 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_8[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_7[0]                                                                                                                                                                       | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                8 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_11[0]                                                                                                                                                                      | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                                   |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                      |                9 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_2_n_0                                                                                                                                                                                                   | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_1_n_0                                                                                                                                                                 |                4 |             13 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                        | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             13 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                8 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_2_n_0                                                                                                                                                                                                 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_1_n_0                                                                                                                                                               |                5 |             13 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                7 |             13 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_modulate_bits_fu_416/QAM64_LUT_M_imag_V_U/modulate_bits_QAMeOg_rom_U/ap_CS_fsm_reg[3]                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               11 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_2_reg_4520                                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_2_reg_452                                                                                                                                                                                                                               |                6 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |               10 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464_ap_start_reg0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                3 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |                4 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/symbols_reg_293[13]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                5 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0                                                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                9 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_1_n_0                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                9 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/ap_block_pp0_stage0_subdone5_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |               10 |             14 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_1_n_0                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |               10 |             15 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                6 |             15 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                9 |             15 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               11 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             15 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                9 |             15 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |                9 |             15 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                    |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                5 |             15 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0                                                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |               10 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_28[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_51[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_52[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_2[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_3[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_53[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_54[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_29[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_55[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_30[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_27[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_26[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_25[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_24[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_56[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_23[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_57[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_22[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_4[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_48[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_43[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_45[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_46[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_42[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_41[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_40[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_39[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_38[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_47[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_50[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_37[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_36[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_35[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_49[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_34[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_33[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_32[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_31[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_44[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[11].dg_cell_i/dg_out_r[15]_i_1__10_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_8[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_9[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_10[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_7[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_11[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_0[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               13 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_6[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_reg_rden_reg_n_0                                                                                                                                                                                                            | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                             | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_1[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_10[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                3 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_11[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_8[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/q0[8]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_12[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_13[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_14[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[10].dg_cell_i/dg_out_r[15]_i_1__9_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_15[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[7]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_16[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[0].dg_cell_i/dg_out_r[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_2[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_3[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_4[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_19[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_20[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_5[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_14[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_15[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/E[0]                                                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_16[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_17[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_70[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_18[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_21[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_1[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_0[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_9[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg_n_0_[10]                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_21[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_34[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_33[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_32[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_31[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_30[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_29[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_28[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_27[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_26[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_25[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_24[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_23[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_22[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_35[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_20[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_19[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_18[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_17[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_16[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_15[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_14[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_13[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_12[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[15].dg_cell_i/dg_out_r[15]_i_1__14_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_3[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_2[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_13[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_7[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_6[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_23[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_22[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_21[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_20[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_19[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_18[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_17[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_16[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_15[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_14[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_1[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_12[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_11[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_10[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_44[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_43[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_42[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_41[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_40[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_39[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_38[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_37[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_36[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_71[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac0axi_map_wready_reg_0[0]                                                                                                                                                                                                     | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_82[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_81[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_80[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_79[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_78[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_77[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_76[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_75[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_74[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_73[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_72[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac1axi_map_wready_reg_0[0]                                                                                                                                                                                                     | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[13].dg_cell_i/dg_out_r[15]_i_1__12_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_69[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_68[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_67[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_66[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_65[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_64[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_63[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_62[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_61[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_60[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_59[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_REGION_THRES_2_reg_2451[13]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_REGION_THRES_2_reg_2451[13]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_out_r[15]_i_1__0_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/q0[8]_i_1__2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[2].dg_cell_i/dg_out_r[15]_i_1__1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                    |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/dg_out_r[15]_i_1__2_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_REGION_THRES_2_reg_2451[13]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[4].dg_cell_i/dg_out_r[15]_i_1__3_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc1/E[0]                                                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[5].dg_cell_i/dg_out_r[15]_i_1__4_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[7]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/dg_out_r[15]_i_1__5_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_58[0]                                                                                                                                                                                                      | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/dg_out_r[15]_i_1__6_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/E[0]                                                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[8].dg_cell_i/dg_out_r[15]_i_1__7_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_out_r[15]_i_1__8_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/E[0]                                                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/E[0]                                                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/E[0]                                                                                                                                                             | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg[0]                                                                                                                                                                                                         | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                                                                       | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac3axi_map_wready_reg_0[0]                                                                                                                                                                                                     | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac2axi_map_wready_reg_0[0]                                                                                                                                                                                                     | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_2[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_7[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                       | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_8[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_9[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_0[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/enc_keep_ctrl_V_V_1_payload_A[63]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_1[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/q0[8]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[7]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_21[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_3[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_4[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_5[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_6[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_7[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/enc_keep_ctrl_V_V_1_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_8[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_1[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_15[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_83[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_10[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[7]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_11[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rd_addr[5]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                         | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_12[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_13[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_14[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[7]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_16[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_18[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/hard_data_out_V_keep_V_1_payload_A[15]_i_2_n_0                                                                                                                                                                                                                        | design_1_i/data_source/inst/hard_data_out_V_keep_V_1_payload_A[15]_i_1_n_0                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/hard_data_out_V_keep_V_1_load_B                                                                                                                                                                                                                                       | design_1_i/data_source/inst/hard_data_out_V_keep_V_1_payload_B[15]_i_1_n_0                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_19[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_20[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__7_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/q0[8]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_2[0]                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_7[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_8[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_9[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__6_0[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                                    | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                                   |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_1[0]                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_6[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__8_0[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__1_0[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__1_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__3_0[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__3_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__5_0[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__5_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_0[0]                                                                                                                                                                                                             | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_1[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_3[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_4[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_5[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_6[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_7[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_8[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_9[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_17[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               14 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_3[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_REGION_THRES_2_reg_2451[13]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_4[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[383]_i_1_n_0                                                                                                                                                                                  | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                                                  | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_5[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_out_r[15]_i_1__13_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[12].dg_cell_i/dg_out_r[15]_i_1__11_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_23[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_68[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/FSM_onehot_por_sm_state_reg_n_0_[10]                                                                                                                                 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_24[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_2[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_3[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_4[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                7 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_5[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_67[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_6[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_1[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_2[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_3[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_4[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_5[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_6[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_7[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_8[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_4[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_17[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_18[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_19[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_20[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_21[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[4]_5[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                2 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_3[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_82[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_5[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_6[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_7[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_8[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[7]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_64[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                5 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_65[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_66[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_22[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_77[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_71[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_70[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_72[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_9[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_73[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_74[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_75[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_76[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                8 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[63]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[95]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_69[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_reg_rden                                                                                                                                                                                                                      | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_78[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_80[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[159]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__7_0[0]                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_81[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               12 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep_2[0]                                                                                                                                                                                                        | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep_3[0]                                                                                                                                                                                                        | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_9[0]                                                                                                                                                                                                            | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_25[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_26[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |               10 |             16 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg[0]                                                                                                                                                                                                               | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                                  |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_79[0]                                                                                                                                                                                                           | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                   |                9 |             16 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               10 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |               10 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |                8 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]_0[6]                                                                                                               |                8 |             17 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |               10 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/grp_awgn_real1_fu_312_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |                6 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |               12 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |               12 |             18 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[17]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |               12 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |               12 |             18 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[17]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |                9 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                7 |             19 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               12 |             19 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                 |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                9 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                8 |             19 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                  | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                5 |             19 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/grp_awgn_imag1_fu_325_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                6 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                       | design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                6 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_modulate_bits_fu_416_ap_ready                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/grp_awgn_real1_fu_312_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                6 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               11 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_modulate_bits_fu_430_ap_ready                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                4 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_modulate_bits_fu_444_ap_ready                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                       | design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                8 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                       | design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                5 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                   | design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                5 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                   | design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                        | design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                5 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                            | design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                6 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_modulate_bits_fu_458_ap_ready                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                4 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                           | design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                7 |             20 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |                7 |             21 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |               10 |             21 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               13 |             22 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/first_V_preg1__1                                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[21]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                 |                6 |             22 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               15 |             23 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |               10 |             23 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_s_fu_390[151]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_s_fu_390[23]_i_1_n_0                                                                                                                                                                                                               |               14 |             24 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                 |                9 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/soft_data_V_keep_V_1_load_A                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/soft_data_V_keep_V_1_load_B                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |                3 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                     |                9 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/ctrl_in_V_0_sel0                                                                                                                                                                                                                                                            | design_1_i/demod/inst/soft_word_set_V_20_reg_16319                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               11 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/brmerge52_reg_195430                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/p_10_in                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__3_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_4_in                                                                                                                             |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_5_in                                                                                                                             |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_count[0]_i_1__2_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_6_in                                                                                                                             |                3 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0                                                                                                                                                                                                          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                     |                4 |             24 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0                                                                                                                                                                                  | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                       |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__4_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_9_in                                                                                                                             |                3 |             24 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |             24 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                  |                9 |             25 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               17 |             25 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/grp_num_diff_fu_325_ap_start_reg0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                4 |             25 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/p_71_in                                                                                                                                                                                                                                                                     | design_1_i/stats/inst/j_V_reg_302                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/j_reg_314[6]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               17 |             26 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                              |               11 |             27 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                              |                9 |             27 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                              |               11 |             27 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                              |                9 |             27 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |               13 |             27 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                        | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |               10 |             28 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                  | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |                8 |             28 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                      | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |               11 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                                 |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                                 |                6 |             28 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                 |                3 |             28 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                 |                5 |             28 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                            | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |               12 |             28 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                 |                3 |             29 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/grp_awgn_real3_fu_364_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                    |                8 |             29 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                 |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                 |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             29 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |               10 |             30 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                        | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                6 |             30 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                            | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |                6 |             30 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/enc_ctrl_out_V_data_V_1_payload_A[39]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/enc_ctrl_out_V_data_V_1_load_B                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/p_96_in                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               13 |             31 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/first_V_preg1__1                                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[8]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                            | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_A[39]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_load_B                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_reset[0]                                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                          |               18 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                          |               18 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                          |               15 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                          |               16 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                 |                2 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                            | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               25 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/first_V_preg1__1                                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[8]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_4[9]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               17 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ip_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                            | design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[31]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[8]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_3[9]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               15 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_op_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                            | design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[9]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[8]                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/t_V_fu_1660__1                                                                                                                                                                                                                                                        | design_1_i/data_source/inst/top_CNTRL_s_axi_U/t_V_fu_166                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_9[9]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/first_V_preg1__1                                                                                                                                                                                                                                                       | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/stats/inst/top_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[10]                                                                                                                                                                          | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_2_fu_394[127]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_8[9]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[8]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_7[9]                                                                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                     |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                     |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                     |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                     |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                        | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             33 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[32]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                8 |             33 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               20 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               22 |             33 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               12 |             34 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               16 |             35 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                6 |             35 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                6 |             35 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                5 |             35 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/grp_operator_s_fu_337/grp_operator_s_fu_337_ap_ready                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |                8 |             36 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                7 |             36 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                9 |             36 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               12 |             36 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                8 |             36 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                7 |             36 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                8 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_8_in                                                                                                                             |               18 |             37 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_2_V_0_load_A                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               14 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                      |                8 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_1_V_1_load_A                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                     |               17 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_1_V_1_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_2_V_1_load_A                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_2_V_1_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_3_V_1_load_A                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_3_V_1_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_4_V_1_load_A                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/chan_data_4_V_1_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_rd_addr[5]_i_1_n_0                                                                                                                                                                                                          | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               11 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_1_V_0_load_B                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               10 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_4_V_0_load_A                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               13 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_4_V_0_load_B                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_3_V_0_load_B                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               12 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_3_V_0_load_A                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               13 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_1_V_0_load_A                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               10 |             38 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/chan_data_2_V_0_load_B                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               11 |             39 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |               10 |             39 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |               11 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                           | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                9 |             39 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ctrl_out_V_1_load_A                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               13 |             40 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ctrl_out_V_1_load_B                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               13 |             40 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |               13 |             40 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/ctrl_in_V_0_load_B                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               12 |             40 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/ctrl_in_V_0_load_A                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             40 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |               18 |             42 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/grp_awgn_imag1_fu_325_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                       |               11 |             42 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/grp_awgn_real4_fu_390_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                    |                9 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                       |               20 |             49 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |               12 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                 |               14 |             52 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                 |               15 |             52 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               10 |             52 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             52 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               12 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               14 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               12 |             52 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/ctrl_in_V_0_sel0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               20 |             57 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/chan_ctrl_out_V_1_load_B                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               16 |             58 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/chan_ctrl_out_V_1_payload_A[63]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               16 |             58 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ctrl_in_V_0_load_A                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               20 |             58 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ctrl_in_V_0_load_B                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               20 |             58 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone9_in                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                7 |             63 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/chan_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[63]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/hard_data_out_V_data_V_1_load_B                                                                                                                                                                                                                                       | design_1_i/data_source/inst/hard_data_out_V_data_V_1_payload_B[127]_i_1_n_0                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/hard_data_out_V_data_V_1_payload_A[127]_i_2_n_0                                                                                                                                                                                                                       | design_1_i/data_source/inst/hard_data_out_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/chan_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                     | design_1_i/dac_source_i/inst/slv_rdata[15]_i_1__2_n_0                                                                                                                                                                                                           |               36 |             64 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/p_3_reg_2780                                                                                                                                                                                                                                                                | design_1_i/stats/inst/p_3_reg_278                                                                                                                                                                                                                               |                8 |             64 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/grp_awgn_imag1_fu_325_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                     |               14 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                 |               23 |             69 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                 |               24 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                 |               22 |             69 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                 |               23 |             69 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                 |               22 |             69 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                 |               17 |             69 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                 |               17 |             69 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                 |               26 |             69 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               16 |             70 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               24 |             70 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               17 |             70 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter3_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               18 |             70 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                     |               15 |             73 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                     |               17 |             73 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_2_reg_2556[16]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               25 |             80 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_INTERCEPT_V_0_2_reg_2556[16]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               27 |             80 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func2_fu_486/demod2_INTERCEPT_V_0_2_reg_2556[16]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               30 |             80 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556[16]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               27 |             80 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/grp_awgn_real4_fu_390_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                    |               18 |             82 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/grp_awgn_real3_fu_364_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                    |               19 |             89 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/grp_awgn_real1_fu_312_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                     |               25 |             90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                        | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               29 |             91 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |               27 |             91 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                          |               28 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                      | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               25 |             91 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/grp_operator_s_fu_337/grp_operator_s_fu_337_ap_ready                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                     |               22 |             92 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                     |               22 |             94 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/hard_data_V_V_0_load_A                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               35 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                               | design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |               53 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/ap_condition_902                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               34 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/din_V_data_V_0_load_B                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               25 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                 |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                 |                6 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/dout_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               23 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/din_V_data_V_0_payload_A[127]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               24 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/hard_data_V_V_0_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               34 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/enc_add_keep/inst/dout_V_data_V_1_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               23 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/p_3_reg_2810                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               54 |             96 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                         | design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                       |               37 |            108 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/p_Val2_10_reg_16210                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               35 |            112 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/p_6_fu_2140                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               44 |            116 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/grp_awgn_imag4_fu_403_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |               25 |            118 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/error_data_V_data_V_0_load_A                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               49 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/grp_awgn_imag3_fu_377_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                     |               26 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/error_data_V_data_V_0_load_B                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               48 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/hard_data_V_data_V_0_load_B                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               61 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/hard_data_V_data_V_0_load_A                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               61 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/src_data_V_V_0_load_A                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               47 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_add_keep/inst/din_V_data_V_0_load_B                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               37 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_add_keep/inst/din_V_data_V_0_payload_A[127]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               36 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_add_keep/inst/dout_V_data_V_1_load_B                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               41 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/dec_add_keep/inst/dout_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               41 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/grp_awgn_real2_fu_338_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                     |               31 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                               | design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                             |               66 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/ap_NS_fsm143_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               16 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/hard_data_V_data_V_1_load_A                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               35 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/src_data_V_V_0_load_B                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               47 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/hard_data_V_data_V_1_load_B                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               24 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_Val2_s_fu_390[151]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/demod/inst/p_Val2_s_fu_390[151]_i_1_n_0                                                                                                                                                                                                              |               75 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/grp_awgn_imag2_fu_351_ap_ready                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |               25 |            128 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/p_329_in                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               49 |            136 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                 |               21 |            144 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                 |               23 |            144 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/hard_data_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[144]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               26 |            145 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/hard_data_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               28 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                 |               22 |            147 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                 |               21 |            147 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                     |               38 |            151 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                       |               33 |            160 |
|  design_1_i/clk_wiz/inst/clk_out3          | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/grp_num_diff_fu_333/grp_num_diff_fu_325_ap_ce                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               33 |            186 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |              121 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[383]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |              140 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |              132 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |              129 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/soft_data_V_data_V_1_load_B                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               54 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/p_82_in                                                                                                                                                                                                                                                                     | design_1_i/stats/inst/top_CNTRL_s_axi_U/clear                                                                                                                                                                                                                   |               27 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/soft_data_V_data_V_1_load_A                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               54 |            192 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_NS_fsm1                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               49 |            198 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |              111 |            217 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_NS_fsm150_out                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               71 |            224 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_5_reg_17570[0]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               91 |            234 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |              210 |            257 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   | design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               86 |            270 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/Range1_all_ones_10_1_reg_179380                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |              109 |            302 |
|  design_1_i/clk_wiz/inst/clk_out2          |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |              182 |            306 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/CEB2                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               77 |            573 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/hard_data_V_data_V_1_state_reg[1]                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |              200 |            721 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |              270 |            769 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |              251 |            956 |
|  design_1_i/clk_wiz/inst/clk_out3          |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |              229 |           1015 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |              486 |           3216 |
|  design_1_i/clk_wiz/inst/clk_out2          | design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3]                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |              726 |           5136 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


