

================================================================
== Vivado HLS Report for 'resnet50_2'
================================================================
* Date:           Sun Jun  6 15:12:36 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_2
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  109589|  32708149|  109589|  32708149|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+---------+------+---------+---------+
        |                       |            |     Latency    |    Interval    | Pipeline|
        |        Instance       |   Module   |  min |   max   |  min |   max   |   Type  |
        +-----------------------+------------+------+---------+------+---------+---------+
        |grp_conv_layer_fu_448  |conv_layer  |  4980|  2038960|  4980|  2038960|   none  |
        |grp_add_fu_506         |add         |  1581|    12557|  1581|    12557|   none  |
        +-----------------------+------------+------+---------+------+---------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  12544|  12544|         2|          2|          1|  6272|    yes   |
        |- Loop 2  |   3136|   3136|         1|          1|          1|  3136|    yes   |
        |- Loop 3  |   6273|   6273|         3|          1|          1|  6272|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|   36131|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      122|   1448|   151544|  239313|    0|
|Memory           |      312|      -|        0|       0|   22|
|Multiplexer      |        -|      -|        -|    1170|    -|
|Register         |        -|      -|     1187|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      434|   1448|   152731|  276614|   22|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       22|     73|       14|      52|   17|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |grp_add_fu_506               |add                        |        0|    257|   37527|   59481|    0|
    |grp_conv_layer_fu_448        |conv_layer                 |      114|   1191|  113368|  179005|    0|
    |resnet50_2_AXILiteS_s_axi_U  |resnet50_2_AXILiteS_s_axi  |        0|      0|      36|      40|    0|
    |resnet50_2_ddr_V_m_axi_U     |resnet50_2_ddr_V_m_axi     |        8|      0|     613|     787|    0|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+
    |Total                        |                           |      122|   1448|  151544|  239313|    0|
    +-----------------------------+---------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+
    |buf2_V_U    |resnet50_2_buf2_V    |      104|  0|   0|    0|  6272|   288|     1|      1806336|
    |buf1_V_U    |resnet50_2_buf2_V    |      104|  0|   0|    0|  6272|   288|     1|      1806336|
    |buf0_V_U    |resnet50_2_buf2_V    |      104|  0|   0|    0|  6272|   288|     1|      1806336|
    |outbuf_V_U  |resnet50_2_outbuf_V  |        0|  0|   0|   22|  3136|  1536|     1|      4816896|
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+
    |Total       |                     |      312|  0|   0|   22| 21952|  2400|     4|     10235904|
    +------------+---------------------+---------+---+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+------+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+------+------------+------------+
    |add_ln324_1_fu_956_p2       |     +    |      0|  0|    19|          12|           1|
    |add_ln324_fu_936_p2         |     +    |      0|  0|    20|          13|           1|
    |empty_32_fu_1151_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_33_fu_1281_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_35_fu_1409_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_39_fu_1599_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_40_fu_1729_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_42_fu_1857_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_44_fu_1909_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_45_fu_2033_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_46_fu_2075_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_47_fu_2117_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_49_fu_2169_p2         |     +    |      0|  0|    16|           9|           4|
    |empty_50_fu_2293_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_51_fu_2335_p2         |     +    |      0|  0|    16|           9|           9|
    |empty_52_fu_2377_p2         |     +    |      0|  0|    16|           9|           9|
    |i_1_fu_979_p2               |     +    |      0|  0|     9|           2|           1|
    |i_fu_919_p2                 |     +    |      0|  0|    19|          12|           1|
    |l_fu_708_p2                 |     +    |      0|  0|    20|          13|           1|
    |sub_ln214_10_fu_1321_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_11_fu_1351_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_12_fu_1483_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_13_fu_1489_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_14_fu_1495_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_15_fu_1525_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_16_fu_1629_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_17_fu_1635_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_18_fu_1641_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_19_fu_1671_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_1_fu_1041_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_20_fu_1757_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_21_fu_1763_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_22_fu_1769_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_23_fu_1799_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_24_fu_1939_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_25_fu_1945_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_26_fu_1951_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_27_fu_1981_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_28_fu_2199_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_29_fu_2205_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_2_fu_1047_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_30_fu_2211_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_31_fu_2241_p2     |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_3_fu_1077_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_4_fu_1181_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_5_fu_1187_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_6_fu_1193_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_7_fu_1223_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_8_fu_1309_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_9_fu_1315_p2      |     -    |      0|  0|    16|           9|           9|
    |sub_ln214_fu_1035_p2        |     -    |      0|  0|    16|           9|           9|
    |and_ln214_1_fu_1249_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_2_fu_1377_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_3_fu_1551_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_4_fu_1697_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_5_fu_1825_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_6_fu_2007_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_7_fu_2267_p2      |    and   |      0|  0|   288|         288|         288|
    |and_ln214_fu_1103_p2        |    and   |      0|  0|   288|         288|         288|
    |ap_block_state2             |    and   |      0|  0|     2|           1|           1|
    |ap_block_state51_io         |    and   |      0|  0|     2|           1|           1|
    |ap_block_state52_io         |    and   |      0|  0|     2|           1|           1|
    |startt_V_1_load_A           |    and   |      0|  0|     2|           1|           1|
    |startt_V_1_load_B           |    and   |      0|  0|     2|           1|           1|
    |stopt_V_1_load_A            |    and   |      0|  0|     2|           1|           1|
    |stopt_V_1_load_B            |    and   |      0|  0|     2|           1|           1|
    |sw0in_V_0_load_A            |    and   |      0|  0|     2|           1|           1|
    |sw0in_V_0_load_B            |    and   |      0|  0|     2|           1|           1|
    |sw0out_V_1_load_A           |    and   |      0|  0|     2|           1|           1|
    |sw0out_V_1_load_B           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln214_1_fu_1161_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_2_fu_1293_p2     |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln214_3_fu_1459_p2     |   icmp   |      0|  0|    11|           8|           8|
    |icmp_ln214_4_fu_1609_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_5_fu_1741_p2     |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln214_6_fu_1919_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_7_fu_2179_p2     |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln214_fu_1011_p2       |   icmp   |      0|  0|    11|           8|           8|
    |icmp_ln276_fu_702_p2        |   icmp   |      0|  0|    13|          13|          12|
    |icmp_ln291_fu_913_p2        |   icmp   |      0|  0|    13|          12|          11|
    |icmp_ln324_fu_930_p2        |   icmp   |      0|  0|    13|          13|          12|
    |icmp_ln325_fu_942_p2        |   icmp   |      0|  0|     9|           2|           3|
    |startt_V_1_state_cmp_full   |   icmp   |      0|  0|     8|           2|           1|
    |stopt_V_1_state_cmp_full    |   icmp   |      0|  0|     8|           2|           1|
    |sw0in_V_0_state_cmp_full    |   icmp   |      0|  0|     8|           2|           1|
    |sw0out_V_1_state_cmp_full   |   icmp   |      0|  0|     8|           2|           1|
    |lshr_ln214_10_fu_1691_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_11_fu_1813_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_12_fu_1819_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_13_fu_1867_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_14_fu_1995_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_15_fu_2001_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_16_fu_2043_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_17_fu_2085_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_18_fu_2127_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_19_fu_2255_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_1_fu_1097_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_20_fu_2261_p2    |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_21_fu_2303_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_22_fu_2345_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_23_fu_2387_p2    |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_2_fu_1237_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_3_fu_1243_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_4_fu_1365_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_5_fu_1371_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_6_fu_1419_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_7_fu_1539_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_8_fu_1545_p2     |   lshr   |      0|  0|  1275|           2|         288|
    |lshr_ln214_9_fu_1685_p2     |   lshr   |      0|  0|  1275|         288|         288|
    |lshr_ln214_fu_1091_p2       |   lshr   |      0|  0|  1275|         288|         288|
    |ap_block_pp2_stage0_11001   |    or    |      0|  0|     2|           1|           1|
    |ap_block_state55            |    or    |      0|  0|     2|           1|           1|
    |empty_30_fu_1005_p2         |    or    |      0|  0|     8|           8|           4|
    |empty_31_fu_1119_p2         |    or    |      0|  0|     5|           5|           4|
    |empty_34_fu_1287_p2         |    or    |      0|  0|     9|           9|           4|
    |empty_36_fu_1453_p2         |    or    |      0|  0|     8|           8|           4|
    |empty_37_fu_1567_p2         |    or    |      0|  0|     5|           5|           4|
    |empty_41_fu_1735_p2         |    or    |      0|  0|     9|           9|           4|
    |or_ln214_10_fu_2137_p2      |    or    |      0|  0|     5|           5|           4|
    |or_ln214_11_fu_2313_p2      |    or    |      0|  0|     5|           5|           4|
    |or_ln214_12_fu_2355_p2      |    or    |      0|  0|     5|           5|           4|
    |or_ln214_1_fu_1259_p2       |    or    |      0|  0|     5|           5|           2|
    |or_ln214_2_fu_1387_p2       |    or    |      0|  0|     5|           5|           2|
    |or_ln214_3_fu_1429_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_4_fu_1561_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_5_fu_1707_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_6_fu_1835_p2       |    or    |      0|  0|     5|           5|           3|
    |or_ln214_7_fu_1877_p2       |    or    |      0|  0|     5|           5|           4|
    |or_ln214_8_fu_2053_p2       |    or    |      0|  0|     5|           5|           4|
    |or_ln214_9_fu_2095_p2       |    or    |      0|  0|     5|           5|           4|
    |or_ln214_fu_1113_p2         |    or    |      0|  0|     5|           5|           1|
    |select_ln214_10_fu_1509_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_11_fu_1517_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_12_fu_1647_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_13_fu_1655_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_14_fu_1663_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_15_fu_1775_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_16_fu_1783_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_17_fu_1791_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_18_fu_1957_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_19_fu_1965_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_1_fu_1061_p3   |  select  |      0|  0|   241|           1|         288|
    |select_ln214_20_fu_1973_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_21_fu_2217_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_22_fu_2225_p3  |  select  |      0|  0|   241|           1|         288|
    |select_ln214_23_fu_2233_p3  |  select  |      0|  0|     9|           1|           9|
    |select_ln214_2_fu_1069_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_3_fu_1199_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_4_fu_1207_p3   |  select  |      0|  0|   241|           1|         288|
    |select_ln214_5_fu_1215_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_6_fu_1327_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_7_fu_1335_p3   |  select  |      0|  0|   241|           1|         288|
    |select_ln214_8_fu_1343_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_9_fu_1501_p3   |  select  |      0|  0|     9|           1|           9|
    |select_ln214_fu_1053_p3     |  select  |      0|  0|     9|           1|           9|
    |select_ln330_1_fu_962_p3    |  select  |      0|  0|    11|           1|          12|
    |select_ln330_fu_948_p3      |  select  |      0|  0|     2|           1|           1|
    |ap_enable_pp2               |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp2_iter1     |    xor   |      0|  0|     2|           2|           1|
    +----------------------------+----------+-------+---+------+------------+------------+
    |Total                       |          |      0|  0| 36131|        7667|       12273|
    +----------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+------+-----------+
    |               Name               | LUT | Input Size| Bits | Total Bits|
    +----------------------------------+-----+-----------+------+-----------+
    |ap_NS_fsm                         |  233|         54|     1|         54|
    |ap_enable_reg_pp2_iter1           |    9|          2|     1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|     1|          2|
    |ap_phi_mux_s_0_phi_fu_430_p4      |    9|          2|    12|         24|
    |buf0_V_address0                   |   21|          4|    13|         52|
    |buf0_V_address1                   |   15|          3|    13|         39|
    |buf0_V_ce0                        |   21|          4|     1|          4|
    |buf0_V_ce1                        |   15|          3|     1|          3|
    |buf0_V_d1                         |   15|          3|   288|        864|
    |buf0_V_we1                        |   15|          3|     1|          3|
    |buf1_V_address0                   |   21|          4|    13|         52|
    |buf1_V_ce0                        |   21|          4|     1|          4|
    |buf1_V_ce1                        |    9|          2|     1|          2|
    |buf1_V_we1                        |    9|          2|     1|          2|
    |buf2_V_address0                   |   33|          6|    13|         78|
    |buf2_V_address1                   |   21|          4|    13|         52|
    |buf2_V_ce0                        |   21|          4|     1|          4|
    |buf2_V_ce1                        |   21|          4|     1|          4|
    |buf2_V_d1                         |   21|          4|   288|       1152|
    |buf2_V_we1                        |   21|          4|     1|          4|
    |ddr_V_ARVALID                     |    9|          2|     1|          2|
    |ddr_V_RREADY                      |    9|          2|     1|          2|
    |grp_add_fu_506_OSIZE              |   15|          3|     5|         15|
    |grp_add_fu_506_SCALE1             |   33|          6|    32|        192|
    |grp_add_fu_506_SCALE2             |   33|          6|    32|        192|
    |grp_add_fu_506_TI                 |   15|          3|     8|         24|
    |grp_add_fu_506_input1_V_q0        |   21|          4|   288|       1152|
    |grp_add_fu_506_input2_V_q0        |   15|          3|   288|        864|
    |grp_conv_layer_fu_448_K           |   15|          3|     4|         12|
    |grp_conv_layer_fu_448_OFFSET      |   85|         17|    25|        425|
    |grp_conv_layer_fu_448_OSIZE       |   15|          3|     5|         15|
    |grp_conv_layer_fu_448_P           |   15|          3|     1|          3|
    |grp_conv_layer_fu_448_S           |   15|          3|     4|         12|
    |grp_conv_layer_fu_448_TI          |   21|          4|     7|         28|
    |grp_conv_layer_fu_448_TO_r        |   27|          5|     7|         35|
    |grp_conv_layer_fu_448_input_V_q0  |   21|          4|   288|       1152|
    |i1_0_reg_404                      |    9|          2|    12|         24|
    |i3_0_reg_437                      |    9|          2|     2|          4|
    |indvar_flatten_reg_415            |    9|          2|    13|         26|
    |l_0_reg_392                       |    9|          2|    13|         26|
    |outbuf_V_address1                 |   15|          3|    12|         36|
    |outbuf_V_ce0                      |    9|          2|     1|          2|
    |outbuf_V_ce1                      |   15|          3|     1|          3|
    |outbuf_V_d1                       |   15|          3|  1536|       4608|
    |outbuf_V_we1                      |   15|          3|     1|          3|
    |s_0_reg_426                       |    9|          2|    12|         24|
    |startt_V_1_data_out               |    9|          2|     8|         16|
    |startt_V_1_state                  |   15|          3|     2|          6|
    |startt_V_TDATA_blk_n              |    9|          2|     1|          2|
    |stopt_V_1_data_out                |    9|          2|     8|         16|
    |stopt_V_1_state                   |   15|          3|     2|          6|
    |stopt_V_TDATA_blk_n               |    9|          2|     1|          2|
    |sw0in_V_0_data_out                |    9|          2|   176|        352|
    |sw0in_V_0_state                   |   15|          3|     2|          6|
    |sw0in_V_TDATA_blk_n               |    9|          2|     1|          2|
    |sw0out_V_1_data_out               |    9|          2|   176|        352|
    |sw0out_V_1_state                  |   15|          3|     2|          6|
    |sw0out_V_TDATA_blk_n              |    9|          2|     1|          2|
    +----------------------------------+-----+-----------+------+-----------+
    |Total                             | 1170|        241|  3644|      12050|
    +----------------------------------+-----+-----------+------+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |   53|   0|   53|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |grp_add_fu_506_ap_start_reg         |    1|   0|    1|          0|
    |grp_conv_layer_fu_448_ap_start_reg  |    1|   0|    1|          0|
    |i1_0_reg_404                        |   12|   0|   12|          0|
    |i3_0_reg_437                        |    2|   0|    2|          0|
    |icmp_ln324_reg_2567                 |    1|   0|    1|          0|
    |icmp_ln324_reg_2567_pp2_iter1_reg   |    1|   0|    1|          0|
    |indvar_flatten_reg_415              |   13|   0|   13|          0|
    |l_0_reg_392                         |   13|   0|   13|          0|
    |l_reg_2463                          |   13|   0|   13|          0|
    |p_0114_1_fu_316                     |  169|   0|  169|          0|
    |p_Result_0_10_reg_2523              |    8|   0|    8|          0|
    |p_Result_0_11_reg_2528              |    8|   0|    8|          0|
    |p_Result_0_12_reg_2533              |    8|   0|    8|          0|
    |p_Result_0_13_reg_2538              |    8|   0|    8|          0|
    |p_Result_0_14_reg_2543              |    8|   0|    8|          0|
    |p_Result_0_1_reg_2473               |    8|   0|    8|          0|
    |p_Result_0_2_reg_2478               |    8|   0|    8|          0|
    |p_Result_0_3_reg_2483               |    8|   0|    8|          0|
    |p_Result_0_4_reg_2488               |    8|   0|    8|          0|
    |p_Result_0_5_reg_2493               |    8|   0|    8|          0|
    |p_Result_0_6_reg_2498               |    8|   0|    8|          0|
    |p_Result_0_7_reg_2503               |    8|   0|    8|          0|
    |p_Result_0_8_reg_2508               |    8|   0|    8|          0|
    |p_Result_0_9_reg_2513               |    8|   0|    8|          0|
    |p_Result_0_s_reg_2518               |    8|   0|    8|          0|
    |s_0_reg_426                         |   12|   0|   12|          0|
    |select_ln330_1_reg_2576             |   12|   0|   12|          0|
    |startt_V_1_payload_A                |    8|   0|    8|          0|
    |startt_V_1_payload_B                |    8|   0|    8|          0|
    |startt_V_1_sel_rd                   |    1|   0|    1|          0|
    |startt_V_1_sel_wr                   |    1|   0|    1|          0|
    |startt_V_1_state                    |    2|   0|    2|          0|
    |stopt_V_1_payload_A                 |    8|   0|    8|          0|
    |stopt_V_1_payload_B                 |    8|   0|    8|          0|
    |stopt_V_1_sel_rd                    |    1|   0|    1|          0|
    |stopt_V_1_sel_wr                    |    1|   0|    1|          0|
    |stopt_V_1_state                     |    2|   0|    2|          0|
    |sw0in_V_0_payload_A                 |  176|   0|  176|          0|
    |sw0in_V_0_payload_B                 |  176|   0|  176|          0|
    |sw0in_V_0_sel_rd                    |    1|   0|    1|          0|
    |sw0in_V_0_sel_wr                    |    1|   0|    1|          0|
    |sw0in_V_0_state                     |    2|   0|    2|          0|
    |sw0out_V_1_payload_A                |  176|   0|  176|          0|
    |sw0out_V_1_payload_B                |  176|   0|  176|          0|
    |sw0out_V_1_sel_rd                   |    1|   0|    1|          0|
    |sw0out_V_1_sel_wr                   |    1|   0|    1|          0|
    |sw0out_V_1_state                    |    2|   0|    2|          0|
    |trunc_ln214_reg_2581                |    1|   0|    1|          0|
    |trunc_ln647_reg_2468                |    8|   0|    8|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1187|   0| 1187|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  resnet50_2  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  resnet50_2  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  resnet50_2  | return value |
|sw0in_V_TDATA           |  in |  176|    axis    |    sw0in_V   |    pointer   |
|sw0in_V_TVALID          |  in |    1|    axis    |    sw0in_V   |    pointer   |
|sw0in_V_TREADY          | out |    1|    axis    |    sw0in_V   |    pointer   |
|sw0out_V_TDATA          | out |  176|    axis    |   sw0out_V   |    pointer   |
|sw0out_V_TVALID         | out |    1|    axis    |   sw0out_V   |    pointer   |
|sw0out_V_TREADY         |  in |    1|    axis    |   sw0out_V   |    pointer   |
|m_axi_ddr_V_AWVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA       | out |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB       | out |   16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID         | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR      | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID        | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN       | out |    8|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST     | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK      | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT      | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS       | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION    | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA       |  in |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID      |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP       |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID         |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|startt_V_TDATA          | out |    8|    axis    |   startt_V   |    pointer   |
|startt_V_TVALID         | out |    1|    axis    |   startt_V   |    pointer   |
|startt_V_TREADY         |  in |    1|    axis    |   startt_V   |    pointer   |
|stopt_V_TDATA           | out |    8|    axis    |    stopt_V   |    pointer   |
|stopt_V_TVALID          | out |    1|    axis    |    stopt_V   |    pointer   |
|stopt_V_TREADY          |  in |    1|    axis    |    stopt_V   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

