![CHIPYARD](https://github.com/ucb-bar/chipyard/raw/main/docs/_static/images/chipyard-logo-full.png)

# XiniX SoC â€“ A Complete, Openâ€‘Source, Heterogeneous RISCâ€‘V Systemâ€‘onâ€‘Chip

## What is XiniX SoC

XiniX is a productionâ€‘ready, fully synthesizable RISCâ€‘V SoC designed within the Chipyard framework. It integrates a powerful heterogeneous CPU complex, dedicated AI/ML accelerators, highâ€‘speed I/O, multimedia engines, advanced security features, and comprehensive power management â€“ all in a single, coherent design.

The project follows a layered PHYâ€‘Coreâ€‘Frontend architecture, includes conditional instantiation for external dependencies, builtâ€‘in selfâ€‘test (BIST) for every module, and a presence register at offset 0xFFC for seamless software discovery. All modules are licensed under the BSDâ€‘3â€‘Clause license, making XiniX a truly open foundation for nextâ€‘generation computing.

ğŸ›ï¸ Architecture Overview
XiniX is built on the PHYâ€‘Coreâ€‘Frontend pattern, which separates physical interfaces from protocol logic and data movement. This design ensures maintainability, testability, and portability across different technology nodes.

https://docs/images/block_diagram.png (Placeholder; actual diagram can be added later)

Key Components
Category	Modules
CPU Complex	4Ã— BOOM (outâ€‘ofâ€‘order, 2â€‘way SMT)
4Ã— Shuttle (dualâ€‘issue inâ€‘order)
Saturn Vector (RVV 1.0, 512â€‘bit VLEN)
SentryCore (tripleâ€‘core lockstep realâ€‘time)
AI / ML	Gemmini NPU (systolic array, 16Ã—16, 256 KB scratchpad)
MoCA dynamic accelerator scheduler
Highâ€‘Speed I/O	PCIe Gen5 digital controller
100G Ethernet MAC/PCS
USB 3.0 XHCI, USB 2.0 OTG, USBâ€‘C/PD 3.0
Storage	eMMC 5.1, SDIO/UHSâ€‘II, QSPI NOR, UFS 3.1, SATA 3.0 AHCI, NVMe (NVMeCHA), SDCard
Display & Video	DPU (Display Processing Unit), HDMI 2.0, MIPI DSI, DisplayPort 1.4, VPU (H.264/H.265)
Camera	MIPI CSIâ€‘2, ISP (Image Signal Processor)
Wireless	Wiâ€‘Fi 6E (SDIO), Bluetooth 5.4 (UART)
Audio	Audio DSP, I2S, Headphone DAC
Security	HSM (TRNG, AESâ€‘256, SHAâ€‘3, RSAâ€‘4096, ECC, PUF), HDFI (dataâ€‘flow isolation), QARMAâ€‘64 memory encryption, OTP, Secure Boot
Power Management	FIVR (10â€‘phase), DVFS (9 domains), power gates, thermal sensors, alwaysâ€‘on wakeup controller
Infrastructure	Constellation NoC (mesh/torus), L3 cache (16 MB inclusive), DMA engine
GNSS	Multiâ€‘constellation baseband (GPS, Galileo, BeiDou, GLONASS, QZSS, NavIC)
LTE Modem	JESD204B interface, FFT engine, turbo decoder, PDSCH processor
All modules are conditionally instantiated based on the availability of external sources (RTL, hard IP). If a source is missing, the module can be disabled or replaced by a simple fallback model, making XiniX suitable for both ASIC and FPGA flows.

ğŸ“ Repository Structure
The repository is organised as a Chipyard generator. Place it under generators/chipyard/src/main/scala/ in your Chipyard workspace.

text
chipyard/
â””â”€â”€ generators/
    â””â”€â”€ chipyard/
        â””â”€â”€ src/main/scala/
            â”œâ”€â”€ config/
            â”‚   â””â”€â”€ XiniX.scala                  # Main SoC configuration
            â””â”€â”€ xinix/                            # All XiniX modules
                â”œâ”€â”€ package.scala                  # Common utilities
                â”œâ”€â”€ pmu/                            # Power Management Unit
                â”œâ”€â”€ thermal/                         # Thermal sensors
                â”œâ”€â”€ aon/                             # Alwaysâ€‘on domain
                â”œâ”€â”€ pcie/                            # PCIe Gen5
                â”œâ”€â”€ ethernet/                        # 100G Ethernet
                â”œâ”€â”€ security/                        # Hardware security
                â”œâ”€â”€ display/                         # Display engines
                â”œâ”€â”€ video/                           # Video codec
                â”œâ”€â”€ camera/                          # Camera interfaces
                â”œâ”€â”€ wireless/                        # Wiâ€‘Fi / Bluetooth
                â”œâ”€â”€ storage/                         # Storage controllers
                â”œâ”€â”€ usb/                             # USB subsystem
                â”œâ”€â”€ audio/                           # Audio DSP
                â”œâ”€â”€ misc/                            # Peripherals (RTC, PWM, etc.)
                â”œâ”€â”€ realtime/                         # SentryCore
                â”œâ”€â”€ moca/                             # MoCA scheduler
                â”œâ”€â”€ gnss/                             # GNSS receiver
                â””â”€â”€ lte/                              # LTE modem
Verilog blackboxes (for external RTL cores) are located in:

text
generators/chipyard/src/main/resources/vsrc/
    â”œâ”€â”€ vpu_blackboxes.v
    â”œâ”€â”€ nvme_blackboxes.v
    â”œâ”€â”€ gnss_rf_blackboxes.v
    â””â”€â”€ jesd204b_phy_blackbox.v
ğŸš€ Getting Started
Prerequisites
Chipyard (version â‰¥ 1.13.0) â€“ follow the official Chipyard setup guide.

RISCâ€‘V toolchain (espâ€‘tools for Gemmini, or the standard GNU toolchain).

Mixedâ€‘language simulator (VCS, Questa, or Xcelium) if you plan to use the VHDL NVMeCHA core. For pure Verilog simulation, Verilator works.

Cloning the Repository
bash
cd chipyard/generators/chipyard/src/main/scala/
git clone https://github.com/yourname/xinix.git xinix
# or manually copy the source tree
Obtaining External RTL Cores
Some modules depend on external openâ€‘source RTL:

NVMe â€“ NVMeCHA (VHDL/Verilog)

VPU â€“ xk264 and xk265 (Verilog)

Clone them into chipyard/generators/:

bash
cd chipyard/generators
git clone https://github.com/yhqiu16/NVMeCHA.git
git clone https://github.com/openasic-org/xk264.git
git clone https://github.com/openasic-org/xk265.git
Building the Simulator
Add the Verilog blackbox sources to your simulation Makefrag (e.g., in sims/verilator/Makefrag):

makefile
VSRCS += $(base_dir)/generators/NVMeCHA/hw/NVMe_Controller/NVMe_Controller.srcs/sources_1/NVMe/*.vhd
VSRCS += $(base_dir)/generators/NVMeCHA/hw/NVMe_Controller/NVMe_Controller.srcs/sources_1/NVMe/*.v
VSRCS += $(base_dir)/generators/xk264/rtl/*.v
VSRCS += $(base_dir)/generators/xk265/rtl/*.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/vpu_blackboxes.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/nvme_blackboxes.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/gnss_rf_blackboxes.v
VSRCS += $(base_dir)/generators/chipyard/src/main/resources/vsrc/jesd204b_phy_blackbox.v
Then build and run:

bash
cd sims/verilator   # or sims/vcs for mixedâ€‘language
make CONFIG=XiniX -j8
./simulator-chipyard-XiniX ../tests/hello.riscv
ğŸ§ª Design Philosophy
Conditional Instantiation: Each module checks a parameter externalSourceAvailable; if false, the module is either omitted or replaced by a simple fallback model.

Presence Register: Every module exposes a readâ€‘only register at offset 0xFFC so software can discover which accelerators are actually present.

Builtâ€‘in Selfâ€‘Test (BIST): Most modules include a BIST engine that can be triggered via a control register, verifying functionality at runtime.

Layered Architecture: PHY, Core, and Frontend layers are cleanly separated, enabling independent development and verification.

Standardised Interfaces: All modules use TileLink for control and AXI4â€‘Stream / AXI4 for highâ€‘speed data, ensuring plugâ€‘andâ€‘play compatibility with Chipyard.

ğŸ“„ License
All original XiniX code is provided under the BSDâ€‘3â€‘Clause license. See the LICENSE file for details.

External components (NVMeCHA, xk264, xk265) retain their own licenses (Apacheâ€‘2.0, MIT, etc.). Please refer to their respective repositories.

ğŸ™ Acknowledgements
XiniX builds upon the excellent work of many openâ€‘source projects:

Chipyard â€“ the SoC generation framework from UC Berkeley.

BOOM, Shuttle, Saturn, Gemmini â€“ the core RISCâ€‘V processors and accelerators.

SentryCore â€“ the tripleâ€‘lockstep realâ€‘time core.

MoCA â€“ the dynamic accelerator scheduler.

NVMeCHA â€“ the highâ€‘performance NVMe controller.

xk264 / xk265 â€“ the H.264/H.265 video encoders.

We thank the developers of these projects for their contributions to the openâ€‘source hardware community.

ğŸ“ Contact & Contributions
For questions, bug reports, or contributions, please open an issue on the GitHub repository. Pull requests are welcome!

## Need help?

* If you find a bug or would like propose a feature, post an issue on this repo: https://github.com/berrysoftfoundation/XiniX-SoC/issues

## Contributing

* See [CONTRIBUTING.md](/CONTRIBUTING.md)
