<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>chaosNCG</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_7_1>
                <Slack>3.65</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>75</PipelineII>
                <PipelineDepth>76</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_7_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3~HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_7_1>
                    <Name>VITIS_LOOP_7_1</Name>
                    <IssueType>II Violation</IssueType>
                    <ViolationType>Memory Dependency</ViolationType>
                    <IterationDistance>1</IterationDistance>
                    <SourceLocation>HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7</SourceLocation>
                </VITIS_LOOP_7_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>5211</FF>
            <LUT>4982</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>chaosNCG</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>chaosNCG</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>chaosNCG</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>chaosNCG</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>chaosNCG</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>chaosNCG</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>I</name>
            <Object>I</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bo</name>
            <Object>bo</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_address0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_ce0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_q0</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_address1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_ce1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>M_q1</name>
            <Object>M</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X</name>
            <Object>X</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Y</name>
            <Object>Y</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params0</name>
            <Object>params0</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params1</name>
            <Object>params1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_address0</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_ce0</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_we0</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_d0</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_q0</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_address1</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_ce1</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_we1</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_d1</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buffer_r_q1</name>
            <Object>buffer_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>chaosNCG</ModuleName>
            <BindInstances>add_ln9_fu_200_p2 add_ln9_1_fu_206_p2 add_ln9_2_fu_217_p2 sub_ln6_fu_262_p2 grp_fu_311_p0 buffer_r_d1 sub_ln10_fu_331_p2 add_ln10_fu_350_p2 p1_1_fu_355_p2 p0_1_fu_379_p2 buffer_r_d0 add_ln7_fu_360_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>chaosNCG</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>75</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3~HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_7_1>
                            <Name>VITIS_LOOP_7_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7</SourceLocation>
                        </VITIS_LOOP_7_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5211</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4982</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_200_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_1_fu_206_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_2_fu_217_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln6_fu_262_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_311_p0" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="sub" PRAGMA="" RTLNAME="buffer_r_d1" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="out0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln10_fu_331_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_350_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="p1_1_fu_355_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="p1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="p0_1_fu_379_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="p0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="buffer_r_d0" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="out1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_360_p2" SOURCE="HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="I" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="I" name="I" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bo" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bo" name="bo" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="M" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="M_address0" name="M_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="M_ce0" name="M_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="M_q0" name="M_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="M_address1" name="M_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="M_ce1" name="M_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="M_q1" name="M_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X" name="X" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Y" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Y" name="Y" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="params0" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="params0" name="params0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="params1" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="params1" name="params1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buffer" index="7" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="buffer_r_address0" name="buffer_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_r_ce0" name="buffer_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="buffer_r_we0" name="buffer_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="buffer_r_d0" name="buffer_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="buffer_r_q0" name="buffer_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="buffer_r_address1" name="buffer_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="buffer_r_ce1" name="buffer_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="buffer_r_we1" name="buffer_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="buffer_r_d1" name="buffer_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="buffer_r_q1" name="buffer_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="I" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="I">DATA</portMap>
            </portMaps>
            <ports>
                <port>I</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bo" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="bo">DATA</portMap>
            </portMaps>
            <ports>
                <port>bo</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="bo"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="M_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="M_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="M_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="M_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>M_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="M"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X">DATA</portMap>
            </portMaps>
            <ports>
                <port>X</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="X"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Y" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Y">DATA</portMap>
            </portMaps>
            <ports>
                <port>Y</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="params0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="params0">DATA</portMap>
            </portMaps>
            <ports>
                <port>params0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="params0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="params1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="params1">DATA</portMap>
            </portMaps>
            <ports>
                <port>params1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="params1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="buffer_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="buffer_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buffer_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="buffer_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buffer_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buffer"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="M_address0">out, 11</column>
                    <column name="M_address1">out, 11</column>
                    <column name="M_q0">in, 32</column>
                    <column name="M_q1">in, 32</column>
                    <column name="buffer_r_address0">out, 11</column>
                    <column name="buffer_r_address1">out, 11</column>
                    <column name="buffer_r_d0">out, 32</column>
                    <column name="buffer_r_d1">out, 32</column>
                    <column name="buffer_r_q0">in, 32</column>
                    <column name="buffer_r_q1">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="I">ap_none, in, 32</column>
                    <column name="X">ap_none, in, 32</column>
                    <column name="Y">ap_none, in, 32</column>
                    <column name="bo">ap_none, in, 32</column>
                    <column name="params0">ap_none, in, 32</column>
                    <column name="params1">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="I">in, int</column>
                    <column name="bo">in, int</column>
                    <column name="M">in, int*</column>
                    <column name="X">in, int</column>
                    <column name="Y">in, int</column>
                    <column name="params0">in, int</column>
                    <column name="params1">in, int</column>
                    <column name="buffer">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="I">I, port, </column>
                    <column name="bo">bo, port, </column>
                    <column name="M">M_address0, port, offset</column>
                    <column name="M">M_ce0, port, </column>
                    <column name="M">M_q0, port, </column>
                    <column name="M">M_address1, port, offset</column>
                    <column name="M">M_ce1, port, </column>
                    <column name="M">M_q1, port, </column>
                    <column name="X">X, port, </column>
                    <column name="Y">Y, port, </column>
                    <column name="params0">params0, port, </column>
                    <column name="params1">params1, port, </column>
                    <column name="buffer">buffer_r_address0, port, offset</column>
                    <column name="buffer">buffer_r_ce0, port, </column>
                    <column name="buffer">buffer_r_we0, port, </column>
                    <column name="buffer">buffer_r_d0, port, </column>
                    <column name="buffer">buffer_r_q0, port, </column>
                    <column name="buffer">buffer_r_address1, port, offset</column>
                    <column name="buffer">buffer_r_ce1, port, </column>
                    <column name="buffer">buffer_r_we1, port, </column>
                    <column name="buffer">buffer_r_d1, port, </column>
                    <column name="buffer">buffer_r_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

