// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calculateLayer3_HH_
#define _calculateLayer3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "generic_tanh_double_s.h"
#include "nerons_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "nerons_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "nerons_fptrunc_64ns_32_2_1.h"
#include "nerons_fpext_32ns_64_2_1.h"
#include "nerons_dmul_64ns_64ns_64_6_max_dsp_1.h"
#include "calculateLayer3_Layer2_Weights_CPU.h"

namespace ap_rtl {

struct calculateLayer3 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > Layer2_Neurons_CPU_address0;
    sc_out< sc_logic > Layer2_Neurons_CPU_ce0;
    sc_in< sc_lv<32> > Layer2_Neurons_CPU_q0;
    sc_out< sc_lv<10> > Layer2_Neurons_CPU_address1;
    sc_out< sc_logic > Layer2_Neurons_CPU_ce1;
    sc_in< sc_lv<32> > Layer2_Neurons_CPU_q1;
    sc_out< sc_lv<11> > Layer3_Neurons_CPU_address0;
    sc_out< sc_logic > Layer3_Neurons_CPU_ce0;
    sc_out< sc_logic > Layer3_Neurons_CPU_we0;
    sc_out< sc_lv<32> > Layer3_Neurons_CPU_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    calculateLayer3(sc_module_name name);
    SC_HAS_PROCESS(calculateLayer3);

    ~calculateLayer3();

    sc_trace_file* mVcdFile;

    calculateLayer3_Layer2_Weights_CPU* Layer2_Weights_CPU_U;
    generic_tanh_double_s* grp_generic_tanh_double_s_fu_318;
    nerons_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* nerons_fadd_32ns_32ns_32_5_full_dsp_1_U24;
    nerons_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* nerons_fmul_32ns_32ns_32_4_max_dsp_1_U25;
    nerons_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* nerons_fmul_32ns_32ns_32_4_max_dsp_1_U26;
    nerons_fptrunc_64ns_32_2_1<1,2,64,32>* nerons_fptrunc_64ns_32_2_1_U27;
    nerons_fpext_32ns_64_2_1<1,2,32,64>* nerons_fpext_32ns_64_2_1_U28;
    nerons_dmul_64ns_64ns_64_6_max_dsp_1<1,6,64,64,64>* nerons_dmul_64ns_64ns_64_6_max_dsp_1_U29;
    sc_signal< sc_lv<60> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > Layer2_Weights_CPU_address0;
    sc_signal< sc_logic > Layer2_Weights_CPU_ce0;
    sc_signal< sc_lv<32> > Layer2_Weights_CPU_q0;
    sc_signal< sc_lv<13> > Layer2_Weights_CPU_address1;
    sc_signal< sc_logic > Layer2_Weights_CPU_ce1;
    sc_signal< sc_lv<32> > Layer2_Weights_CPU_q1;
    sc_signal< sc_lv<32> > reg_356;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<32> > reg_361;
    sc_signal< sc_lv<32> > grp_fu_334_p2;
    sc_signal< sc_lv<32> > reg_367;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > grp_fu_329_p2;
    sc_signal< sc_lv<32> > reg_372;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > grp_fu_350_p2;
    sc_signal< sc_lv<64> > reg_377;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<11> > add_ln35_3_fu_383_p2;
    sc_signal< sc_lv<11> > add_ln35_3_reg_865;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > add_ln35_4_fu_389_p2;
    sc_signal< sc_lv<13> > add_ln35_4_reg_870;
    sc_signal< sc_lv<6> > i_fu_401_p2;
    sc_signal< sc_lv<6> > i_reg_878;
    sc_signal< sc_lv<1> > icmp_ln20_fu_395_p2;
    sc_signal< sc_lv<32> > zext_ln28_2_fu_418_p1;
    sc_signal< sc_lv<32> > zext_ln28_2_reg_888;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<15> > zext_ln28_3_fu_422_p1;
    sc_signal< sc_lv<15> > zext_ln28_3_reg_893;
    sc_signal< sc_lv<15> > zext_ln30_2_fu_432_p1;
    sc_signal< sc_lv<15> > zext_ln30_2_reg_901;
    sc_signal< sc_lv<32> > somme_reg_906;
    sc_signal< sc_lv<3> > j_fu_446_p2;
    sc_signal< sc_lv<3> > j_reg_914;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > shl_ln28_1_fu_452_p3;
    sc_signal< sc_lv<4> > shl_ln28_1_reg_919;
    sc_signal< sc_lv<1> > icmp_ln21_fu_440_p2;
    sc_signal< sc_lv<11> > zext_ln35_1_fu_474_p1;
    sc_signal< sc_lv<11> > zext_ln35_1_reg_924;
    sc_signal< sc_lv<11> > zext_ln22_fu_478_p1;
    sc_signal< sc_lv<11> > zext_ln22_reg_929;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > k_fu_488_p2;
    sc_signal< sc_lv<3> > k_reg_937;
    sc_signal< sc_lv<8> > zext_ln28_4_fu_502_p1;
    sc_signal< sc_lv<8> > zext_ln28_4_reg_942;
    sc_signal< sc_lv<1> > icmp_ln22_fu_482_p2;
    sc_signal< sc_lv<4> > zext_ln25_fu_506_p1;
    sc_signal< sc_lv<4> > zext_ln25_reg_948;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > m_fu_516_p2;
    sc_signal< sc_lv<3> > m_reg_956;
    sc_signal< sc_lv<5> > shl_ln28_2_fu_522_p3;
    sc_signal< sc_lv<5> > shl_ln28_2_reg_961;
    sc_signal< sc_lv<1> > icmp_ln25_fu_510_p2;
    sc_signal< sc_lv<8> > mul_ln28_fu_539_p2;
    sc_signal< sc_lv<8> > mul_ln28_reg_966;
    sc_signal< sc_lv<9> > zext_ln29_2_fu_550_p1;
    sc_signal< sc_lv<9> > zext_ln29_2_reg_971;
    sc_signal< sc_lv<10> > zext_ln31_2_fu_554_p1;
    sc_signal< sc_lv<10> > zext_ln31_2_reg_978;
    sc_signal< sc_lv<11> > add_ln35_1_fu_563_p2;
    sc_signal< sc_lv<11> > add_ln35_1_reg_984;
    sc_signal< sc_lv<9> > zext_ln26_1_fu_572_p1;
    sc_signal< sc_lv<9> > zext_ln26_1_reg_989;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > zext_ln26_3_fu_580_p1;
    sc_signal< sc_lv<8> > zext_ln26_3_reg_995;
    sc_signal< sc_lv<3> > n_fu_590_p2;
    sc_signal< sc_lv<3> > n_reg_1003;
    sc_signal< sc_lv<5> > add_ln28_1_fu_605_p2;
    sc_signal< sc_lv<5> > add_ln28_1_reg_1008;
    sc_signal< sc_lv<1> > icmp_ln26_fu_584_p2;
    sc_signal< sc_lv<8> > add_ln28_4_fu_615_p2;
    sc_signal< sc_lv<8> > add_ln28_4_reg_1014;
    sc_signal< sc_lv<10> > add_ln31_3_fu_634_p2;
    sc_signal< sc_lv<10> > add_ln31_3_reg_1019;
    sc_signal< sc_lv<10> > add_ln32_3_fu_645_p2;
    sc_signal< sc_lv<10> > add_ln32_3_reg_1024;
    sc_signal< sc_lv<9> > sub_ln28_fu_672_p2;
    sc_signal< sc_lv<9> > sub_ln28_reg_1029;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<15> > add_ln30_fu_739_p2;
    sc_signal< sc_lv<15> > add_ln30_reg_1056;
    sc_signal< sc_lv<32> > Layer2_Weights_CPU_l_1_reg_1061;
    sc_signal< sc_lv<32> > Layer2_Neurons_CPU_l_1_reg_1066;
    sc_signal< sc_lv<32> > grp_fu_338_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_1071;
    sc_signal< sc_lv<9> > add_ln33_3_fu_772_p2;
    sc_signal< sc_lv<9> > add_ln33_3_reg_1086;
    sc_signal< sc_lv<15> > add_ln33_1_fu_840_p2;
    sc_signal< sc_lv<15> > add_ln33_1_reg_1111;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<64> > grp_fu_346_p1;
    sc_signal< sc_lv<64> > tmp_reg_1131;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<64> > grp_generic_tanh_double_s_fu_318_ap_return;
    sc_signal< sc_lv<64> > tmp_i_reg_1136;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_318_ap_ready;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_318_ap_done;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_318_ap_start;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_318_ap_idle;
    sc_signal< sc_lv<6> > i_0_reg_217;
    sc_signal< sc_lv<13> > phi_mul_reg_228;
    sc_signal< sc_lv<11> > phi_mul1_reg_240;
    sc_signal< sc_lv<3> > j_0_reg_252;
    sc_signal< sc_lv<3> > k_0_reg_263;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > somme_0_reg_274;
    sc_signal< sc_lv<3> > m_0_reg_284;
    sc_signal< sc_lv<32> > somme_1_reg_295;
    sc_signal< sc_lv<3> > n_0_reg_307;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_318_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<64> > zext_ln23_fu_407_p1;
    sc_signal< sc_lv<64> > zext_ln28_fu_695_p1;
    sc_signal< sc_lv<64> > zext_ln28_1_fu_700_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_715_p1;
    sc_signal< sc_lv<64> > zext_ln29_1_fu_734_p1;
    sc_signal< sc_lv<64> > zext_ln30_fu_747_p1;
    sc_signal< sc_lv<64> > zext_ln30_1_fu_762_p1;
    sc_signal< sc_lv<64> > zext_ln31_fu_795_p1;
    sc_signal< sc_lv<64> > zext_ln31_1_fu_800_p1;
    sc_signal< sc_lv<64> > zext_ln32_fu_822_p1;
    sc_signal< sc_lv<64> > zext_ln32_1_fu_827_p1;
    sc_signal< sc_lv<64> > zext_ln33_fu_848_p1;
    sc_signal< sc_lv<64> > zext_ln33_1_fu_856_p1;
    sc_signal< sc_lv<64> > zext_ln35_fu_861_p1;
    sc_signal< sc_lv<32> > grp_fu_342_p1;
    sc_signal< sc_lv<32> > grp_fu_329_p0;
    sc_signal< sc_lv<32> > grp_fu_329_p1;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<64> > grp_fu_350_p0;
    sc_signal< sc_lv<64> > grp_fu_350_p1;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<13> > or_ln28_fu_412_p2;
    sc_signal< sc_lv<13> > or_ln30_fu_426_p2;
    sc_signal< sc_lv<5> > zext_ln21_fu_436_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_460_p3;
    sc_signal< sc_lv<5> > add_ln35_fu_468_p2;
    sc_signal< sc_lv<4> > shl_ln1_fu_494_p3;
    sc_signal< sc_lv<4> > add_ln28_fu_530_p2;
    sc_signal< sc_lv<4> > mul_ln28_fu_539_p0;
    sc_signal< sc_lv<8> > add_ln29_1_fu_545_p2;
    sc_signal< sc_lv<11> > add_ln35_2_fu_558_p2;
    sc_signal< sc_lv<4> > zext_ln26_2_fu_576_p1;
    sc_signal< sc_lv<4> > add_ln28_3_fu_596_p2;
    sc_signal< sc_lv<5> > zext_ln28_6_fu_601_p1;
    sc_signal< sc_lv<8> > add_ln28_5_fu_610_p2;
    sc_signal< sc_lv<4> > add_ln31_2_fu_620_p2;
    sc_signal< sc_lv<9> > sext_ln31_2_fu_626_p1;
    sc_signal< sc_lv<10> > zext_ln31_3_fu_630_p1;
    sc_signal< sc_lv<10> > zext_ln26_fu_568_p1;
    sc_signal< sc_lv<10> > add_ln32_2_fu_639_p2;
    sc_signal< sc_lv<8> > shl_ln28_3_fu_650_p3;
    sc_signal< sc_lv<6> > shl_ln28_4_fu_661_p3;
    sc_signal< sc_lv<9> > zext_ln28_7_fu_657_p1;
    sc_signal< sc_lv<9> > zext_ln28_8_fu_668_p1;
    sc_signal< sc_lv<15> > sext_ln28_1_fu_682_p1;
    sc_signal< sc_lv<15> > add_ln28_2_fu_686_p2;
    sc_signal< sc_lv<32> > sext_ln28_2_fu_691_p1;
    sc_signal< sc_lv<32> > sext_ln28_fu_678_p1;
    sc_signal< sc_lv<32> > or_ln29_fu_704_p2;
    sc_signal< sc_lv<32> > add_ln29_fu_710_p2;
    sc_signal< sc_lv<8> > add_ln29_2_fu_720_p2;
    sc_signal< sc_lv<9> > zext_ln29_3_fu_725_p1;
    sc_signal< sc_lv<9> > add_ln29_3_fu_729_p2;
    sc_signal< sc_lv<32> > sext_ln30_fu_744_p1;
    sc_signal< sc_lv<9> > add_ln30_1_fu_752_p2;
    sc_signal< sc_lv<9> > add_ln30_2_fu_757_p2;
    sc_signal< sc_lv<9> > add_ln33_2_fu_767_p2;
    sc_signal< sc_lv<9> > add_ln31_fu_777_p2;
    sc_signal< sc_lv<15> > sext_ln31_fu_782_p1;
    sc_signal< sc_lv<15> > add_ln31_1_fu_786_p2;
    sc_signal< sc_lv<32> > sext_ln31_1_fu_791_p1;
    sc_signal< sc_lv<9> > add_ln32_fu_804_p2;
    sc_signal< sc_lv<15> > sext_ln32_fu_809_p1;
    sc_signal< sc_lv<15> > add_ln32_1_fu_813_p2;
    sc_signal< sc_lv<32> > sext_ln32_1_fu_818_p1;
    sc_signal< sc_lv<9> > add_ln33_fu_831_p2;
    sc_signal< sc_lv<15> > sext_ln33_fu_836_p1;
    sc_signal< sc_lv<32> > sext_ln33_1_fu_845_p1;
    sc_signal< sc_lv<10> > sext_ln33_2_fu_853_p1;
    sc_signal< sc_lv<60> > ap_NS_fsm;
    sc_signal< sc_lv<8> > mul_ln28_fu_539_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<60> ap_ST_fsm_state1;
    static const sc_lv<60> ap_ST_fsm_state2;
    static const sc_lv<60> ap_ST_fsm_state3;
    static const sc_lv<60> ap_ST_fsm_state4;
    static const sc_lv<60> ap_ST_fsm_state5;
    static const sc_lv<60> ap_ST_fsm_state6;
    static const sc_lv<60> ap_ST_fsm_state7;
    static const sc_lv<60> ap_ST_fsm_state8;
    static const sc_lv<60> ap_ST_fsm_state9;
    static const sc_lv<60> ap_ST_fsm_state10;
    static const sc_lv<60> ap_ST_fsm_state11;
    static const sc_lv<60> ap_ST_fsm_state12;
    static const sc_lv<60> ap_ST_fsm_state13;
    static const sc_lv<60> ap_ST_fsm_state14;
    static const sc_lv<60> ap_ST_fsm_state15;
    static const sc_lv<60> ap_ST_fsm_state16;
    static const sc_lv<60> ap_ST_fsm_state17;
    static const sc_lv<60> ap_ST_fsm_state18;
    static const sc_lv<60> ap_ST_fsm_state19;
    static const sc_lv<60> ap_ST_fsm_state20;
    static const sc_lv<60> ap_ST_fsm_state21;
    static const sc_lv<60> ap_ST_fsm_state22;
    static const sc_lv<60> ap_ST_fsm_state23;
    static const sc_lv<60> ap_ST_fsm_state24;
    static const sc_lv<60> ap_ST_fsm_state25;
    static const sc_lv<60> ap_ST_fsm_state26;
    static const sc_lv<60> ap_ST_fsm_state27;
    static const sc_lv<60> ap_ST_fsm_state28;
    static const sc_lv<60> ap_ST_fsm_state29;
    static const sc_lv<60> ap_ST_fsm_state30;
    static const sc_lv<60> ap_ST_fsm_state31;
    static const sc_lv<60> ap_ST_fsm_state32;
    static const sc_lv<60> ap_ST_fsm_state33;
    static const sc_lv<60> ap_ST_fsm_state34;
    static const sc_lv<60> ap_ST_fsm_state35;
    static const sc_lv<60> ap_ST_fsm_state36;
    static const sc_lv<60> ap_ST_fsm_state37;
    static const sc_lv<60> ap_ST_fsm_state38;
    static const sc_lv<60> ap_ST_fsm_state39;
    static const sc_lv<60> ap_ST_fsm_state40;
    static const sc_lv<60> ap_ST_fsm_state41;
    static const sc_lv<60> ap_ST_fsm_state42;
    static const sc_lv<60> ap_ST_fsm_state43;
    static const sc_lv<60> ap_ST_fsm_state44;
    static const sc_lv<60> ap_ST_fsm_state45;
    static const sc_lv<60> ap_ST_fsm_state46;
    static const sc_lv<60> ap_ST_fsm_state47;
    static const sc_lv<60> ap_ST_fsm_state48;
    static const sc_lv<60> ap_ST_fsm_state49;
    static const sc_lv<60> ap_ST_fsm_state50;
    static const sc_lv<60> ap_ST_fsm_state51;
    static const sc_lv<60> ap_ST_fsm_state52;
    static const sc_lv<60> ap_ST_fsm_state53;
    static const sc_lv<60> ap_ST_fsm_state54;
    static const sc_lv<60> ap_ST_fsm_state55;
    static const sc_lv<60> ap_ST_fsm_state56;
    static const sc_lv<60> ap_ST_fsm_state57;
    static const sc_lv<60> ap_ST_fsm_state58;
    static const sc_lv<60> ap_ST_fsm_state59;
    static const sc_lv<60> ap_ST_fsm_state60;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<64> ap_const_lv64_3FE55555571F7693;
    static const sc_lv<64> ap_const_lv64_3FFB74538EF34D6A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<11> ap_const_lv11_19;
    static const sc_lv<13> ap_const_lv13_9C;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<13> ap_const_lv13_3;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<10> ap_const_lv10_2A4;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<9> ap_const_lv9_152;
    static const sc_lv<9> ap_const_lv9_14D;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<9> ap_const_lv9_5;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Layer2_Neurons_CPU_address0();
    void thread_Layer2_Neurons_CPU_address1();
    void thread_Layer2_Neurons_CPU_ce0();
    void thread_Layer2_Neurons_CPU_ce1();
    void thread_Layer2_Weights_CPU_address0();
    void thread_Layer2_Weights_CPU_address1();
    void thread_Layer2_Weights_CPU_ce0();
    void thread_Layer2_Weights_CPU_ce1();
    void thread_Layer3_Neurons_CPU_address0();
    void thread_Layer3_Neurons_CPU_ce0();
    void thread_Layer3_Neurons_CPU_d0();
    void thread_Layer3_Neurons_CPU_we0();
    void thread_add_ln28_1_fu_605_p2();
    void thread_add_ln28_2_fu_686_p2();
    void thread_add_ln28_3_fu_596_p2();
    void thread_add_ln28_4_fu_615_p2();
    void thread_add_ln28_5_fu_610_p2();
    void thread_add_ln28_fu_530_p2();
    void thread_add_ln29_1_fu_545_p2();
    void thread_add_ln29_2_fu_720_p2();
    void thread_add_ln29_3_fu_729_p2();
    void thread_add_ln29_fu_710_p2();
    void thread_add_ln30_1_fu_752_p2();
    void thread_add_ln30_2_fu_757_p2();
    void thread_add_ln30_fu_739_p2();
    void thread_add_ln31_1_fu_786_p2();
    void thread_add_ln31_2_fu_620_p2();
    void thread_add_ln31_3_fu_634_p2();
    void thread_add_ln31_fu_777_p2();
    void thread_add_ln32_1_fu_813_p2();
    void thread_add_ln32_2_fu_639_p2();
    void thread_add_ln32_3_fu_645_p2();
    void thread_add_ln32_fu_804_p2();
    void thread_add_ln33_1_fu_840_p2();
    void thread_add_ln33_2_fu_767_p2();
    void thread_add_ln33_3_fu_772_p2();
    void thread_add_ln33_fu_831_p2();
    void thread_add_ln35_1_fu_563_p2();
    void thread_add_ln35_2_fu_558_p2();
    void thread_add_ln35_3_fu_383_p2();
    void thread_add_ln35_4_fu_389_p2();
    void thread_add_ln35_fu_468_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_329_p0();
    void thread_grp_fu_329_p1();
    void thread_grp_fu_350_p0();
    void thread_grp_fu_350_p1();
    void thread_grp_generic_tanh_double_s_fu_318_ap_start();
    void thread_i_fu_401_p2();
    void thread_icmp_ln20_fu_395_p2();
    void thread_icmp_ln21_fu_440_p2();
    void thread_icmp_ln22_fu_482_p2();
    void thread_icmp_ln25_fu_510_p2();
    void thread_icmp_ln26_fu_584_p2();
    void thread_j_fu_446_p2();
    void thread_k_fu_488_p2();
    void thread_m_fu_516_p2();
    void thread_mul_ln28_fu_539_p0();
    void thread_mul_ln28_fu_539_p00();
    void thread_mul_ln28_fu_539_p2();
    void thread_n_fu_590_p2();
    void thread_or_ln28_fu_412_p2();
    void thread_or_ln29_fu_704_p2();
    void thread_or_ln30_fu_426_p2();
    void thread_sext_ln28_1_fu_682_p1();
    void thread_sext_ln28_2_fu_691_p1();
    void thread_sext_ln28_fu_678_p1();
    void thread_sext_ln30_fu_744_p1();
    void thread_sext_ln31_1_fu_791_p1();
    void thread_sext_ln31_2_fu_626_p1();
    void thread_sext_ln31_fu_782_p1();
    void thread_sext_ln32_1_fu_818_p1();
    void thread_sext_ln32_fu_809_p1();
    void thread_sext_ln33_1_fu_845_p1();
    void thread_sext_ln33_2_fu_853_p1();
    void thread_sext_ln33_fu_836_p1();
    void thread_shl_ln1_fu_494_p3();
    void thread_shl_ln28_1_fu_452_p3();
    void thread_shl_ln28_2_fu_522_p3();
    void thread_shl_ln28_3_fu_650_p3();
    void thread_shl_ln28_4_fu_661_p3();
    void thread_shl_ln_fu_460_p3();
    void thread_sub_ln28_fu_672_p2();
    void thread_zext_ln21_fu_436_p1();
    void thread_zext_ln22_fu_478_p1();
    void thread_zext_ln23_fu_407_p1();
    void thread_zext_ln25_fu_506_p1();
    void thread_zext_ln26_1_fu_572_p1();
    void thread_zext_ln26_2_fu_576_p1();
    void thread_zext_ln26_3_fu_580_p1();
    void thread_zext_ln26_fu_568_p1();
    void thread_zext_ln28_1_fu_700_p1();
    void thread_zext_ln28_2_fu_418_p1();
    void thread_zext_ln28_3_fu_422_p1();
    void thread_zext_ln28_4_fu_502_p1();
    void thread_zext_ln28_6_fu_601_p1();
    void thread_zext_ln28_7_fu_657_p1();
    void thread_zext_ln28_8_fu_668_p1();
    void thread_zext_ln28_fu_695_p1();
    void thread_zext_ln29_1_fu_734_p1();
    void thread_zext_ln29_2_fu_550_p1();
    void thread_zext_ln29_3_fu_725_p1();
    void thread_zext_ln29_fu_715_p1();
    void thread_zext_ln30_1_fu_762_p1();
    void thread_zext_ln30_2_fu_432_p1();
    void thread_zext_ln30_fu_747_p1();
    void thread_zext_ln31_1_fu_800_p1();
    void thread_zext_ln31_2_fu_554_p1();
    void thread_zext_ln31_3_fu_630_p1();
    void thread_zext_ln31_fu_795_p1();
    void thread_zext_ln32_1_fu_827_p1();
    void thread_zext_ln32_fu_822_p1();
    void thread_zext_ln33_1_fu_856_p1();
    void thread_zext_ln33_fu_848_p1();
    void thread_zext_ln35_1_fu_474_p1();
    void thread_zext_ln35_fu_861_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
