

================================================================
== Vitis HLS Report for 'CORDIC_V'
================================================================
* Date:           Wed May 25 23:55:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  8.077 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|      145|  1.650 us|  4.350 us|   55|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173  |CORDIC_V_Pipeline_VITIS_LOOP_94_2  |        2|       11|  60.000 ns|  0.330 us|    2|   11|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |       50|      140|    5 ~ 14|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    2530|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      39|      68|    -|
|Memory           |        0|     -|       8|       2|    -|
|Multiplexer      |        -|     -|       -|      97|    -|
|Register         |        -|     -|     209|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     256|    2697|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173  |CORDIC_V_Pipeline_VITIS_LOOP_94_2  |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |Total                                         |                                   |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_8ns_25_4_1_U189  |mul_mul_16s_8ns_25_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |CORDIC_V_cordic_phase_V_ROM_AUTO_1R  |        0|  8|   2|    0|    11|    8|     1|           88|
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                     |        0|  8|   2|    0|    11|    8|     1|           88|
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln91_fu_327_p2        |         +|   0|  0|   12|           4|           1|
    |add_ln952_fu_884_p2       |         +|   0|  0|   24|          17|           7|
    |add_ln961_2_fu_914_p2     |         +|   0|  0|   39|          32|           7|
    |add_ln961_fu_622_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln968_2_fu_1010_p2    |         +|   0|  0|   17|          11|          11|
    |add_ln968_fu_704_p2       |         +|   0|  0|   17|          11|          11|
    |lsb_index_2_fu_810_p2     |         +|   0|  0|   39|          32|           7|
    |lsb_index_fu_494_p2       |         +|   0|  0|   39|          32|           7|
    |m_13_fu_658_p2            |         +|   0|  0|   71|          64|          64|
    |m_18_fu_964_p2            |         +|   0|  0|   71|          64|          64|
    |x_V_5_fu_403_p2           |         +|   0|  0|   23|          16|          16|
    |y_V_11_fu_398_p2          |         +|   0|  0|   23|          16|          16|
    |z_V_3_fu_369_p2           |         +|   0|  0|   23|          16|          16|
    |sub_ln947_2_fu_800_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln947_fu_488_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln950_2_fu_836_p2     |         -|   0|  0|   12|           3|           5|
    |sub_ln950_fu_524_p2       |         -|   0|  0|   13|           5|           6|
    |sub_ln962_2_fu_930_p2     |         -|   0|  0|   39|           6|          32|
    |sub_ln962_fu_598_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln968_1_fu_1004_p2    |         -|   0|  0|   17|           4|          11|
    |sub_ln968_fu_698_p2       |         -|   0|  0|   17|           5|          11|
    |tmp_V_7_fu_756_p2         |         -|   0|  0|   23|           1|          16|
    |tmp_V_fu_452_p2           |         -|   0|  0|   31|           1|          24|
    |x_V_2_fu_249_p2           |         -|   0|  0|   23|           1|          16|
    |x_V_4_fu_393_p2           |         -|   0|  0|   23|          16|          16|
    |x_V_fu_197_p2             |         -|   0|  0|   23|           1|          16|
    |y_V_12_fu_408_p2          |         -|   0|  0|   23|          16|          16|
    |y_V_9_fu_255_p2           |         -|   0|  0|   23|           1|          16|
    |y_V_fu_203_p2             |         -|   0|  0|   23|           1|          16|
    |z_V_2_fu_363_p2           |         -|   0|  0|   23|          16|          16|
    |and_ln949_fu_878_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln952_4_fu_592_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln952_5_fu_946_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_552_p2       |       and|   0|  0|   32|          32|          32|
    |p_Result_241_fu_852_p2    |       and|   0|  0|   17|          17|          17|
    |icmp_ln91_fu_321_p2       |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln938_2_fu_742_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln938_fu_440_p2      |      icmp|   0|  0|   16|          25|           1|
    |icmp_ln949_2_fu_826_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_fu_510_p2      |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln950_fu_858_p2      |      icmp|   0|  0|   13|          17|           1|
    |icmp_ln952_fu_558_p2      |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_2_fu_908_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_fu_586_p2      |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln950_2_fu_846_p2    |      lshr|   0|  0|   49|           2|          17|
    |lshr_ln950_fu_534_p2      |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln961_2_fu_924_p2    |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln961_fu_632_p2      |      lshr|   0|  0|  179|          64|          64|
    |a_fu_898_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln952_3_fu_546_p2      |        or|   0|  0|   32|          32|          32|
    |m_17_fu_952_p3            |    select|   0|  0|   64|           1|          64|
    |m_fu_646_p3               |    select|   0|  0|   64|           1|          64|
    |output_o1_fu_734_p3       |    select|   0|  0|   64|           1|           1|
    |output_o2_fu_1040_p3      |    select|   0|  0|   64|           1|           1|
    |select_ln1548_fu_233_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln946_1_fu_992_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln946_fu_686_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln949_fu_614_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln961_fu_638_p3    |    select|   0|  0|    2|           1|           1|
    |tmp_V_10_fu_762_p3        |    select|   0|  0|   16|           1|          16|
    |tmp_V_9_fu_458_p3         |    select|   0|  0|   24|           1|          24|
    |x_V_1_fu_209_p3           |    select|   0|  0|   16|           1|          16|
    |x_V_3_fu_289_p3           |    select|   0|  0|   16|           1|          16|
    |x_V_6_fu_413_p3           |    select|   0|  0|   16|           1|          16|
    |y_V_10_fu_281_p3          |    select|   0|  0|   16|           1|          16|
    |y_V_13_fu_420_p3          |    select|   0|  0|   16|           1|          16|
    |y_V_8_fu_217_p3           |    select|   0|  0|   16|           1|          16|
    |z_V_1_fu_269_p3           |    select|   0|  0|   11|           1|          12|
    |z_V_4_fu_375_p3           |    select|   0|  0|   16|           1|          16|
    |z_V_fu_261_p3             |    select|   0|  0|   11|           1|          12|
    |shl_ln952_fu_540_p2       |       shl|   0|  0|   96|           1|          32|
    |shl_ln962_2_fu_940_p2     |       shl|   0|  0|  179|          64|          64|
    |shl_ln962_fu_608_p2       |       shl|   0|  0|  179|          64|          64|
    |xor_ln952_2_fu_872_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_572_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2530|        1029|        1323|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  43|          8|    1|          8|
    |ap_return_0      |   9|          2|   64|        128|
    |ap_return_1      |   9|          2|   64|        128|
    |k_fu_136         |   9|          2|    4|          8|
    |p_Val2_s_fu_132  |   9|          2|   16|         32|
    |r_V_16_fu_124    |   9|          2|   16|         32|
    |y_V_4_fu_128     |   9|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  97|         20|  181|        368|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   7|   0|    7|          0|
    |ap_return_0_preg                                           |  64|   0|   64|          0|
    |ap_return_1_preg                                           |  64|   0|   64|          0|
    |grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |k_1_reg_1109                                               |   4|   0|    4|          0|
    |k_fu_136                                                   |   4|   0|    4|          0|
    |p_Val2_s_fu_132                                            |  16|   0|   16|          0|
    |r_V_16_fu_124                                              |  16|   0|   16|          0|
    |r_V_16_load_1_reg_1117                                     |  16|   0|   16|          0|
    |tmp_411_reg_1127                                           |   1|   0|    1|          0|
    |y_V_4_fu_128                                               |  16|   0|   16|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 209|   0|  209|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|      CORDIC_V|  return value|
|x_in         |   in|   16|     ap_none|          x_in|        scalar|
|y_in         |   in|   16|     ap_none|          y_in|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_16 = alloca i32 1"   --->   Operation 8 'alloca' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_V_4 = alloca i32 1"   --->   Operation 9 'alloca' 'y_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y_in"   --->   Operation 12 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_in"   --->   Operation 13 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp_x_V_2_loc = alloca i64 1"   --->   Operation 14 'alloca' 'temp_x_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_y_V_2_loc = alloca i64 1"   --->   Operation 15 'alloca' 'temp_y_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_in_read, i32 15"   --->   Operation 16 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%x_V = sub i16 0, i16 %y_in_read"   --->   Operation 17 'sub' 'x_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%y_V = sub i16 0, i16 %x_in_read"   --->   Operation 18 'sub' 'y_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.35ns)   --->   "%x_V_1 = select i1 %tmp_400, i16 %x_V, i16 %y_in_read" [src/QRD.cpp:62]   --->   Operation 19 'select' 'x_V_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.35ns)   --->   "%y_V_8 = select i1 %tmp_400, i16 %x_in_read, i16 %y_V" [src/QRD.cpp:62]   --->   Operation 20 'select' 'y_V_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_in_read, i32 15" [src/QRD.cpp:62]   --->   Operation 21 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%select_ln1548 = select i1 %tmp_401, i12 3694, i12 402"   --->   Operation 22 'select' 'select_ln1548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V_1, i32 15"   --->   Operation 23 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%x_V_2 = sub i16 0, i16 %x_V_1"   --->   Operation 24 'sub' 'x_V_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%y_V_9 = sub i16 0, i16 %y_V_8"   --->   Operation 25 'sub' 'y_V_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%z_V = select i1 %tmp_401, i12 2890, i12 3694"   --->   Operation 26 'select' 'z_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.40ns) (out node of the LUT)   --->   "%z_V_1 = select i1 %tmp_402, i12 %z_V, i12 %select_ln1548"   --->   Operation 27 'select' 'z_V_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i12 %z_V_1" [src/QRD.cpp:60]   --->   Operation 28 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%y_V_10 = select i1 %tmp_402, i16 %y_V_9, i16 %y_V_8"   --->   Operation 29 'select' 'y_V_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.35ns)   --->   "%x_V_3 = select i1 %tmp_402, i16 %x_V_2, i16 %x_V_1"   --->   Operation 30 'select' 'x_V_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln91 = store i4 0, i4 %k" [src/QRD.cpp:91]   --->   Operation 31 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln91 = store i16 %sext_ln60, i16 %p_Val2_s" [src/QRD.cpp:91]   --->   Operation 32 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln91 = store i16 %y_V_10, i16 %y_V_4" [src/QRD.cpp:91]   --->   Operation 33 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln91 = store i16 %x_V_3, i16 %r_V_16" [src/QRD.cpp:91]   --->   Operation 34 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln91 = br void %ap_fixed_base.exit" [src/QRD.cpp:91]   --->   Operation 35 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [src/QRD.cpp:91]   --->   Operation 36 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln91 = icmp_eq  i4 %k_1, i4 10" [src/QRD.cpp:91]   --->   Operation 37 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln91 = add i4 %k_1, i4 1" [src/QRD.cpp:91]   --->   Operation 39 'add' 'add_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split20, void %_ifconv" [src/QRD.cpp:91]   --->   Operation 40 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_16_load_1 = load i16 %r_V_16"   --->   Operation 41 'load' 'r_V_16_load_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%y_V_4_load = load i16 %y_V_4"   --->   Operation 42 'load' 'y_V_4_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %k_1" [src/QRD.cpp:91]   --->   Operation 43 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.42ns)   --->   "%call_ln1548 = call void @CORDIC_V_Pipeline_VITIS_LOOP_94_2, i16 %y_V_4_load, i16 %r_V_16_load_1, i4 %k_1, i16 %temp_y_V_2_loc, i16 %temp_x_V_2_loc"   --->   Operation 44 'call' 'call_ln1548' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_V_4_load, i32 15"   --->   Operation 45 'bitselect' 'tmp_411' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr i8 %cordic_phase_V, i64 0, i64 %zext_ln91"   --->   Operation 46 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%cordic_phase_V_load = load i4 %cordic_phase_V_addr"   --->   Operation 47 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln91)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln91 = store i4 %add_ln91, i4 %k" [src/QRD.cpp:91]   --->   Operation 48 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_16_load = load i16 %r_V_16"   --->   Operation 49 'load' 'r_V_16_load' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i16 %r_V_16_load"   --->   Operation 50 'sext' 'sext_ln1168' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 51 'mul' 'r_V' <Predicate = (icmp_ln91)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_load_2 = load i16 %p_Val2_s"   --->   Operation 52 'load' 'p_Val2_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.72ns)   --->   "%call_ln1548 = call void @CORDIC_V_Pipeline_VITIS_LOOP_94_2, i16 %y_V_4_load, i16 %r_V_16_load_1, i4 %k_1, i16 %temp_y_V_2_loc, i16 %temp_x_V_2_loc"   --->   Operation 53 'call' 'call_ln1548' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/2] (0.67ns)   --->   "%cordic_phase_V_load = load i4 %cordic_phase_V_addr"   --->   Operation 54 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %cordic_phase_V_load"   --->   Operation 55 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.85ns)   --->   "%z_V_2 = sub i16 %p_Val2_load_2, i16 %zext_ln712"   --->   Operation 56 'sub' 'z_V_2' <Predicate = (tmp_411)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.85ns)   --->   "%z_V_3 = add i16 %zext_ln712, i16 %p_Val2_load_2"   --->   Operation 57 'add' 'z_V_3' <Predicate = (!tmp_411)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.35ns)   --->   "%z_V_4 = select i1 %tmp_411, i16 %z_V_2, i16 %z_V_3"   --->   Operation 58 'select' 'z_V_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln1548 = store i16 %z_V_4, i16 %p_Val2_s"   --->   Operation 59 'store' 'store_ln1548' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.63>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/QRD.cpp:86]   --->   Operation 60 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%temp_y_V_2_loc_load = load i16 %temp_y_V_2_loc"   --->   Operation 61 'load' 'temp_y_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%temp_x_V_2_loc_load = load i16 %temp_x_V_2_loc"   --->   Operation 62 'load' 'temp_x_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.85ns)   --->   "%x_V_4 = sub i16 %r_V_16_load_1, i16 %temp_y_V_2_loc_load"   --->   Operation 63 'sub' 'x_V_4' <Predicate = (tmp_411)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.85ns)   --->   "%y_V_11 = add i16 %temp_x_V_2_loc_load, i16 %y_V_4_load"   --->   Operation 64 'add' 'y_V_11' <Predicate = (tmp_411)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.85ns)   --->   "%x_V_5 = add i16 %temp_y_V_2_loc_load, i16 %r_V_16_load_1"   --->   Operation 65 'add' 'x_V_5' <Predicate = (!tmp_411)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.85ns)   --->   "%y_V_12 = sub i16 %y_V_4_load, i16 %temp_x_V_2_loc_load"   --->   Operation 66 'sub' 'y_V_12' <Predicate = (!tmp_411)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.35ns)   --->   "%x_V_6 = select i1 %tmp_411, i16 %x_V_4, i16 %x_V_5"   --->   Operation 67 'select' 'x_V_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.35ns)   --->   "%y_V_13 = select i1 %tmp_411, i16 %y_V_11, i16 %y_V_12"   --->   Operation 68 'select' 'y_V_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln1548 = store i16 %y_V_13, i16 %y_V_4"   --->   Operation 69 'store' 'store_ln1548' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln1548 = store i16 %x_V_6, i16 %r_V_16"   --->   Operation 70 'store' 'store_ln1548' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.53>
ST_5 : Operation 72 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 72 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 3> <Delay = 0.53>
ST_6 : Operation 73 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 73 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 4> <Delay = 8.07>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_load = load i16 %p_Val2_s"   --->   Operation 74 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 75 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i25 %r_V"   --->   Operation 76 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.03ns)   --->   "%icmp_ln938 = icmp_eq  i25 %r_V, i25 0"   --->   Operation 77 'icmp' 'icmp_ln938' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %r_V, i32 24"   --->   Operation 78 'bitselect' 'p_Result_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.93ns)   --->   "%tmp_V = sub i24 0, i24 %trunc_ln1168"   --->   Operation 79 'sub' 'tmp_V' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.32ns)   --->   "%tmp_V_9 = select i1 %p_Result_245, i24 %tmp_V, i24 %trunc_ln1168"   --->   Operation 80 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln940 = sext i24 %tmp_V_9"   --->   Operation 81 'sext' 'sext_ln940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_246 = partselect i32 @llvm.part.select.i32, i32 %sext_ln940, i32 31, i32 0"   --->   Operation 82 'partselect' 'p_Result_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_246, i1 1"   --->   Operation 83 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.01ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 84 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 85 'add' 'lsb_index' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 86 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.99ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_404, i31 0"   --->   Operation 87 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %sext_ln940"   --->   Operation 88 'zext' 'zext_ln960' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 89 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.78ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 90 'sub' 'sub_ln950' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 91 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 92 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 93 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_3 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 94 'or' 'or_ln952_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %sext_ln940, i32 %or_ln952_3"   --->   Operation 95 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 96 'icmp' 'icmp_ln952' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 97 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_405, i1 1"   --->   Operation 98 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln940, i32 %lsb_index"   --->   Operation 99 'bitselect' 'p_Result_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.99ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 100 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_4 = and i1 %p_Result_247, i1 %xor_ln952"   --->   Operation 101 'and' 'and_ln952_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.01ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 102 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 103 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 104 'shl' 'shl_ln962' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_247"   --->   Operation 105 'select' 'select_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 106 'add' 'add_ln961' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 107 'zext' 'zext_ln961' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 108 'lshr' 'lshr_ln961' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_4"   --->   Operation 109 'select' 'select_ln961' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 110 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 111 'zext' 'zext_ln964' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_13 = add i64 %m, i64 %zext_ln964"   --->   Operation 112 'add' 'm_13' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%m_20 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_13, i32 1, i32 63"   --->   Operation 113 'partselect' 'm_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_20"   --->   Operation 114 'zext' 'zext_ln965' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_13, i32 54"   --->   Operation 115 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.38ns)   --->   "%select_ln946 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 116 'select' 'select_ln946' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 117 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 16, i11 %trunc_ln946"   --->   Operation 118 'sub' 'sub_ln968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 119 'add' 'add_ln968' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_245, i11 %add_ln968"   --->   Operation 120 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_248 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 121 'partset' 'p_Result_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_248"   --->   Operation 122 'bitcast' 'bitcast_ln746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.42ns)   --->   "%output_o1 = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 123 'select' 'output_o1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.10ns)   --->   "%icmp_ln938_2 = icmp_eq  i16 %p_Val2_load, i16 0"   --->   Operation 124 'icmp' 'icmp_ln938_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_load, i32 15"   --->   Operation 125 'bitselect' 'p_Result_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.85ns)   --->   "%tmp_V_7 = sub i16 0, i16 %p_Val2_load"   --->   Operation 126 'sub' 'tmp_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.35ns)   --->   "%tmp_V_10 = select i1 %p_Result_249, i16 %tmp_V_7, i16 %p_Val2_load"   --->   Operation 127 'select' 'tmp_V_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln940 = zext i16 %tmp_V_10"   --->   Operation 128 'zext' 'zext_ln940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_239 = partselect i17 @llvm.part.select.i17, i17 %zext_ln940, i32 16, i32 0"   --->   Operation 129 'partselect' 'p_Result_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_250 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 32767, i17 %p_Result_239"   --->   Operation 130 'bitconcatenate' 'p_Result_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_250, i1 1"   --->   Operation 131 'cttz' 'l_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.01ns)   --->   "%sub_ln947_2 = sub i32 17, i32 %l_2"   --->   Operation 132 'sub' 'sub_ln947_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln947_2"   --->   Operation 133 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.01ns)   --->   "%lsb_index_2 = add i32 %sub_ln947_2, i32 4294967243"   --->   Operation 134 'add' 'lsb_index_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 135 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.99ns)   --->   "%icmp_ln949_2 = icmp_sgt  i31 %tmp_408, i31 0"   --->   Operation 136 'icmp' 'icmp_ln949_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln950_2 = trunc i32 %sub_ln947_2"   --->   Operation 137 'trunc' 'trunc_ln950_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.78ns)   --->   "%sub_ln950_2 = sub i5 7, i5 %trunc_ln950_2"   --->   Operation 138 'sub' 'sub_ln950_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950_2 = zext i5 %sub_ln950_2"   --->   Operation 139 'zext' 'zext_ln950_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950_2 = lshr i17 131071, i17 %zext_ln950_2"   --->   Operation 140 'lshr' 'lshr_ln950_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_241 = and i17 %zext_ln940, i17 %lshr_ln950_2"   --->   Operation 141 'and' 'p_Result_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (1.10ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i17 %p_Result_241, i17 0"   --->   Operation 142 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln952_5)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 143 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln952_5)   --->   "%xor_ln952_2 = xor i1 %tmp_409, i1 1"   --->   Operation 144 'xor' 'xor_ln952_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln952_5)   --->   "%and_ln949 = and i1 %icmp_ln949_2, i1 %icmp_ln950"   --->   Operation 145 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.86ns)   --->   "%add_ln952 = add i17 %trunc_ln947, i17 131019"   --->   Operation 146 'add' 'add_ln952' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln952_5)   --->   "%p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %zext_ln940, i17 %add_ln952"   --->   Operation 147 'bitselect' 'p_Result_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln952_5)   --->   "%a = or i1 %p_Result_242, i1 %and_ln949"   --->   Operation 148 'or' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln960_2 = zext i16 %tmp_V_10"   --->   Operation 149 'zext' 'zext_ln960_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.99ns)   --->   "%icmp_ln961_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 150 'icmp' 'icmp_ln961_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (1.01ns)   --->   "%add_ln961_2 = add i32 %sub_ln947_2, i32 4294967242"   --->   Operation 151 'add' 'add_ln961_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln961_2 = zext i32 %add_ln961_2"   --->   Operation 152 'zext' 'zext_ln961_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%lshr_ln961_2 = lshr i64 %zext_ln960_2, i64 %zext_ln961_2"   --->   Operation 153 'lshr' 'lshr_ln961_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (1.01ns)   --->   "%sub_ln962_2 = sub i32 54, i32 %sub_ln947_2"   --->   Operation 154 'sub' 'sub_ln962_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln962_2 = zext i32 %sub_ln962_2"   --->   Operation 155 'zext' 'zext_ln962_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%shl_ln962_2 = shl i64 %zext_ln960_2, i64 %zext_ln962_2"   --->   Operation 156 'shl' 'shl_ln962_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln952_5 = and i1 %a, i1 %xor_ln952_2"   --->   Operation 157 'and' 'and_ln952_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%m_17 = select i1 %icmp_ln961_2, i64 %lshr_ln961_2, i64 %shl_ln962_2"   --->   Operation 158 'select' 'm_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln964_2 = zext i1 %and_ln952_5"   --->   Operation 159 'zext' 'zext_ln964_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_18 = add i64 %m_17, i64 %zext_ln964_2"   --->   Operation 160 'add' 'm_18' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%m_21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_18, i32 1, i32 63"   --->   Operation 161 'partselect' 'm_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln965_2 = zext i63 %m_21"   --->   Operation 162 'zext' 'zext_ln965_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_18, i32 54"   --->   Operation 163 'bitselect' 'p_Result_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.38ns)   --->   "%select_ln946_1 = select i1 %p_Result_243, i11 1023, i11 1022"   --->   Operation 164 'select' 'select_ln946_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln946_2 = trunc i32 %l_2"   --->   Operation 165 'trunc' 'trunc_ln946_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968_1 = sub i11 9, i11 %trunc_ln946_2"   --->   Operation 166 'sub' 'sub_ln968_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln968_2 = add i11 %sub_ln968_1, i11 %select_ln946_1"   --->   Operation 167 'add' 'add_ln968_2' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_249, i11 %add_ln968_2"   --->   Operation 168 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_251 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965_2, i12 %tmp_s, i32 52, i32 63"   --->   Operation 169 'partset' 'p_Result_251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln746_2 = bitcast i64 %p_Result_251"   --->   Operation 170 'bitcast' 'bitcast_ln746_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.42ns)   --->   "%output_o2 = select i1 %icmp_ln938_2, i64 0, i64 %bitcast_ln746_2"   --->   Operation 171 'select' 'output_o2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i64 %output_o1" [src/QRD.cpp:113]   --->   Operation 172 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i64 %output_o2" [src/QRD.cpp:113]   --->   Operation 173 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln113 = ret i128 %mrv_1" [src/QRD.cpp:113]   --->   Operation 174 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_V_16              (alloca           ) [ 01111000]
y_V_4               (alloca           ) [ 01111000]
p_Val2_s            (alloca           ) [ 01111111]
k                   (alloca           ) [ 01111000]
y_in_read           (read             ) [ 00000000]
x_in_read           (read             ) [ 00000000]
temp_x_V_2_loc      (alloca           ) [ 00111000]
temp_y_V_2_loc      (alloca           ) [ 00111000]
tmp_400             (bitselect        ) [ 00000000]
x_V                 (sub              ) [ 00000000]
y_V                 (sub              ) [ 00000000]
x_V_1               (select           ) [ 00000000]
y_V_8               (select           ) [ 00000000]
tmp_401             (bitselect        ) [ 00000000]
select_ln1548       (select           ) [ 00000000]
tmp_402             (bitselect        ) [ 00000000]
x_V_2               (sub              ) [ 00000000]
y_V_9               (sub              ) [ 00000000]
z_V                 (select           ) [ 00000000]
z_V_1               (select           ) [ 00000000]
sext_ln60           (sext             ) [ 00000000]
y_V_10              (select           ) [ 00000000]
x_V_3               (select           ) [ 00000000]
store_ln91          (store            ) [ 00000000]
store_ln91          (store            ) [ 00000000]
store_ln91          (store            ) [ 00000000]
store_ln91          (store            ) [ 00000000]
br_ln91             (br               ) [ 00000000]
k_1                 (load             ) [ 00010000]
icmp_ln91           (icmp             ) [ 00111000]
empty               (speclooptripcount) [ 00000000]
add_ln91            (add              ) [ 00000000]
br_ln91             (br               ) [ 00000000]
r_V_16_load_1       (load             ) [ 00011000]
y_V_4_load          (load             ) [ 00011000]
zext_ln91           (zext             ) [ 00000000]
tmp_411             (bitselect        ) [ 00011000]
cordic_phase_V_addr (getelementptr    ) [ 00010000]
store_ln91          (store            ) [ 00000000]
r_V_16_load         (load             ) [ 00000000]
sext_ln1168         (sext             ) [ 00000111]
p_Val2_load_2       (load             ) [ 00000000]
call_ln1548         (call             ) [ 00000000]
cordic_phase_V_load (load             ) [ 00000000]
zext_ln712          (zext             ) [ 00000000]
z_V_2               (sub              ) [ 00000000]
z_V_3               (add              ) [ 00000000]
z_V_4               (select           ) [ 00000000]
store_ln1548        (store            ) [ 00000000]
specloopname_ln86   (specloopname     ) [ 00000000]
temp_y_V_2_loc_load (load             ) [ 00000000]
temp_x_V_2_loc_load (load             ) [ 00000000]
x_V_4               (sub              ) [ 00000000]
y_V_11              (add              ) [ 00000000]
x_V_5               (add              ) [ 00000000]
y_V_12              (sub              ) [ 00000000]
x_V_6               (select           ) [ 00000000]
y_V_13              (select           ) [ 00000000]
store_ln1548        (store            ) [ 00000000]
store_ln1548        (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
p_Val2_load         (load             ) [ 00000000]
r_V                 (mul              ) [ 00000000]
trunc_ln1168        (trunc            ) [ 00000000]
icmp_ln938          (icmp             ) [ 00000000]
p_Result_245        (bitselect        ) [ 00000000]
tmp_V               (sub              ) [ 00000000]
tmp_V_9             (select           ) [ 00000000]
sext_ln940          (sext             ) [ 00000000]
p_Result_246        (partselect       ) [ 00000000]
l                   (cttz             ) [ 00000000]
sub_ln947           (sub              ) [ 00000000]
lsb_index           (add              ) [ 00000000]
tmp_404             (partselect       ) [ 00000000]
icmp_ln949          (icmp             ) [ 00000000]
zext_ln960          (zext             ) [ 00000000]
trunc_ln950         (trunc            ) [ 00000000]
sub_ln950           (sub              ) [ 00000000]
zext_ln950          (zext             ) [ 00000000]
lshr_ln950          (lshr             ) [ 00000000]
shl_ln952           (shl              ) [ 00000000]
or_ln952_3          (or               ) [ 00000000]
and_ln952           (and              ) [ 00000000]
icmp_ln952          (icmp             ) [ 00000000]
tmp_405             (bitselect        ) [ 00000000]
xor_ln952           (xor              ) [ 00000000]
p_Result_247        (bitselect        ) [ 00000000]
icmp_ln961          (icmp             ) [ 00000000]
and_ln952_4         (and              ) [ 00000000]
sub_ln962           (sub              ) [ 00000000]
zext_ln962          (zext             ) [ 00000000]
shl_ln962           (shl              ) [ 00000000]
select_ln949        (select           ) [ 00000000]
add_ln961           (add              ) [ 00000000]
zext_ln961          (zext             ) [ 00000000]
lshr_ln961          (lshr             ) [ 00000000]
select_ln961        (select           ) [ 00000000]
m                   (select           ) [ 00000000]
zext_ln964          (zext             ) [ 00000000]
m_13                (add              ) [ 00000000]
m_20                (partselect       ) [ 00000000]
zext_ln965          (zext             ) [ 00000000]
p_Result_s          (bitselect        ) [ 00000000]
select_ln946        (select           ) [ 00000000]
trunc_ln946         (trunc            ) [ 00000000]
sub_ln968           (sub              ) [ 00000000]
add_ln968           (add              ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
p_Result_248        (partset          ) [ 00000000]
bitcast_ln746       (bitcast          ) [ 00000000]
output_o1           (select           ) [ 00000000]
icmp_ln938_2        (icmp             ) [ 00000000]
p_Result_249        (bitselect        ) [ 00000000]
tmp_V_7             (sub              ) [ 00000000]
tmp_V_10            (select           ) [ 00000000]
zext_ln940          (zext             ) [ 00000000]
p_Result_239        (partselect       ) [ 00000000]
p_Result_250        (bitconcatenate   ) [ 00000000]
l_2                 (cttz             ) [ 00000000]
sub_ln947_2         (sub              ) [ 00000000]
trunc_ln947         (trunc            ) [ 00000000]
lsb_index_2         (add              ) [ 00000000]
tmp_408             (partselect       ) [ 00000000]
icmp_ln949_2        (icmp             ) [ 00000000]
trunc_ln950_2       (trunc            ) [ 00000000]
sub_ln950_2         (sub              ) [ 00000000]
zext_ln950_2        (zext             ) [ 00000000]
lshr_ln950_2        (lshr             ) [ 00000000]
p_Result_241        (and              ) [ 00000000]
icmp_ln950          (icmp             ) [ 00000000]
tmp_409             (bitselect        ) [ 00000000]
xor_ln952_2         (xor              ) [ 00000000]
and_ln949           (and              ) [ 00000000]
add_ln952           (add              ) [ 00000000]
p_Result_242        (bitselect        ) [ 00000000]
a                   (or               ) [ 00000000]
zext_ln960_2        (zext             ) [ 00000000]
icmp_ln961_2        (icmp             ) [ 00000000]
add_ln961_2         (add              ) [ 00000000]
zext_ln961_2        (zext             ) [ 00000000]
lshr_ln961_2        (lshr             ) [ 00000000]
sub_ln962_2         (sub              ) [ 00000000]
zext_ln962_2        (zext             ) [ 00000000]
shl_ln962_2         (shl              ) [ 00000000]
and_ln952_5         (and              ) [ 00000000]
m_17                (select           ) [ 00000000]
zext_ln964_2        (zext             ) [ 00000000]
m_18                (add              ) [ 00000000]
m_21                (partselect       ) [ 00000000]
zext_ln965_2        (zext             ) [ 00000000]
p_Result_243        (bitselect        ) [ 00000000]
select_ln946_1      (select           ) [ 00000000]
trunc_ln946_2       (trunc            ) [ 00000000]
sub_ln968_1         (sub              ) [ 00000000]
add_ln968_2         (add              ) [ 00000000]
tmp_s               (bitconcatenate   ) [ 00000000]
p_Result_251        (partset          ) [ 00000000]
bitcast_ln746_2     (bitcast          ) [ 00000000]
output_o2           (select           ) [ 00000000]
mrv                 (insertvalue      ) [ 00000000]
mrv_1               (insertvalue      ) [ 00000000]
ret_ln113           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CORDIC_V_Pipeline_VITIS_LOOP_94_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i17"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="r_V_16_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_V_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_V_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Val2_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="k_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="temp_x_V_2_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_x_V_2_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp_y_V_2_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_y_V_2_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_in_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_in_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="cordic_phase_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_V_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="0" index="3" bw="4" slack="0"/>
<pin id="178" dir="0" index="4" bw="16" slack="1"/>
<pin id="179" dir="0" index="5" bw="16" slack="1"/>
<pin id="180" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1548/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_16_load_1/2 r_V_16_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="2"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_2/3 p_Val2_load/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_400_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_400/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="x_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="y_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_V_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="y_V_8_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_8/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_401_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_401/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln1548_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1548/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_402_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_402/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="x_V_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_V_2/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="y_V_9_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V_9/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="z_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="12" slack="0"/>
<pin id="264" dir="0" index="2" bw="12" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="z_V_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln60_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="y_V_10_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_10/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="x_V_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="0"/>
<pin id="293" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V_3/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln91_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln91_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln91_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln91_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="k_1_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="1"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln91_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln91_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="y_V_4_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_V_4_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln91_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_411_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_411/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln91_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="1"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln1168_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln712_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="z_V_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z_V_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="z_V_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_V_3/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="z_V_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="16" slack="0"/>
<pin id="379" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V_4/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln1548_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="2"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1548/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="temp_y_V_2_loc_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="3"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_y_V_2_loc_load/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="temp_x_V_2_loc_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="3"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_x_V_2_loc_load/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="x_V_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="2"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_V_4/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="y_V_11_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_11/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="x_V_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="2"/>
<pin id="406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_5/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="y_V_12_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V_12/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="x_V_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="2"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="16" slack="0"/>
<pin id="417" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V_6/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="y_V_13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="16" slack="0"/>
<pin id="424" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_13/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln1548_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="3"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1548/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln1548_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="3"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1548/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln1168_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="25" slack="0"/>
<pin id="439" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1168/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln938_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="25" slack="0"/>
<pin id="442" dir="0" index="1" bw="25" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_245_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="25" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_245/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="24" slack="0"/>
<pin id="455" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_V_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="24" slack="0"/>
<pin id="461" dir="0" index="2" bw="24" slack="0"/>
<pin id="462" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln940_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="24" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln940/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_246_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="24" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="1" slack="0"/>
<pin id="475" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_246/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="l_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln947_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lsb_index_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_404_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="0" index="3" bw="6" slack="0"/>
<pin id="505" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_404/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln949_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="0" index="1" bw="31" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln960_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="24" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln950_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln950_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="6" slack="0"/>
<pin id="527" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln950_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="lshr_ln950_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln952_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln952_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln952_3/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln952_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln952_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln952/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_405_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_405/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln952_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Result_247_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="24" slack="0"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_247/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln961_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="and_ln952_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952_4/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sub_ln962_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln962_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln962_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln949_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln949/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln961_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="7" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln961_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="lshr_ln961_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln961_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln961/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="m_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="0" index="2" bw="64" slack="0"/>
<pin id="650" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln964_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="m_13_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="m_20_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="63" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="7" slack="0"/>
<pin id="669" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_20/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln965_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="63" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Result_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="0" index="2" bw="7" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln946_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="11" slack="0"/>
<pin id="689" dir="0" index="2" bw="11" slack="0"/>
<pin id="690" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln946_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/7 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln968_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="0" index="1" bw="11" slack="0"/>
<pin id="701" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln968_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="0"/>
<pin id="706" dir="0" index="1" bw="11" slack="0"/>
<pin id="707" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="0" index="2" bw="11" slack="0"/>
<pin id="714" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_Result_248_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="0"/>
<pin id="720" dir="0" index="1" bw="63" slack="0"/>
<pin id="721" dir="0" index="2" bw="12" slack="0"/>
<pin id="722" dir="0" index="3" bw="7" slack="0"/>
<pin id="723" dir="0" index="4" bw="7" slack="0"/>
<pin id="724" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_248/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="bitcast_ln746_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln746/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="output_o1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="64" slack="0"/>
<pin id="737" dir="0" index="2" bw="64" slack="0"/>
<pin id="738" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_o1/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln938_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938_2/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Result_249_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="16" slack="0"/>
<pin id="751" dir="0" index="2" bw="5" slack="0"/>
<pin id="752" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_249/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_V_7_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="16" slack="0"/>
<pin id="759" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_7/7 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_V_10_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="0" index="2" bw="16" slack="0"/>
<pin id="766" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_10/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln940_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln940/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_Result_239_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="17" slack="0"/>
<pin id="776" dir="0" index="1" bw="16" slack="0"/>
<pin id="777" dir="0" index="2" bw="6" slack="0"/>
<pin id="778" dir="0" index="3" bw="1" slack="0"/>
<pin id="779" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_239/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_Result_250_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="0" index="2" bw="17" slack="0"/>
<pin id="788" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_250/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="l_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_2/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sub_ln947_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_2/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln947_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/7 "/>
</bind>
</comp>

<comp id="810" class="1004" name="lsb_index_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_2/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_408_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="31" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="0" index="3" bw="6" slack="0"/>
<pin id="821" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_408/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln949_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="31" slack="0"/>
<pin id="828" dir="0" index="1" bw="31" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949_2/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln950_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950_2/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sub_ln950_2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="0"/>
<pin id="838" dir="0" index="1" bw="5" slack="0"/>
<pin id="839" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950_2/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln950_2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950_2/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="lshr_ln950_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="5" slack="0"/>
<pin id="849" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950_2/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Result_241_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="17" slack="0"/>
<pin id="854" dir="0" index="1" bw="17" slack="0"/>
<pin id="855" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_241/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="icmp_ln950_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="0"/>
<pin id="860" dir="0" index="1" bw="16" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_409_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="0" index="2" bw="6" slack="0"/>
<pin id="868" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_409/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="xor_ln952_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952_2/7 "/>
</bind>
</comp>

<comp id="878" class="1004" name="and_ln949_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln952_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="17" slack="0"/>
<pin id="886" dir="0" index="1" bw="7" slack="0"/>
<pin id="887" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln952/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_Result_242_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="16" slack="0"/>
<pin id="893" dir="0" index="2" bw="17" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_242/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="a_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln960_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="0"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960_2/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="icmp_ln961_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961_2/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln961_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="7" slack="0"/>
<pin id="917" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961_2/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln961_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961_2/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="lshr_ln961_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961_2/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sub_ln962_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962_2/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln962_2_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962_2/7 "/>
</bind>
</comp>

<comp id="940" class="1004" name="shl_ln962_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962_2/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="and_ln952_5_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952_5/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="m_17_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="64" slack="0"/>
<pin id="955" dir="0" index="2" bw="64" slack="0"/>
<pin id="956" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_17/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="zext_ln964_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964_2/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="m_18_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_18/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="m_21_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="63" slack="0"/>
<pin id="972" dir="0" index="1" bw="64" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="0" index="3" bw="7" slack="0"/>
<pin id="975" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_21/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln965_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="63" slack="0"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965_2/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Result_243_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="64" slack="0"/>
<pin id="987" dir="0" index="2" bw="7" slack="0"/>
<pin id="988" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_243/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="select_ln946_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="11" slack="0"/>
<pin id="995" dir="0" index="2" bw="11" slack="0"/>
<pin id="996" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946_1/7 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln946_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946_2/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sub_ln968_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="0"/>
<pin id="1006" dir="0" index="1" bw="11" slack="0"/>
<pin id="1007" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968_1/7 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln968_2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="0" index="1" bw="11" slack="0"/>
<pin id="1013" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968_2/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_s_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="11" slack="0"/>
<pin id="1020" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="p_Result_251_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="64" slack="0"/>
<pin id="1026" dir="0" index="1" bw="63" slack="0"/>
<pin id="1027" dir="0" index="2" bw="12" slack="0"/>
<pin id="1028" dir="0" index="3" bw="7" slack="0"/>
<pin id="1029" dir="0" index="4" bw="7" slack="0"/>
<pin id="1030" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_251/7 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="bitcast_ln746_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="0"/>
<pin id="1038" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln746_2/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="output_o2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="64" slack="0"/>
<pin id="1043" dir="0" index="2" bw="64" slack="0"/>
<pin id="1044" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_o2/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="mrv_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="128" slack="0"/>
<pin id="1050" dir="0" index="1" bw="64" slack="0"/>
<pin id="1051" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="mrv_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="128" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="1060" class="1007" name="grp_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="0"/>
<pin id="1063" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="r_V_16_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="0"/>
<pin id="1071" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="y_V_4_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="0"/>
<pin id="1078" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="p_Val2_s_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="0"/>
<pin id="1085" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1090" class="1005" name="k_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="4" slack="0"/>
<pin id="1092" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1097" class="1005" name="temp_x_V_2_loc_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_V_2_loc "/>
</bind>
</comp>

<comp id="1103" class="1005" name="temp_y_V_2_loc_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="1"/>
<pin id="1105" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_y_V_2_loc "/>
</bind>
</comp>

<comp id="1109" class="1005" name="k_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="1"/>
<pin id="1111" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="r_V_16_load_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="1"/>
<pin id="1119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16_load_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_411_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_411 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="cordic_phase_V_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="1"/>
<pin id="1136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="sext_ln1168_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="25" slack="1"/>
<pin id="1141" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="148" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="148" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="154" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="189" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="197" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="148" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="189" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="154" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="203" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="148" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="209" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="209" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="217" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="225" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="241" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="261" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="233" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="241" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="255" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="217" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="241" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="249" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="209" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="277" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="281" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="289" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="317" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="340"><net_src comp="317" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="333" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="327" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="182" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="167" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="186" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="359" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="186" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="369" pin="2"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="387" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="390" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="393" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="403" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="398" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="408" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="413" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="50" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="437" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="445" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="437" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="470" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="62" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="480" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="6" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="514"><net_src comp="500" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="466" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="488" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="70" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="6" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="494" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="534" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="466" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="56" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="494" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="74" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="466" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="494" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="494" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="56" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="578" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="572" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="76" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="488" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="516" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="510" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="558" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="578" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="488" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="78" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="516" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="586" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="614" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="592" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="586" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="632" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="608" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="638" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="646" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="6" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="82" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="84" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="658" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="76" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="86" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="88" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="480" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="90" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="686" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="92" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="445" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="704" pin="2"/><net_sink comp="710" pin=2"/></net>

<net id="725"><net_src comp="94" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="674" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="710" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="96" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="729"><net_src comp="82" pin="0"/><net_sink comp="718" pin=4"/></net>

<net id="733"><net_src comp="718" pin="5"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="440" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="98" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="730" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="186" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="16" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="12" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="186" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="14" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="16" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="186" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="748" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="186" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="102" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="56" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="789"><net_src comp="104" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="106" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="774" pin="4"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="58" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="784" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="60" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="804"><net_src comp="108" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="792" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="800" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="64" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="822"><net_src comp="66" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="810" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="6" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="825"><net_src comp="54" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="830"><net_src comp="816" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="68" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="800" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="110" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="112" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="770" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="114" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="869"><net_src comp="74" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="810" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="54" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="864" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="60" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="826" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="858" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="806" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="116" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="118" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="770" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="884" pin="2"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="890" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="878" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="762" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="810" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="56" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="800" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="78" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="904" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="76" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="800" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="904" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="898" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="872" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="908" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="924" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="940" pin="2"/><net_sink comp="952" pin=2"/></net>

<net id="963"><net_src comp="946" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="952" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="960" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="976"><net_src comp="80" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="964" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="6" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="82" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="983"><net_src comp="970" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="84" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="964" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="76" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="997"><net_src comp="984" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="86" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="88" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1003"><net_src comp="792" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="120" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="992" pin="3"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="92" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="748" pin="3"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=2"/></net>

<net id="1031"><net_src comp="94" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="980" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="1016" pin="3"/><net_sink comp="1024" pin=2"/></net>

<net id="1034"><net_src comp="96" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1035"><net_src comp="82" pin="0"/><net_sink comp="1024" pin=4"/></net>

<net id="1039"><net_src comp="1024" pin="5"/><net_sink comp="1036" pin=0"/></net>

<net id="1045"><net_src comp="742" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="98" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=2"/></net>

<net id="1052"><net_src comp="122" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="734" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1040" pin="3"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="355" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="38" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1066"><net_src comp="1060" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="1067"><net_src comp="1060" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="1072"><net_src comp="124" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1079"><net_src comp="128" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1082"><net_src comp="1076" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1086"><net_src comp="132" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1089"><net_src comp="1083" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1093"><net_src comp="136" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1096"><net_src comp="1090" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1100"><net_src comp="140" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1106"><net_src comp="144" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1112"><net_src comp="317" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="1120"><net_src comp="182" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1130"><net_src comp="342" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1133"><net_src comp="1127" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1137"><net_src comp="160" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1142"><net_src comp="355" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="1060" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_phase_V | {}
 - Input state : 
	Port: CORDIC_V : x_in | {1 }
	Port: CORDIC_V : y_in | {1 }
	Port: CORDIC_V : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
		x_V_1 : 1
		y_V_8 : 1
		select_ln1548 : 1
		tmp_402 : 2
		x_V_2 : 2
		y_V_9 : 2
		z_V : 1
		z_V_1 : 3
		sext_ln60 : 4
		y_V_10 : 3
		x_V_3 : 3
		store_ln91 : 1
		store_ln91 : 5
		store_ln91 : 4
		store_ln91 : 4
	State 2
		icmp_ln91 : 1
		add_ln91 : 1
		br_ln91 : 2
		zext_ln91 : 1
		call_ln1548 : 1
		tmp_411 : 1
		cordic_phase_V_addr : 2
		cordic_phase_V_load : 3
		store_ln91 : 2
		sext_ln1168 : 1
		r_V : 2
	State 3
		zext_ln712 : 1
		z_V_2 : 2
		z_V_3 : 2
		z_V_4 : 3
		store_ln1548 : 4
	State 4
		x_V_4 : 1
		y_V_11 : 1
		x_V_5 : 1
		y_V_12 : 1
		x_V_6 : 2
		y_V_13 : 2
		store_ln1548 : 3
		store_ln1548 : 3
	State 5
	State 6
	State 7
		trunc_ln1168 : 1
		icmp_ln938 : 1
		p_Result_245 : 1
		tmp_V : 2
		tmp_V_9 : 3
		sext_ln940 : 4
		p_Result_246 : 5
		l : 6
		sub_ln947 : 7
		lsb_index : 8
		tmp_404 : 9
		icmp_ln949 : 10
		zext_ln960 : 5
		trunc_ln950 : 8
		sub_ln950 : 9
		zext_ln950 : 10
		lshr_ln950 : 11
		shl_ln952 : 9
		or_ln952_3 : 12
		and_ln952 : 12
		icmp_ln952 : 12
		tmp_405 : 9
		xor_ln952 : 10
		p_Result_247 : 9
		icmp_ln961 : 9
		and_ln952_4 : 10
		sub_ln962 : 8
		zext_ln962 : 9
		shl_ln962 : 10
		select_ln949 : 13
		add_ln961 : 8
		zext_ln961 : 9
		lshr_ln961 : 10
		select_ln961 : 14
		m : 11
		zext_ln964 : 15
		m_13 : 16
		m_20 : 17
		zext_ln965 : 18
		p_Result_s : 17
		select_ln946 : 18
		trunc_ln946 : 7
		sub_ln968 : 8
		add_ln968 : 19
		tmp : 20
		p_Result_248 : 21
		bitcast_ln746 : 22
		output_o1 : 23
		icmp_ln938_2 : 1
		p_Result_249 : 1
		tmp_V_7 : 1
		tmp_V_10 : 2
		zext_ln940 : 3
		p_Result_239 : 4
		p_Result_250 : 5
		l_2 : 6
		sub_ln947_2 : 7
		trunc_ln947 : 8
		lsb_index_2 : 8
		tmp_408 : 9
		icmp_ln949_2 : 10
		trunc_ln950_2 : 8
		sub_ln950_2 : 9
		zext_ln950_2 : 10
		lshr_ln950_2 : 11
		p_Result_241 : 12
		icmp_ln950 : 12
		tmp_409 : 9
		xor_ln952_2 : 10
		and_ln949 : 13
		add_ln952 : 9
		p_Result_242 : 10
		a : 13
		zext_ln960_2 : 3
		icmp_ln961_2 : 9
		add_ln961_2 : 8
		zext_ln961_2 : 9
		lshr_ln961_2 : 10
		sub_ln962_2 : 8
		zext_ln962_2 : 9
		shl_ln962_2 : 10
		and_ln952_5 : 13
		m_17 : 11
		zext_ln964_2 : 13
		m_18 : 14
		m_21 : 15
		zext_ln965_2 : 16
		p_Result_243 : 15
		select_ln946_1 : 16
		trunc_ln946_2 : 7
		sub_ln968_1 : 8
		add_ln968_2 : 17
		tmp_s : 18
		p_Result_251 : 19
		bitcast_ln746_2 : 20
		output_o2 : 21
		mrv : 24
		mrv_1 : 25
		ret_ln113 : 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 x_V_1_fu_209                 |    0    |    0    |    16   |
|          |                 y_V_8_fu_217                 |    0    |    0    |    16   |
|          |             select_ln1548_fu_233             |    0    |    0    |    11   |
|          |                  z_V_fu_261                  |    0    |    0    |    11   |
|          |                 z_V_1_fu_269                 |    0    |    0    |    11   |
|          |                 y_V_10_fu_281                |    0    |    0    |    16   |
|          |                 x_V_3_fu_289                 |    0    |    0    |    16   |
|          |                 z_V_4_fu_375                 |    0    |    0    |    16   |
|          |                 x_V_6_fu_413                 |    0    |    0    |    16   |
|  select  |                 y_V_13_fu_420                |    0    |    0    |    16   |
|          |                tmp_V_9_fu_458                |    0    |    0    |    24   |
|          |              select_ln949_fu_614             |    0    |    0    |    2    |
|          |              select_ln961_fu_638             |    0    |    0    |    2    |
|          |                   m_fu_646                   |    0    |    0    |    64   |
|          |              select_ln946_fu_686             |    0    |    0    |    10   |
|          |               output_o1_fu_734               |    0    |    0    |    64   |
|          |                tmp_V_10_fu_762               |    0    |    0    |    16   |
|          |                  m_17_fu_952                 |    0    |    0    |    64   |
|          |             select_ln946_1_fu_992            |    0    |    0    |    10   |
|          |               output_o2_fu_1040              |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln91_fu_327               |    0    |    0    |    12   |
|          |                 z_V_3_fu_369                 |    0    |    0    |    23   |
|          |                 y_V_11_fu_398                |    0    |    0    |    23   |
|          |                 x_V_5_fu_403                 |    0    |    0    |    23   |
|          |               lsb_index_fu_494               |    0    |    0    |    39   |
|          |               add_ln961_fu_622               |    0    |    0    |    39   |
|    add   |                  m_13_fu_658                 |    0    |    0    |    71   |
|          |               add_ln968_fu_704               |    0    |    0    |    17   |
|          |              lsb_index_2_fu_810              |    0    |    0    |    39   |
|          |               add_ln952_fu_884               |    0    |    0    |    24   |
|          |              add_ln961_2_fu_914              |    0    |    0    |    39   |
|          |                  m_18_fu_964                 |    0    |    0    |    71   |
|          |              add_ln968_2_fu_1010             |    0    |    0    |    17   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  x_V_fu_197                  |    0    |    0    |    23   |
|          |                  y_V_fu_203                  |    0    |    0    |    23   |
|          |                 x_V_2_fu_249                 |    0    |    0    |    23   |
|          |                 y_V_9_fu_255                 |    0    |    0    |    23   |
|          |                 z_V_2_fu_363                 |    0    |    0    |    23   |
|          |                 x_V_4_fu_393                 |    0    |    0    |    23   |
|          |                 y_V_12_fu_408                |    0    |    0    |    23   |
|          |                 tmp_V_fu_452                 |    0    |    0    |    31   |
|    sub   |               sub_ln947_fu_488               |    0    |    0    |    39   |
|          |               sub_ln950_fu_524               |    0    |    0    |    13   |
|          |               sub_ln962_fu_598               |    0    |    0    |    39   |
|          |               sub_ln968_fu_698               |    0    |    0    |    17   |
|          |                tmp_V_7_fu_756                |    0    |    0    |    23   |
|          |              sub_ln947_2_fu_800              |    0    |    0    |    39   |
|          |              sub_ln950_2_fu_836              |    0    |    0    |    12   |
|          |              sub_ln962_2_fu_930              |    0    |    0    |    39   |
|          |              sub_ln968_1_fu_1004             |    0    |    0    |    17   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               shl_ln952_fu_540               |    0    |    0    |    96   |
|    shl   |               shl_ln962_fu_608               |    0    |    0    |    96   |
|          |              shl_ln962_2_fu_940              |    0    |    0    |    96   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               lshr_ln950_fu_534              |    0    |    0    |    13   |
|   lshr   |               lshr_ln961_fu_632              |    0    |    0    |    96   |
|          |              lshr_ln950_2_fu_846             |    0    |    0    |    11   |
|          |              lshr_ln961_2_fu_924             |    0    |    0    |    96   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               icmp_ln91_fu_321               |    0    |    0    |    9    |
|          |               icmp_ln938_fu_440              |    0    |    0    |    16   |
|          |               icmp_ln949_fu_510              |    0    |    0    |    19   |
|          |               icmp_ln952_fu_558              |    0    |    0    |    20   |
|   icmp   |               icmp_ln961_fu_586              |    0    |    0    |    20   |
|          |              icmp_ln938_2_fu_742             |    0    |    0    |    13   |
|          |              icmp_ln949_2_fu_826             |    0    |    0    |    19   |
|          |               icmp_ln950_fu_858              |    0    |    0    |    13   |
|          |              icmp_ln961_2_fu_908             |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173 |    0    |    40   |    21   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               and_ln952_fu_552               |    0    |    0    |    32   |
|          |              and_ln952_4_fu_592              |    0    |    0    |    2    |
|    and   |              p_Result_241_fu_852             |    0    |    0    |    17   |
|          |               and_ln949_fu_878               |    0    |    0    |    2    |
|          |              and_ln952_5_fu_946              |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|    or    |               or_ln952_3_fu_546              |    0    |    0    |    32   |
|          |                   a_fu_898                   |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |               xor_ln952_fu_572               |    0    |    0    |    2    |
|          |              xor_ln952_2_fu_872              |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_1060                 |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   read   |             y_in_read_read_fu_148            |    0    |    0    |    0    |
|          |             x_in_read_read_fu_154            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                tmp_400_fu_189                |    0    |    0    |    0    |
|          |                tmp_401_fu_225                |    0    |    0    |    0    |
|          |                tmp_402_fu_241                |    0    |    0    |    0    |
|          |                tmp_411_fu_342                |    0    |    0    |    0    |
|          |              p_Result_245_fu_445             |    0    |    0    |    0    |
| bitselect|                tmp_405_fu_564                |    0    |    0    |    0    |
|          |              p_Result_247_fu_578             |    0    |    0    |    0    |
|          |               p_Result_s_fu_678              |    0    |    0    |    0    |
|          |              p_Result_249_fu_748             |    0    |    0    |    0    |
|          |                tmp_409_fu_864                |    0    |    0    |    0    |
|          |              p_Result_242_fu_890             |    0    |    0    |    0    |
|          |              p_Result_243_fu_984             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln60_fu_277               |    0    |    0    |    0    |
|   sext   |              sext_ln1168_fu_355              |    0    |    0    |    0    |
|          |               sext_ln940_fu_466              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln91_fu_337               |    0    |    0    |    0    |
|          |               zext_ln712_fu_359              |    0    |    0    |    0    |
|          |               zext_ln960_fu_516              |    0    |    0    |    0    |
|          |               zext_ln950_fu_530              |    0    |    0    |    0    |
|          |               zext_ln962_fu_604              |    0    |    0    |    0    |
|          |               zext_ln961_fu_628              |    0    |    0    |    0    |
|          |               zext_ln964_fu_654              |    0    |    0    |    0    |
|   zext   |               zext_ln965_fu_674              |    0    |    0    |    0    |
|          |               zext_ln940_fu_770              |    0    |    0    |    0    |
|          |              zext_ln950_2_fu_842             |    0    |    0    |    0    |
|          |              zext_ln960_2_fu_904             |    0    |    0    |    0    |
|          |              zext_ln961_2_fu_920             |    0    |    0    |    0    |
|          |              zext_ln962_2_fu_936             |    0    |    0    |    0    |
|          |              zext_ln964_2_fu_960             |    0    |    0    |    0    |
|          |              zext_ln965_2_fu_980             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              trunc_ln1168_fu_437             |    0    |    0    |    0    |
|          |              trunc_ln950_fu_520              |    0    |    0    |    0    |
|   trunc  |              trunc_ln946_fu_694              |    0    |    0    |    0    |
|          |              trunc_ln947_fu_806              |    0    |    0    |    0    |
|          |             trunc_ln950_2_fu_832             |    0    |    0    |    0    |
|          |             trunc_ln946_2_fu_1000            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              p_Result_246_fu_470             |    0    |    0    |    0    |
|          |                tmp_404_fu_500                |    0    |    0    |    0    |
|partselect|                  m_20_fu_664                 |    0    |    0    |    0    |
|          |              p_Result_239_fu_774             |    0    |    0    |    0    |
|          |                tmp_408_fu_816                |    0    |    0    |    0    |
|          |                  m_21_fu_970                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   cttz   |                   l_fu_480                   |    0    |    0    |    0    |
|          |                  l_2_fu_792                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  tmp_fu_710                  |    0    |    0    |    0    |
|bitconcatenate|              p_Result_250_fu_784             |    0    |    0    |    0    |
|          |                 tmp_s_fu_1016                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  partset |              p_Result_248_fu_718             |    0    |    0    |    0    |
|          |             p_Result_251_fu_1024             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|insertvalue|                  mrv_fu_1048                 |    0    |    0    |    0    |
|          |                 mrv_1_fu_1054                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    1    |    40   |   2099  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|cordic_phase_V_addr_reg_1134|    4   |
|        k_1_reg_1109        |    4   |
|         k_reg_1090         |    4   |
|      p_Val2_s_reg_1083     |   16   |
|   r_V_16_load_1_reg_1117   |   16   |
|       r_V_16_reg_1069      |   16   |
|    sext_ln1168_reg_1139    |   25   |
|   temp_x_V_2_loc_reg_1097  |   16   |
|   temp_y_V_2_loc_reg_1103  |   16   |
|      tmp_411_reg_1127      |    1   |
|       y_V_4_reg_1076       |   16   |
+----------------------------+--------+
|            Total           |   134  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_167              |  p0  |   2  |   4  |    8   ||    9    |
| grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173 |  p2  |   2  |  16  |   32   ||    9    |
| grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173 |  p3  |   2  |   4  |    8   ||    9    |
|                  grp_fu_1060                 |  p0  |   2  |  16  |   32   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   80   ||  1.708  ||    36   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   40   |  2099  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   134  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   174  |  2135  |
+-----------+--------+--------+--------+--------+
