Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/XILINX/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ROM_behav xil_defaultlib.tb_ROM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BJT
Compiling module xil_defaultlib.bluex_v_2_1_BJT_0_0
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.bluex_v_2_1_PC_0_0
Compiling module xil_defaultlib.alu_ex
Compiling module xil_defaultlib.bluex_v_2_1_alu_ex_0_0
Compiling module xil_defaultlib.aux_ex
Compiling module xil_defaultlib.bluex_v_2_1_aux_ex_0_0
Compiling module xil_defaultlib.aux_id
Compiling module xil_defaultlib.bluex_v_2_1_aux_id_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.bluex_v_2_1_controller_0_0
Compiling module xil_defaultlib.decoder_id
Compiling module xil_defaultlib.bluex_v_2_1_decoder_id_0_0
Compiling module xil_defaultlib.demux_id
Compiling module xil_defaultlib.bluex_v_2_1_demux_id_0_0
Compiling module xil_defaultlib.reg_heap_id
Compiling module xil_defaultlib.bluex_v_2_1_reg_heap_id_0_0
Compiling module xil_defaultlib.reg_wb
Compiling module xil_defaultlib.bluex_v_2_1_reg_wb_0_0
Compiling module xil_defaultlib.wrapper_mem
Compiling module xil_defaultlib.bluex_v_2_1_wrapper_mem_0_0
Compiling module xil_defaultlib.bluex_v_2_1
Compiling module xil_defaultlib.bluex_v_2_1_wrapper
Compiling module xil_defaultlib.tb_ROM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ROM_behav
