Classic Timing Analyzer report for scheme1
Wed Mar 11 16:53:12 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.055 ns    ; D2    ; inst2 ; --         ; D4       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.822 ns   ; inst3 ; Q3    ; D4         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.154 ns   ; D3    ; inst3 ; --         ; D4       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; D4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 1.055 ns   ; D2   ; inst2 ; D4       ;
; N/A   ; None         ; 0.963 ns   ; D0   ; inst  ; D4       ;
; N/A   ; None         ; 0.488 ns   ; D1   ; inst1 ; D4       ;
; N/A   ; None         ; 0.206 ns   ; D3   ; inst3 ; D4       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 11.822 ns  ; inst3 ; Q3 ; D4         ;
; N/A   ; None         ; 11.147 ns  ; inst1 ; Q1 ; D4         ;
; N/A   ; None         ; 10.991 ns  ; inst2 ; Q2 ; D4         ;
; N/A   ; None         ; 10.615 ns  ; inst  ; Q0 ; D4         ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.154 ns ; D3   ; inst3 ; D4       ;
; N/A           ; None        ; -0.436 ns ; D1   ; inst1 ; D4       ;
; N/A           ; None        ; -0.911 ns ; D0   ; inst  ; D4       ;
; N/A           ; None        ; -1.003 ns ; D2   ; inst2 ; D4       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 11 16:53:12 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scheme1 -c scheme1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "D4" is an undefined clock
Info: No valid register-to-register data paths exist for clock "D4"
Info: tsu for register "inst2" (data pin = "D2", clock pin = "D4") is 1.055 ns
    Info: + Longest pin to register delay is 7.954 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'D2'
        Info: 2: + IC(6.364 ns) + CELL(0.115 ns) = 7.954 ns; Loc. = LC_X16_Y9_N2; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 1.590 ns ( 19.99 % )
        Info: Total interconnect delay = 6.364 ns ( 80.01 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "D4" to destination register is 6.936 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 4; CLK Node = 'D4'
        Info: 2: + IC(4.750 ns) + CELL(0.711 ns) = 6.936 ns; Loc. = LC_X16_Y9_N2; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 2.186 ns ( 31.52 % )
        Info: Total interconnect delay = 4.750 ns ( 68.48 % )
Info: tco from clock "D4" to destination pin "Q3" through register "inst3" is 11.822 ns
    Info: + Longest clock path from clock "D4" to source register is 6.898 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 4; CLK Node = 'D4'
        Info: 2: + IC(4.712 ns) + CELL(0.711 ns) = 6.898 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 2.186 ns ( 31.69 % )
        Info: Total interconnect delay = 4.712 ns ( 68.31 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'
        Info: 2: + IC(2.592 ns) + CELL(2.108 ns) = 4.700 ns; Loc. = PIN_124; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 2.108 ns ( 44.85 % )
        Info: Total interconnect delay = 2.592 ns ( 55.15 % )
Info: th for register "inst3" (data pin = "D3", clock pin = "D4") is -0.154 ns
    Info: + Longest clock path from clock "D4" to destination register is 6.898 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 4; CLK Node = 'D4'
        Info: 2: + IC(4.712 ns) + CELL(0.711 ns) = 6.898 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 2.186 ns ( 31.69 % )
        Info: Total interconnect delay = 4.712 ns ( 68.31 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.067 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_53; Fanout = 1; PIN Node = 'D3'
        Info: 2: + IC(5.477 ns) + CELL(0.115 ns) = 7.067 ns; Loc. = LC_X15_Y1_N2; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.590 ns ( 22.50 % )
        Info: Total interconnect delay = 5.477 ns ( 77.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Wed Mar 11 16:53:12 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


