

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         2.08MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8fec329691f41713f50dcf8bc0c1af16  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_i72qpR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DYv57f"
Running: cat _ptx_DYv57f | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_OMXKQE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_OMXKQE --output-file  /dev/null 2> _ptx_DYv57finfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DYv57f _ptx2_OMXKQE _ptx_DYv57finfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93089
gpu_sim_insn = 1245376
gpu_ipc =      13.3783
gpu_tot_sim_cycle = 317775
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9190
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2544
partiton_reqs_in_parallel = 2047958
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4447
partiton_reqs_in_parallel_util = 2047958
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93089
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2604 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=9293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511145	W0_Scoreboard:638689	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 8431 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 317517 
mrq_lat_table:181 	34 	39 	92 	45 	124 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	132 	23 	23 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	562 	1103 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[1]:         0         0         0         0         0         0         0        15         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      4580      4584     11445     11447     93011     93016         0     64579         0     54277     14050         0 
dram[1]:         0         0         0         0      4580      4584     11445     61366     64570     93015         0         0     51680         0         0         0 
dram[2]:         0         0         0         0      4580      4584     11445     11448     93011     57705     64576         0         0         0     84579         0 
dram[3]:         0         0         0         0      4580      4582     11445     11448     57707     93015         0         0         0     46748         0         0 
dram[4]:         0         0         0         0      4580      4581     11445     11449     64573     93016         0         0     50172         0     84353       789 
dram[5]:         0     84582         0         0      4580      4581     11445     11448     93039     93015         0     47604     48460     50926     14313      4839 
dram[6]:         0         0         0         0      4580      4581     11445     11449     93011     93027     36565         0         0         0         0         0 
dram[7]:         0         0         0         0     68230      4584     11445     11448     93039     93015         0         0     49316         0         0         0 
dram[8]:         0         0         0         0      4580      4584     11445     11449     93012     93027     46035         0         0         0         0         0 
dram[9]:         0     92819         0         0      4580      4584     11445     11448     64572     93016         0         0     54275         0         0         0 
dram[10]:         0         0         0         0      4580      4584     11445     11449     93012     93027         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan  5.000000  5.000000 16.000000 16.000000  2.000000  2.000000      -nan  2.000000      -nan  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan      -nan      -nan  5.000000  5.000000 16.000000  6.000000  4.000000  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000  2.000000  6.000000  2.000000      -nan      -nan      -nan  2.000000      -nan 
dram[3]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  1.000000      -nan  1.500000  1.000000 
dram[5]:      -nan  2.000000      -nan      -nan  6.000000  6.000000 16.000000 16.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[6]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  4.000000  6.000000 16.000000 16.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  2.000000      -nan      -nan  6.000000  6.000000 16.000000 16.000000  3.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 560/92 = 6.086957
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         5         5        16        16         2         2         0         1         0         1         2         0 
dram[1]:         0         0         0         0         5         5        16        17         3         2         0         0         1         0         0         0 
dram[2]:         0         0         0         0         6         6        16        16         2         4         1         0         0         0         1         0 
dram[3]:         0         0         0         0         6         6        16        16         3         2         0         0         0         1         0         0 
dram[4]:         0         0         0         0         6         6        16        16         3         2         0         0         1         0         2         1 
dram[5]:         0         1         0         0         6         6        16        16         1         1         0         1         1         1         1         1 
dram[6]:         0         0         0         0         6         6        16        16         1         1         1         0         0         0         0         0 
dram[7]:         0         0         0         0         7         6        16        16         1         1         0         0         1         0         0         0 
dram[8]:         0         0         0         0         6         6        16        16         1         1         1         0         0         0         0         0 
dram[9]:         0         1         0         0         6         6        16        16         2         1         0         0         1         0         0         0 
dram[10]:         0         0         0         0         6         6        16        16         1         1         0         0         0         0         0         0 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[1]:         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         2         1         0         0         0         1         0 
dram[3]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         1         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         1         0         0         0         0         0         0         1         0         0         0         1         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none      none      none       14967     15049     39669     39897      1323      1212    none        8818    none        4103     11484    none  
dram[1]:     none      none      none      none       15035     15118     39664     36890      4205      1210    none      none         250    none      none      none  
dram[2]:     none      none      none      none       15070     15138     39694     39838      1329      4296      7961    none      none      none       16360    none  
dram[3]:     none      none      none      none       15023     15120     39708     39849      3556      1226    none      none      none         352    none      none  
dram[4]:     none      none      none      none       15019     15109     39710     39894      4417      1205    none      none         352    none       11412         0
dram[5]:     none       17543    none      none       15034     15141     39675     39845      1290      1098    none         352       352       250         0         0
dram[6]:     none      none      none      none       15020     15093     37089     37252      1353      1320     11647    none      none      none      none      none  
dram[7]:     none      none      none      none       14293     15104     37119     37215      1304      1109    none      none         352    none      none      none  
dram[8]:     none      none      none      none       15001     15085     37114     37201      1349      1324     10367    none      none      none      none      none  
dram[9]:     none       20857    none      none       15007     15104     37087     37189      4664      1113    none      none        3246    none      none      none  
dram[10]:     none      none      none      none       14988     15064     37099     37206      1349      1324    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0         0         0      3777      3798     10637     10709       354       350         0     17637         0      8206     10421         0
dram[1]:          0         0         0         0      3784      3806     10652     25891     14205       350         0         0       250         0         0         0
dram[2]:          0         0         0         0      3798      3823     10672     10716       356     13452     15923         0         0         0     32720         0
dram[3]:          0         0         0         0      3801      3828     10670     10717     11622       358         0         0         0       352         0         0
dram[4]:          0         0         0         0      3797      3819     10675     10742     15064       348         0         0       352         0     34236         0
dram[5]:          0     35087         0         0      3801      3830     10642     10705       352       312         0       352       352       250         0         0
dram[6]:          0         0         0         0      3801      3813     10639     10692       354       352     11647         0         0         0         0         0
dram[7]:          0         0         0         0     24177      3821     10635     10690       356       316         0         0       352         0         0         0
dram[8]:          0         0         0         0      3788      3812     10650     10689       354       353      9457         0         0         0         0         0
dram[9]:          0     41714         0         0      3795      3818     10634     10681     12699       316         0         0      6492         0         0         0
dram[10]:          0         0         0         0      3789      3807     10638     10681       354       353         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172633 n_act=11 n_pre=1 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=653 dram_eff=0.6309
bk0: 4a 172832i bk1: 0a 172851i bk2: 0a 172852i bk3: 0a 172852i bk4: 20a 172801i bk5: 20a 172767i bk6: 64a 172715i bk7: 64a 172596i bk8: 8a 172813i bk9: 8a 172822i bk10: 0a 172850i bk11: 4a 172825i bk12: 0a 172850i bk13: 4a 172824i bk14: 8a 172798i bk15: 0a 172848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0125657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172642 n_act=9 n_pre=2 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=580 dram_eff=0.6828
bk0: 0a 172851i bk1: 0a 172852i bk2: 0a 172852i bk3: 0a 172852i bk4: 20a 172802i bk5: 20a 172771i bk6: 64a 172716i bk7: 68a 172533i bk8: 12a 172795i bk9: 8a 172821i bk10: 0a 172847i bk11: 0a 172848i bk12: 4a 172830i bk13: 0a 172848i bk14: 0a 172849i bk15: 0a 172851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0121029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172631 n_act=8 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.002453
n_activity=582 dram_eff=0.7285
bk0: 0a 172850i bk1: 0a 172854i bk2: 0a 172854i bk3: 0a 172854i bk4: 24a 172794i bk5: 24a 172753i bk6: 64a 172712i bk7: 64a 172599i bk8: 8a 172812i bk9: 16a 172771i bk10: 4a 172815i bk11: 0a 172847i bk12: 0a 172847i bk13: 0a 172849i bk14: 4a 172824i bk15: 0a 172849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172643 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=529 dram_eff=0.7599
bk0: 0a 172850i bk1: 0a 172852i bk2: 0a 172852i bk3: 0a 172853i bk4: 24a 172794i bk5: 24a 172749i bk6: 64a 172713i bk7: 64a 172601i bk8: 12a 172805i bk9: 8a 172815i bk10: 0a 172849i bk11: 0a 172849i bk12: 0a 172849i bk13: 4a 172831i bk14: 0a 172849i bk15: 0a 172850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172626 n_act=10 n_pre=1 n_req=55 n_rd=212 n_write=2 bw_util=0.002476
n_activity=669 dram_eff=0.6398
bk0: 0a 172847i bk1: 0a 172851i bk2: 0a 172851i bk3: 0a 172853i bk4: 24a 172794i bk5: 24a 172749i bk6: 64a 172716i bk7: 64a 172601i bk8: 12a 172804i bk9: 8a 172822i bk10: 0a 172849i bk11: 0a 172850i bk12: 4a 172830i bk13: 0a 172850i bk14: 8a 172793i bk15: 4a 172828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0130864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172630 n_act=12 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.002418
n_activity=708 dram_eff=0.5904
bk0: 0a 172850i bk1: 4a 172827i bk2: 0a 172851i bk3: 0a 172851i bk4: 24a 172791i bk5: 24a 172747i bk6: 64a 172709i bk7: 64a 172599i bk8: 4a 172832i bk9: 4a 172832i bk10: 0a 172850i bk11: 4a 172830i bk12: 4a 172830i bk13: 4a 172831i bk14: 4a 172830i bk15: 4a 172831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0121955
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172656 n_act=7 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=476 dram_eff=0.7899
bk0: 0a 172850i bk1: 0a 172852i bk2: 0a 172852i bk3: 0a 172854i bk4: 24a 172795i bk5: 24a 172747i bk6: 64a 172716i bk7: 64a 172609i bk8: 4a 172828i bk9: 4a 172830i bk10: 4a 172829i bk11: 0a 172847i bk12: 0a 172848i bk13: 0a 172850i bk14: 0a 172850i bk15: 0a 172850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112351
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172649 n_act=8 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002233
n_activity=548 dram_eff=0.7044
bk0: 0a 172851i bk1: 0a 172853i bk2: 0a 172853i bk3: 0a 172854i bk4: 28a 172757i bk5: 24a 172750i bk6: 64a 172708i bk7: 64a 172606i bk8: 4a 172830i bk9: 4a 172830i bk10: 0a 172848i bk11: 0a 172848i bk12: 4a 172830i bk13: 0a 172849i bk14: 0a 172851i bk15: 0a 172851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104425
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172656 n_act=7 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=474 dram_eff=0.7932
bk0: 0a 172850i bk1: 0a 172852i bk2: 0a 172852i bk3: 0a 172854i bk4: 24a 172795i bk5: 24a 172753i bk6: 64a 172708i bk7: 64a 172611i bk8: 4a 172829i bk9: 4a 172831i bk10: 4a 172829i bk11: 0a 172848i bk12: 0a 172848i bk13: 0a 172850i bk14: 0a 172850i bk15: 0a 172850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0103731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172644 n_act=8 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=561 dram_eff=0.7094
bk0: 0a 172851i bk1: 4a 172827i bk2: 0a 172851i bk3: 0a 172853i bk4: 24a 172793i bk5: 24a 172750i bk6: 64a 172712i bk7: 64a 172606i bk8: 8a 172810i bk9: 4a 172830i bk10: 0a 172849i bk11: 0a 172850i bk12: 4a 172824i bk13: 0a 172849i bk14: 0a 172850i bk15: 0a 172851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00997969
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172851 n_nop=172661 n_act=6 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=434 dram_eff=0.8479
bk0: 0a 172851i bk1: 0a 172853i bk2: 0a 172853i bk3: 0a 172853i bk4: 24a 172795i bk5: 24a 172752i bk6: 64a 172707i bk7: 64a 172609i bk8: 4a 172828i bk9: 4a 172830i bk10: 0a 172848i bk11: 0a 172849i bk12: 0a 172849i bk13: 0a 172850i bk14: 0a 172851i bk15: 0a 172851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.010726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146, Miss = 26, Miss_rate = 0.178, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 127, Miss = 28, Miss_rate = 0.220, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 123, Miss = 27, Miss_rate = 0.220, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4482
	minimum = 6
	maximum = 96
Network latency average = 18.1685
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 15.9433
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476965
	minimum = 0.000365244 (at node 0)
	maximum = 0.0007842 (at node 28)
Accepted packet rate average = 0.000476965
	minimum = 0.000365244 (at node 0)
	maximum = 0.0007842 (at node 28)
Injected flit rate average = 0.000745849
	minimum = 0.000365244 (at node 0)
	maximum = 0.00180473 (at node 36)
Accepted flit rate average= 0.000745849
	minimum = 0.000494153 (at node 41)
	maximum = 0.00152543 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4482 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.1685 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 15.9433 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476965 (1 samples)
	minimum = 0.000365244 (1 samples)
	maximum = 0.0007842 (1 samples)
Accepted packet rate average = 0.000476965 (1 samples)
	minimum = 0.000365244 (1 samples)
	maximum = 0.0007842 (1 samples)
Injected flit rate average = 0.000745849 (1 samples)
	minimum = 0.000365244 (1 samples)
	maximum = 0.00180473 (1 samples)
Accepted flit rate average = 0.000745849 (1 samples)
	minimum = 0.000494153 (1 samples)
	maximum = 0.00152543 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 9293 (inst/sec)
gpgpu_simulation_rate = 2371 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2060
gpu_sim_insn = 1114192
gpu_ipc =     540.8699
gpu_tot_sim_cycle = 541985
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3536
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8023
partiton_reqs_in_parallel = 44897
partiton_reqs_in_parallel_total    = 2047958
partiton_level_parallism =      21.7947
partiton_level_parallism_total  =       3.8615
partiton_reqs_in_parallel_util = 44897
partiton_reqs_in_parallel_util_total    = 2047958
gpu_sim_cycle_parition_util = 2060
gpu_tot_sim_cycle_parition_util    = 93089
partiton_level_parallism_util =      21.7947
partiton_level_parallism_util_total  =      21.9956
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      98.2809 GB/Sec
L2_BW_total  =       0.7618 GB/Sec
gpu_total_sim_rate=16734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 313
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20297	W0_Idle:4535245	W0_Scoreboard:666181	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 3961 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 541941 
mrq_lat_table:419 	66 	73 	118 	89 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	364 	2002 	37 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	517 	129 	116 	4 	1736 	42 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	896 	1676 	1324 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	3 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[1]:         0         0         0         0         0         0         0        15         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      4580      4584     11445     11447     93011     93016      1021     64579         0     54277     14050         0 
dram[1]:         0         0         0         0      4580      4584     11445     61366     64570     93015      1016      1023     51680         0         0         0 
dram[2]:         0         0         0         0      4580      4584     11445     11448     93011     57705     64576       985         0         0     84579         0 
dram[3]:         0         0         0         0      4580      4582     11445     11448     57707     93015       987       991         0     46748         0         0 
dram[4]:         0         0         0         0      4580      4581     11445     11449     64573     93016       975      1026     50172         0     84353       789 
dram[5]:         0     84582         0         0      4580      4581     11445     11448     93039     93015       987     47604     48460     50926     14313      4839 
dram[6]:         0         0         0         0      4580      4581     11445     11449     93011     93027     36565      1035         0         0       292      1103 
dram[7]:         0         0         0         0     68230      4584     11445     11448     93039     93015      1035      1037     49316         0         0         0 
dram[8]:         0         0         0         0      4580      4584     11445     11449     93012     93027     46035      1035      1573         0         0         0 
dram[9]:         0     92819         0         0      4580      4584     11445     11448     64572     93016      1043      1046     54275         0         0         0 
dram[10]:         0         0         0         0      4580      4584     11445     11449     93012     93027      1036      1039         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan  5.000000  5.000000 16.000000 16.000000 16.000000 16.000000  9.000000 10.000000      -nan  2.000000  1.000000      -nan 
dram[1]:      -nan      -nan      -nan      -nan  5.000000  5.000000 16.000000  6.000000 17.000000 16.000000  9.000000  9.000000  1.000000      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 16.000000 18.000000 10.000000  9.000000      -nan      -nan  2.000000      -nan 
dram[3]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 17.000000 16.000000  9.000000  9.000000      -nan  1.000000      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 17.000000 16.000000  9.000000  9.000000  1.000000      -nan  1.500000  1.000000 
dram[5]:      -nan  2.000000      -nan      -nan  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  9.000000 10.000000  1.000000  1.000000  1.000000  1.000000 
dram[6]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000 10.000000  9.000000      -nan      -nan  1.000000  1.000000 
dram[7]:      -nan      -nan      -nan      -nan  4.000000  6.000000 16.000000 16.000000 16.000000 16.000000  9.000000  9.000000  1.000000      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  4.500000  8.000000  7.000000      -nan      -nan      -nan 
dram[9]:      -nan  2.000000      -nan      -nan  6.000000  6.000000 16.000000 16.000000 17.000000 16.000000  8.000000  8.000000  2.000000      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.000000  8.000000      -nan      -nan      -nan      -nan 
average row locality = 1073/113 = 9.495575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         5         5        16        16        16        16         9         9         0         1         2         0 
dram[1]:         0         0         0         0         5         5        16        17        16        16         9         9         1         0         0         0 
dram[2]:         0         0         0         0         6         6        16        16        16        16         9         9         0         0         1         0 
dram[3]:         0         0         0         0         6         6        16        16        16        16         9         9         0         1         0         0 
dram[4]:         0         0         0         0         6         6        16        16        16        16         9         9         1         0         2         1 
dram[5]:         0         1         0         0         6         6        16        16        16        16         9        10         1         1         1         1 
dram[6]:         0         0         0         0         6         6        16        16        16        16        10         9         0         0         1         1 
dram[7]:         0         0         0         0         7         6        16        16        16        16         9         9         1         0         0         0 
dram[8]:         0         0         0         0         6         6        16        16        16        16         9         8         1         0         0         0 
dram[9]:         0         1         0         0         6         6        16        16        16        16         8         8         1         0         0         0 
dram[10]:         0         0         0         0         6         6        16        16        16        16         8         8         0         0         0         0 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/92 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[1]:         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         2         1         0         0         0         1         0 
dram[3]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         1         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         1         0         0         0         0         0         0         1         0         0         0         1         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none      none      none       15013     15049     39669     39897      1371      1438      1480      3053    none        4103     11484    none  
dram[1]:     none      none      none      none       15035     15118     39678     36890      2050      1407      1428      1529       380    none      none      none  
dram[2]:     none      none      none      none       15070     15138     39694     39838      1382      2442      2789      1355    none      none       16360    none  
dram[3]:     none      none      none      none       15023     15120     39708     39849      1944      1343      1370      1504    none         584    none      none  
dram[4]:     none      none      none      none       15019     15109     39710     39894      2052      1288      1328      1450       584    none       11412         0
dram[5]:     none       17543    none      none       15034     15141     39675     39845      1320      1395      1349      1322       584       482         0         0
dram[6]:     none      none      none      none       15020     15093     37103     37252      1486      1482      2547      1604    none      none           0         0
dram[7]:     none      none      none      none       14293     15104     37119     37215      1458      1477      1508      1582       584    none      none      none  
dram[8]:     none      none      none      none       15001     15085     37114     37201      1350      1343      2567      1613       240    none      none      none  
dram[9]:     none       20857    none      none       15007     15104     37101     37189      1997      1341      1527      1551      3246    none      none      none  
dram[10]:     none      none      none      none       14988     15103     37113     37221      1428      1362      1465      1440    none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0         0         0      3777      3798     10637     10709       417       440       475     17637         0      8206     10421         0
dram[1]:          0         0         0         0      3784      3806     10652     25891     14205       456       465       516       250         0         0         0
dram[2]:          0         0         0         0      3798      3823     10672     10716       445     13452     15923       507         0         0     32720         0
dram[3]:          0         0         0         0      3801      3828     10670     10717     11622       432       484       514         0       352         0         0
dram[4]:          0         0         0         0      3797      3819     10675     10742     15064       405       435       461       352         0     34236         0
dram[5]:          0     35087         0         0      3801      3830     10642     10705       390       419       448       469       352       250         0         0
dram[6]:          0         0         0         0      3801      3813     10639     10692       430       472     11647       529         0         0         0         0
dram[7]:          0         0         0         0     24177      3821     10635     10690       441       491       488       547       352         0         0         0
dram[8]:          0         0         0         0      3788      3812     10650     10689       458       455      9457       516       242         0         0         0
dram[9]:          0     41714         0         0      3795      3818     10634     10681     12699       465       515       522      6492         0         0         0
dram[10]:          0         0         0         0      3789      3807     10638     10681       473       439       479       483         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176276 n_act=12 n_pre=1 n_req=98 n_rd=384 n_write=2 bw_util=0.00437
n_activity=1053 dram_eff=0.7331
bk0: 4a 176655i bk1: 0a 176674i bk2: 0a 176676i bk3: 0a 176676i bk4: 20a 176626i bk5: 20a 176592i bk6: 64a 176540i bk7: 64a 176421i bk8: 64a 176507i bk9: 64a 176411i bk10: 36a 176408i bk11: 36a 176351i bk12: 0a 176673i bk13: 4a 176647i bk14: 8a 176621i bk15: 0a 176671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0265516
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176284 n_act=11 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.004279
n_activity=1006 dram_eff=0.7515
bk0: 0a 176675i bk1: 0a 176676i bk2: 0a 176676i bk3: 0a 176676i bk4: 20a 176626i bk5: 20a 176595i bk6: 64a 176541i bk7: 68a 176358i bk8: 64a 176522i bk9: 64a 176449i bk10: 36a 176423i bk11: 36a 176382i bk12: 4a 176652i bk13: 0a 176671i bk14: 0a 176672i bk15: 0a 176674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0234046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176282 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.004347
n_activity=983 dram_eff=0.7813
bk0: 0a 176673i bk1: 0a 176677i bk2: 0a 176678i bk3: 0a 176678i bk4: 24a 176618i bk5: 24a 176577i bk6: 64a 176537i bk7: 64a 176424i bk8: 64a 176521i bk9: 64a 176414i bk10: 36a 176399i bk11: 36a 176359i bk12: 0a 176670i bk13: 0a 176672i bk14: 4a 176647i bk15: 0a 176672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0163011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176285 n_act=9 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004313
n_activity=929 dram_eff=0.8202
bk0: 0a 176674i bk1: 0a 176676i bk2: 0a 176676i bk3: 0a 176677i bk4: 24a 176618i bk5: 24a 176573i bk6: 64a 176538i bk7: 64a 176426i bk8: 64a 176529i bk9: 64a 176430i bk10: 36a 176395i bk11: 36a 176350i bk12: 0a 176671i bk13: 4a 176654i bk14: 0a 176672i bk15: 0a 176673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0204613
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176268 n_act=12 n_pre=1 n_req=100 n_rd=392 n_write=2 bw_util=0.00446
n_activity=1097 dram_eff=0.7183
bk0: 0a 176670i bk1: 0a 176674i bk2: 0a 176675i bk3: 0a 176677i bk4: 24a 176618i bk5: 24a 176573i bk6: 64a 176542i bk7: 64a 176427i bk8: 64a 176515i bk9: 64a 176450i bk10: 36a 176429i bk11: 36a 176426i bk12: 4a 176652i bk13: 0a 176672i bk14: 8a 176615i bk15: 4a 176650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0182652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176261 n_act=13 n_pre=0 n_req=101 n_rd=400 n_write=1 bw_util=0.004539
n_activity=1152 dram_eff=0.6962
bk0: 0a 176674i bk1: 4a 176651i bk2: 0a 176675i bk3: 0a 176675i bk4: 24a 176615i bk5: 24a 176571i bk6: 64a 176533i bk7: 64a 176423i bk8: 64a 176535i bk9: 64a 176397i bk10: 36a 176413i bk11: 40a 176406i bk12: 4a 176654i bk13: 4a 176655i bk14: 4a 176654i bk15: 4a 176655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0226008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176277 n_act=10 n_pre=0 n_req=97 n_rd=388 n_write=0 bw_util=0.004392
n_activity=985 dram_eff=0.7878
bk0: 0a 176672i bk1: 0a 176674i bk2: 0a 176675i bk3: 0a 176678i bk4: 24a 176619i bk5: 24a 176571i bk6: 64a 176540i bk7: 64a 176433i bk8: 64a 176526i bk9: 64a 176424i bk10: 40a 176404i bk11: 36a 176376i bk12: 0a 176672i bk13: 0a 176676i bk14: 4a 176656i bk15: 4a 176553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.024763
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176279 n_act=10 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.004358
n_activity=1002 dram_eff=0.7685
bk0: 0a 176674i bk1: 0a 176676i bk2: 0a 176677i bk3: 0a 176678i bk4: 28a 176582i bk5: 24a 176575i bk6: 64a 176533i bk7: 64a 176431i bk8: 64a 176540i bk9: 64a 176408i bk10: 36a 176429i bk11: 36a 176392i bk12: 4a 176652i bk13: 0a 176672i bk14: 0a 176674i bk15: 0a 176674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.023014
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176282 n_act=10 n_pre=1 n_req=100 n_rd=376 n_write=6 bw_util=0.004324
n_activity=993 dram_eff=0.7694
bk0: 0a 176673i bk1: 0a 176675i bk2: 0a 176675i bk3: 0a 176677i bk4: 24a 176618i bk5: 24a 176578i bk6: 64a 176533i bk7: 64a 176436i bk8: 64a 176541i bk9: 64a 176429i bk10: 36a 176446i bk11: 32a 176425i bk12: 4a 176630i bk13: 0a 176673i bk14: 0a 176673i bk15: 0a 176673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181067
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176286 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.00429
n_activity=1005 dram_eff=0.7542
bk0: 0a 176675i bk1: 4a 176651i bk2: 0a 176675i bk3: 0a 176677i bk4: 24a 176617i bk5: 24a 176574i bk6: 64a 176536i bk7: 64a 176430i bk8: 64a 176530i bk9: 64a 176482i bk10: 32a 176490i bk11: 32a 176462i bk12: 4a 176647i bk13: 0a 176672i bk14: 0a 176674i bk15: 0a 176675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0141107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176675 n_nop=176299 n_act=8 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.004166
n_activity=862 dram_eff=0.8538
bk0: 0a 176675i bk1: 0a 176677i bk2: 0a 176677i bk3: 0a 176677i bk4: 24a 176619i bk5: 24a 176576i bk6: 64a 176531i bk7: 64a 176433i bk8: 64a 176513i bk9: 64a 176438i bk10: 32a 176470i bk11: 32a 176438i bk12: 0a 176673i bk13: 0a 176674i bk14: 0a 176675i bk15: 0a 176675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0153219

========= L2 cache stats =========
L2_cache_bank[0]: Access = 239, Miss = 49, Miss_rate = 0.205, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 221, Miss = 50, Miss_rate = 0.226, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[13]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 200, Miss = 48, Miss_rate = 0.240, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[17]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3152
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.6138
	minimum = 6
	maximum = 112
Network latency average = 17.2523
	minimum = 6
	maximum = 74
Slowest packet = 5074
Flit latency average = 17.8682
	minimum = 6
	maximum = 73
Slowest flit = 10876
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0207479
	minimum = 0.0160272 (at node 0)
	maximum = 0.0305974 (at node 40)
Accepted packet rate average = 0.0207479
	minimum = 0.0160272 (at node 0)
	maximum = 0.0305974 (at node 40)
Injected flit rate average = 0.0319378
	minimum = 0.0160272 (at node 0)
	maximum = 0.0811073 (at node 40)
Accepted flit rate average= 0.0319378
	minimum = 0.0223409 (at node 31)
	maximum = 0.057795 (at node 8)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.531 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104 (2 samples)
Network latency average = 17.7104 (2 samples)
	minimum = 6 (2 samples)
	maximum = 67 (2 samples)
Flit latency average = 16.9057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 66.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0106125 (2 samples)
	minimum = 0.00819622 (2 samples)
	maximum = 0.0156908 (2 samples)
Accepted packet rate average = 0.0106125 (2 samples)
	minimum = 0.00819622 (2 samples)
	maximum = 0.0156908 (2 samples)
Injected flit rate average = 0.0163418 (2 samples)
	minimum = 0.00819622 (2 samples)
	maximum = 0.041456 (2 samples)
Accepted flit rate average = 0.0163418 (2 samples)
	minimum = 0.0114175 (2 samples)
	maximum = 0.0296602 (2 samples)
Injected packet size average = 1.53987 (2 samples)
Accepted packet size average = 1.53987 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 16734 (inst/sec)
gpgpu_simulation_rate = 3843 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 141911
gpu_sim_insn = 1246472
gpu_ipc =       8.7835
gpu_tot_sim_cycle = 911118
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9578
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8023
partiton_reqs_in_parallel = 3122042
partiton_reqs_in_parallel_total    = 2092855
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7236
partiton_reqs_in_parallel_util = 3122042
partiton_reqs_in_parallel_util_total    = 2092855
gpu_sim_cycle_parition_util = 141911
gpu_tot_sim_cycle_parition_util    = 95149
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9982
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6237 GB/Sec
L2_BW_total  =       0.7061 GB/Sec
gpu_total_sim_rate=9390

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0824
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 313
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26305	W0_Idle:11578875	W0_Scoreboard:1527596	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 81505 
averagemflatency = 2700 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 911087 
mrq_lat_table:534 	69 	89 	140 	89 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2687 	2087 	37 	0 	512 	3 	1292 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1710 	139 	116 	4 	2948 	42 	0 	0 	0 	512 	4 	1291 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3074 	1818 	1324 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	22 	0 	0 	2 	3 	7 	3 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         5         0         0         0         0         0         0         0         2         1         0 
dram[1]:         0         0         0         0         0         0        16        15         0        16         9         0         2         0         0         0 
dram[2]:         0         0         0         0         6         6        16         0         0         0         0         0         0         1         0         0 
dram[3]:         0         0         0         0         0         6         0        16         0         0         9         0         2         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         2         1         0 
dram[5]:         0         0         0         0         6         0         0         0         0         0         0         0         0         1         0         1 
dram[6]:         0         0         0         0         6         0         0         0         0        16         0         0         0         2         0         0 
dram[7]:         2         0         0         0         6         6         0         0         0         0         0         9         0         0         0         0 
dram[8]:         0         0         0         0         6         6         0         0         0         0         1         0         7         0         0         4 
dram[9]:         0         2         0         0         7         6         0         0         0         0         0         0         2         0         0         0 
dram[10]:         0         0         0         0         0         6        16        16         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0    141132     93872      4580    105470     11445     11447     93011     93016      1021     64579     81953     54277     14050         0 
dram[1]:         0         0     92260         0      4580      4584    116629     61366     64570     93015     80601      1023     51680     73747     69790     87255 
dram[2]:      7260         0    108355    130766    127911     95140    106828     11448     93011     57705     64576       985     71528     80301     84579     83337 
dram[3]:         0         0         0         0      4580    122744     11445     81649     57707     93015     84408       991     85906     46748    116675         0 
dram[4]:         0         0         0         0      4580      4581     11445     11449     64573     93016       975      1026     50172     83674     84353       789 
dram[5]:         0     84582         0         0     79615      4581     11445     11448     93039     93015       987     47604     48460     86669     14313     95734 
dram[6]:         0    136177    141868         0     66612      4581     11445     11449     93011     93027     36565      1035     93353    110904       292      1103 
dram[7]:     88104    140143     72048      7260     68230     69797     11445     11448     93039     93015      1035    106468     49316     70672         0         0 
dram[8]:         0         0         0         0    125335     85228     11445     11449     93012     93027     46035      1035    127918     92495    126442     85056 
dram[9]:         0     92819     61020     82473     84375     81679     11445     11448     64572     93016      1043      1046     54275    138443         0         0 
dram[10]:    106623         0         0         0      4580     73241     87276     97756     93012     93027      1036      1039         0     89291         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  2.000000  2.000000  5.000000  2.666667 16.000000 16.000000 16.000000 16.000000  9.000000 12.000000  2.000000  1.500000  1.000000      -nan 
dram[1]:      -nan      -nan  2.000000      -nan  5.000000  5.000000  9.000000  6.000000 17.000000  8.500000  5.500000 10.000000  2.333333  2.000000  2.000000  2.000000 
dram[2]:  1.000000      -nan  2.000000  2.000000  4.000000  4.000000  9.000000 16.000000 16.000000 18.000000 12.000000 10.000000  2.000000  1.500000  2.000000  4.000000 
dram[3]:      -nan      -nan      -nan      -nan  6.000000  4.000000 16.000000  6.333333 17.000000 16.000000  4.000000 11.000000  1.500000  1.000000  2.000000      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 17.000000 16.000000 11.000000  9.000000  2.000000  2.000000  1.500000  1.000000 
dram[5]:      -nan  4.000000      -nan      -nan  4.000000  6.000000 16.000000 16.000000 16.000000 16.000000  9.000000 10.000000  4.000000  1.500000  1.000000  1.500000 
dram[6]:      -nan  1.000000  2.000000      -nan  4.000000  6.000000 16.000000 16.000000 16.000000  8.500000 11.000000  9.000000  1.000000  2.500000  1.000000  1.000000 
dram[7]:  1.500000  2.000000  2.000000  1.000000  4.000000  4.000000 16.000000 16.000000 16.000000 16.000000 10.000000  5.500000  1.000000  1.000000      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  5.000000 16.000000 16.000000 16.000000 16.000000  5.000000  8.000000  4.000000  3.000000  1.000000  2.500000 
dram[9]:      -nan  1.500000  1.000000  4.000000  4.500000  3.500000 16.000000 16.000000 17.000000 16.000000  8.000000  9.000000  2.500000  2.000000      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan  6.000000  3.000000  8.500000  9.000000 16.000000 16.000000  8.000000  8.000000      -nan  1.000000      -nan      -nan 
average row locality = 1229/186 = 6.607527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         1         1         5         7        16        16        16        16         9        11         2         2         2         0 
dram[1]:         0         0         1         0         5         5        17        17        16        17        10        10         6         1         1         1 
dram[2]:         1         0         1         1         7         7        17        16        16        16        11        10         2         3         1         2 
dram[3]:         0         0         0         0         6         7        16        18        16        16        11        11         2         1         1         0 
dram[4]:         0         0         0         0         6         6        16        16        16        16        11         9         2         3         2         1 
dram[5]:         0         2         0         0         7         6        16        16        16        16         9        10         4         2         1         2 
dram[6]:         0         1         1         0         7         6        16        16        16        17        11         9         1         4         1         1 
dram[7]:         2         1         1         1         7         7        16        16        16        16        10        10         1         1         0         0 
dram[8]:         0         0         0         0         7         8        16        16        16        16        10         8         2         3         1         3 
dram[9]:         0         2         1         2         8         7        16        16        16        16         8         9         4         1         0         0 
dram[10]:         1         0         0         0         6         8        17        17        16        16         8         8         0         1         0         0 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/98 = 1.13
number of total write accesses:
dram[0]:         0         0         1         1         0         1         0         0         0         0         0         1         0         1         0         0 
dram[1]:         0         0         1         0         0         0         1         1         1         0         1         0         1         1         1         1 
dram[2]:         0         0         1         1         1         1         1         0         0         2         1         0         0         0         1         2 
dram[3]:         0         0         0         0         0         1         0         1         1         0         1         0         1         0         1         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0         0         0         0         1         1         0 
dram[5]:         0         2         0         0         1         0         0         0         0         0         0         0         0         1         0         1 
dram[6]:         0         0         1         0         1         0         0         0         0         0         0         0         0         1         0         0 
dram[7]:         1         1         1         0         1         1         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         1         2         0         0         0         0         0         0         6         0         0         2 
dram[9]:         0         1         0         2         1         0         0         0         1         0         0         0         1         1         0         0 
dram[10]:         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:       6678    none         170       170     15894     20187     40385     40613      1462      1539      1505      2613       349      3148     11484    none  
dram[1]:     none      none         170    none       15929     15916     35950     37581      2150      5059      1232      1434       321       170       170       170
dram[2]:       8433    none         170       170     12009     11995     35951     40568      1501      2517      2412      1254       464     24737     17061       169
dram[3]:     none      none      none      none       15878     11958     40445     35249      2055      1448      3874      1317       233       584       170    none  
dram[4]:     none      none      none      none       15889     15902     40427     40609      2157      1378      1149      1476       414       261     11576         0
dram[5]:     none        9076    none      none       11961     15908     40378     40536      1365      1441      1364      1382       437       276         0       115
dram[6]:     none       75373       170    none       11962     15886     37828     37961      1552      3458      2380      1604       352       237         0         0
dram[7]:        242       170       170      8457     15060     11949     37836     37918      1504      1523      1392      1347       584       352    none      none  
dram[8]:     none      none      none      none       11937      9593     37840     37918      1416      1427      2490      1630       242       313     66019       187
dram[9]:     none       38151     61974       169     17433     23214     37845     37906      2047      1400      1618      1417      1664       170    none      none  
dram[10]:        900    none      none      none       15821     13057     40260     33749      1491      1438      1523      1440    none         352    none      none  
maximum mf latency per bank:
dram[0]:        252         0       341       341      3777     81505     10637     10709       417       440       475     17637       352      8206     10421         0
dram[1]:          0         0       341         0      3784      3806     10652     25891     14205     61235       465       516       358       341       341       341
dram[2]:       6741         0       341       341      3798      3823     10672     10716       445     13452     15923       507       352     72727     32720       341
dram[3]:          0         0         0         0      3801      3828     10670     19182     11622       432     32410       514       359       352       341         0
dram[4]:          0         0         0         0      3797      3819     10675     10742     15064       405       435       461       352       352     34236         0
dram[5]:          0     35087         0         0      3801      3830     10642     10705       390       419       448       469       352       347         0       347
dram[6]:          0     74853       341         0      3801      3813     10639     10692       430     32332     11647       529       352       358         0         0
dram[7]:        341       341       341      6765     24177      3821     10635     10690       441       491       488       547       352       352         0         0
dram[8]:          0         0         0         0      3788      3812     10650     10689       458       455      9457       516       257       346     65239       341
dram[9]:          0     72118     60019       341     60011     66179     10634     10681     12699       465       515       522      6492       341         0         0
dram[10]:        250         0         0         0      3789     19174     78633     10681       473       439       479       483         0       352         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439735 n_act=18 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.001931
n_activity=1383 dram_eff=0.6146
bk0: 4a 440163i bk1: 0a 440182i bk2: 4a 440158i bk3: 4a 440157i bk4: 20a 440132i bk5: 28a 440029i bk6: 64a 440044i bk7: 64a 439927i bk8: 64a 440014i bk9: 64a 439919i bk10: 36a 439916i bk11: 44a 439845i bk12: 8a 440155i bk13: 8a 440122i bk14: 8a 440126i bk15: 0a 440178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439718 n_act=20 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.001986
n_activity=1498 dram_eff=0.5834
bk0: 0a 440178i bk1: 0a 440181i bk2: 4a 440156i bk3: 0a 440183i bk4: 20a 440134i bk5: 20a 440105i bk6: 68a 440014i bk7: 68a 439867i bk8: 64a 440031i bk9: 68a 439927i bk10: 40a 439893i bk11: 40a 439882i bk12: 24a 440068i bk13: 4a 440150i bk14: 4a 440149i bk15: 4a 440152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00957331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439704 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.002067
n_activity=1550 dram_eff=0.5871
bk0: 4a 440161i bk1: 0a 440184i bk2: 4a 440161i bk3: 4a 440159i bk4: 28a 440087i bk5: 28a 440044i bk6: 68a 440004i bk7: 64a 439927i bk8: 64a 440026i bk9: 64a 439920i bk10: 44a 439893i bk11: 40a 439860i bk12: 8a 440153i bk13: 12a 440122i bk14: 4a 440154i bk15: 8a 440138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00670632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439733 n_act=17 n_pre=6 n_req=111 n_rd=420 n_write=6 bw_util=0.001936
n_activity=1357 dram_eff=0.6279
bk0: 0a 440179i bk1: 0a 440183i bk2: 0a 440184i bk3: 0a 440185i bk4: 24a 440127i bk5: 28a 440046i bk6: 64a 440047i bk7: 72a 439865i bk8: 64a 440035i bk9: 64a 439937i bk10: 44a 439833i bk11: 44a 439841i bk12: 8a 440119i bk13: 4a 440158i bk14: 4a 440151i bk15: 0a 440178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00836699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439747 n_act=14 n_pre=2 n_req=107 n_rd=416 n_write=3 bw_util=0.001904
n_activity=1261 dram_eff=0.6646
bk0: 0a 440176i bk1: 0a 440180i bk2: 0a 440181i bk3: 0a 440184i bk4: 24a 440125i bk5: 24a 440080i bk6: 64a 440049i bk7: 64a 439934i bk8: 64a 440022i bk9: 64a 439958i bk10: 44a 439923i bk11: 36a 439934i bk12: 8a 440154i bk13: 12a 440116i bk14: 8a 440120i bk15: 4a 440155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00737195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439730 n_act=16 n_pre=3 n_req=112 n_rd=428 n_write=5 bw_util=0.001967
n_activity=1391 dram_eff=0.6226
bk0: 0a 440179i bk1: 8a 440140i bk2: 0a 440181i bk3: 0a 440182i bk4: 28a 440084i bk5: 24a 440076i bk6: 64a 440039i bk7: 64a 439929i bk8: 64a 440041i bk9: 64a 439905i bk10: 36a 439922i bk11: 40a 439915i bk12: 16a 440142i bk13: 8a 440126i bk14: 4a 440161i bk15: 8a 440124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00919847
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439731 n_act=17 n_pre=3 n_req=110 n_rd=428 n_write=3 bw_util=0.001958
n_activity=1355 dram_eff=0.6362
bk0: 0a 440179i bk1: 4a 440162i bk2: 4a 440156i bk3: 0a 440186i bk4: 28a 440089i bk5: 24a 440078i bk6: 64a 440047i bk7: 64a 439941i bk8: 64a 440034i bk9: 68a 439900i bk10: 44a 439903i bk11: 36a 439882i bk12: 4a 440160i bk13: 16a 440111i bk14: 4a 440161i bk15: 4a 440059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0100072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439734 n_act=18 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001936
n_activity=1376 dram_eff=0.6192
bk0: 8a 440126i bk1: 4a 440156i bk2: 4a 440155i bk3: 4a 440160i bk4: 28a 440085i bk5: 28a 440042i bk6: 64a 440037i bk7: 64a 439938i bk8: 64a 440049i bk9: 64a 439917i bk10: 40a 439932i bk11: 40a 439864i bk12: 4a 440160i bk13: 4a 440160i bk14: 0a 440182i bk15: 0a 440183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00935976
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439725 n_act=17 n_pre=5 n_req=117 n_rd=424 n_write=11 bw_util=0.001976
n_activity=1433 dram_eff=0.6071
bk0: 0a 440176i bk1: 0a 440179i bk2: 0a 440182i bk3: 0a 440184i bk4: 28a 440087i bk5: 32a 440028i bk6: 64a 440036i bk7: 64a 439941i bk8: 64a 440047i bk9: 64a 439937i bk10: 40a 439949i bk11: 32a 439935i bk12: 8a 440109i bk13: 12a 440149i bk14: 4a 440162i bk15: 12a 440105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00736514
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439730 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001958
n_activity=1418 dram_eff=0.6079
bk0: 0a 440183i bk1: 8a 440127i bk2: 4a 440161i bk3: 8a 440140i bk4: 32a 440079i bk5: 28a 440047i bk6: 64a 440040i bk7: 64a 439936i bk8: 64a 440037i bk9: 64a 439990i bk10: 32a 439998i bk11: 36a 439963i bk12: 16a 440109i bk13: 4a 440154i bk14: 0a 440182i bk15: 0a 440183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00573172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440182 n_nop=439770 n_act=14 n_pre=4 n_req=100 n_rd=392 n_write=2 bw_util=0.00179
n_activity=1150 dram_eff=0.6852
bk0: 4a 440163i bk1: 0a 440184i bk2: 0a 440185i bk3: 0a 440185i bk4: 24a 440127i bk5: 32a 440015i bk6: 68a 440005i bk7: 68a 439900i bk8: 64a 440018i bk9: 64a 439943i bk10: 32a 439976i bk11: 32a 439945i bk12: 0a 440180i bk13: 4a 440162i bk14: 0a 440182i bk15: 0a 440183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00623151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 336, Miss = 52, Miss_rate = 0.155, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 53, Miss_rate = 0.164, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[13]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 311, Miss = 52, Miss_rate = 0.167, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[17]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3152
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.79083
	minimum = 6
	maximum = 29
Network latency average = 7.74002
	minimum = 6
	maximum = 29
Slowest packet = 9679
Flit latency average = 7.33798
	minimum = 6
	maximum = 28
Slowest flit = 14714
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000342612
	minimum = 0.000225495 (at node 0)
	maximum = 0.000641251 (at node 21)
Accepted packet rate average = 0.000342612
	minimum = 0.000225495 (at node 0)
	maximum = 0.000641251 (at node 21)
Injected flit rate average = 0.000515397
	minimum = 0.000225495 (at node 0)
	maximum = 0.000947784 (at node 46)
Accepted flit rate average= 0.000515397
	minimum = 0.000352336 (at node 28)
	maximum = 0.00119442 (at node 21)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6176 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79 (3 samples)
Network latency average = 14.3869 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.3333 (3 samples)
Flit latency average = 13.7165 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00718917 (3 samples)
	minimum = 0.00553931 (3 samples)
	maximum = 0.0106743 (3 samples)
Accepted packet rate average = 0.00718917 (3 samples)
	minimum = 0.00553931 (3 samples)
	maximum = 0.0106743 (3 samples)
Injected flit rate average = 0.0110664 (3 samples)
	minimum = 0.00553931 (3 samples)
	maximum = 0.0279533 (3 samples)
Accepted flit rate average = 0.0110664 (3 samples)
	minimum = 0.00772914 (3 samples)
	maximum = 0.0201716 (3 samples)
Injected packet size average = 1.53931 (3 samples)
Accepted packet size average = 1.53931 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 24 sec (384 sec)
gpgpu_simulation_rate = 9390 (inst/sec)
gpgpu_simulation_rate = 2372 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1304
gpu_sim_insn = 1114592
gpu_ipc =     854.7485
gpu_tot_sim_cycle = 1134572
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1607
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8189
partiton_reqs_in_parallel = 28688
partiton_reqs_in_parallel_total    = 5214897
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6216
partiton_reqs_in_parallel_util = 28688
partiton_reqs_in_parallel_util_total    = 5214897
gpu_sim_cycle_parition_util = 1304
gpu_tot_sim_cycle_parition_util    = 237060
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9982
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     162.2376 GB/Sec
L2_BW_total  =       0.7535 GB/Sec
gpu_total_sim_rate=12104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0628
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 124, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 313
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30932	W0_Idle:11586447	W0_Scoreboard:1541433	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 81505 
averagemflatency = 2087 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1134571 
mrq_lat_table:534 	69 	89 	140 	89 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4911 	2095 	37 	0 	512 	3 	1292 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2775 	250 	116 	4 	4004 	42 	0 	0 	0 	512 	4 	1291 	8 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4471 	2345 	1448 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	22 	0 	0 	2 	3 	7 	3 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         5         0         0         0         0         0         0         0         2         1         0 
dram[1]:         0         0         0         0         0         0        16        15         0        16         9         0         2         0         0         0 
dram[2]:         0         0         0         0         6         6        16         0         0         0         0         0         0         1         0         0 
dram[3]:         0         0         0         0         0         6         0        16         0         0         9         0         2         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         2         1         0 
dram[5]:         0         0         0         0         6         0         0         0         0         0         0         0         0         1         0         1 
dram[6]:         0         0         0         0         6         0         0         0         0        16         0         0         0         2         0         0 
dram[7]:         2         0         0         0         6         6         0         0         0         0         0         9         0         0         0         0 
dram[8]:         0         0         0         0         6         6         0         0         0         0         1         0         7         0         0         4 
dram[9]:         0         2         0         0         7         6         0         0         0         0         0         0         2         0         0         0 
dram[10]:         0         0         0         0         0         6        16        16         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0    141132     93872      4580    105470     11445     11447     93011     93016      1021     64579     81953     54277     14050         0 
dram[1]:         0         0     92260         0      4580      4584    116629     61366     64570     93015     80601      1023     51680     73747     69790     87255 
dram[2]:      7260         0    108355    130766    127911     95140    106828     11448     93011     57705     64576       985     71528     80301     84579     83337 
dram[3]:         0         0         0         0      4580    122744     11445     81649     57707     93015     84408       991     85906     46748    116675         0 
dram[4]:         0         0         0         0      4580      4581     11445     11449     64573     93016       975      1026     50172     83674     84353       789 
dram[5]:         0     84582         0         0     79615      4581     11445     11448     93039     93015       987     47604     48460     86669     14313     95734 
dram[6]:         0    136177    141868         0     66612      4581     11445     11449     93011     93027     36565      1035     93353    110904       292      1103 
dram[7]:     88104    140143     72048      7260     68230     69797     11445     11448     93039     93015      1035    106468     49316     70672         0         0 
dram[8]:         0         0         0         0    125335     85228     11445     11449     93012     93027     46035      1035    127918     92495    126442     85056 
dram[9]:         0     92819     61020     82473     84375     81679     11445     11448     64572     93016      1043      1046     54275    138443         0         0 
dram[10]:    106623         0         0         0      4580     73241     87276     97756     93012     93027      1036      1039         0     89291         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  2.000000  2.000000  5.000000  2.666667 16.000000 16.000000 16.000000 16.000000  9.000000 12.000000  2.000000  1.500000  1.000000      -nan 
dram[1]:      -nan      -nan  2.000000      -nan  5.000000  5.000000  9.000000  6.000000 17.000000  8.500000  5.500000 10.000000  2.333333  2.000000  2.000000  2.000000 
dram[2]:  1.000000      -nan  2.000000  2.000000  4.000000  4.000000  9.000000 16.000000 16.000000 18.000000 12.000000 10.000000  2.000000  1.500000  2.000000  4.000000 
dram[3]:      -nan      -nan      -nan      -nan  6.000000  4.000000 16.000000  6.333333 17.000000 16.000000  4.000000 11.000000  1.500000  1.000000  2.000000      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  6.000000 16.000000 16.000000 17.000000 16.000000 11.000000  9.000000  2.000000  2.000000  1.500000  1.000000 
dram[5]:      -nan  4.000000      -nan      -nan  4.000000  6.000000 16.000000 16.000000 16.000000 16.000000  9.000000 10.000000  4.000000  1.500000  1.000000  1.500000 
dram[6]:      -nan  1.000000  2.000000      -nan  4.000000  6.000000 16.000000 16.000000 16.000000  8.500000 11.000000  9.000000  1.000000  2.500000  1.000000  1.000000 
dram[7]:  1.500000  2.000000  2.000000  1.000000  4.000000  4.000000 16.000000 16.000000 16.000000 16.000000 10.000000  5.500000  1.000000  1.000000      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  5.000000 16.000000 16.000000 16.000000 16.000000  5.000000  8.000000  4.000000  3.000000  1.000000  2.500000 
dram[9]:      -nan  1.500000  1.000000  4.000000  4.500000  3.500000 16.000000 16.000000 17.000000 16.000000  8.000000  9.000000  2.500000  2.000000      -nan      -nan 
dram[10]:  1.000000      -nan      -nan      -nan  6.000000  3.000000  8.500000  9.000000 16.000000 16.000000  8.000000  8.000000      -nan  1.000000      -nan      -nan 
average row locality = 1229/186 = 6.607527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         1         1         5         7        16        16        16        16         9        11         2         2         2         0 
dram[1]:         0         0         1         0         5         5        17        17        16        17        10        10         6         1         1         1 
dram[2]:         1         0         1         1         7         7        17        16        16        16        11        10         2         3         1         2 
dram[3]:         0         0         0         0         6         7        16        18        16        16        11        11         2         1         1         0 
dram[4]:         0         0         0         0         6         6        16        16        16        16        11         9         2         3         2         1 
dram[5]:         0         2         0         0         7         6        16        16        16        16         9        10         4         2         1         2 
dram[6]:         0         1         1         0         7         6        16        16        16        17        11         9         1         4         1         1 
dram[7]:         2         1         1         1         7         7        16        16        16        16        10        10         1         1         0         0 
dram[8]:         0         0         0         0         7         8        16        16        16        16        10         8         2         3         1         3 
dram[9]:         0         2         1         2         8         7        16        16        16        16         8         9         4         1         0         0 
dram[10]:         1         0         0         0         6         8        17        17        16        16         8         8         0         1         0         0 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/98 = 1.13
number of total write accesses:
dram[0]:         0         0         1         1         0         1         0         0         0         0         0         1         0         1         0         0 
dram[1]:         0         0         1         0         0         0         1         1         1         0         1         0         1         1         1         1 
dram[2]:         0         0         1         1         1         1         1         0         0         2         1         0         0         0         1         2 
dram[3]:         0         0         0         0         0         1         0         1         1         0         1         0         1         0         1         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0         0         0         0         1         1         0 
dram[5]:         0         2         0         0         1         0         0         0         0         0         0         0         0         1         0         1 
dram[6]:         0         0         1         0         1         0         0         0         0         0         0         0         0         1         0         0 
dram[7]:         1         1         1         0         1         1         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         1         2         0         0         0         0         0         0         6         0         0         2 
dram[9]:         0         1         0         2         1         0         0         0         1         0         0         0         1         1         0         0 
dram[10]:         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:       6678    none         170       170     15894     20187     40407     40636      2099      2202      2247      3173       581      3226     11484    none  
dram[1]:     none      none         170    none       15929     15916     35958     37593      2780      5670      1820      2083       439       170       170       170
dram[2]:       8433    none         170       170     12009     11995     35964     40591      2174      3098      3035      1911       812     24891     17061       169
dram[3]:     none      none      none      none       15878     11975     40461     35249      2642      2048      4465      1978       310       584       170    none  
dram[4]:     none      none      none      none       15889     15902     40427     40617      2735      1973      1872      2324       479       377     11576         0
dram[5]:     none        9076    none      none       11961     15930     40394     40552      2049      2133      2162      2076       644       276         0       115
dram[6]:     none       75373       170    none       11962     15908     37858     37961      2286      4101      3035      2344       584       376         0         0
dram[7]:        242       170       170      8457     15093     11965     37860     37934      2211      2221      2104      1986       584       584    none      none  
dram[8]:     none      none      none      none       11937      9619     37848     37918      2097      2111      3130      2380      1021       545     66019       187
dram[9]:     none       38151     61974       169     17462     23214     37853     37928      2691      2081      2472      2146      1783       170    none      none  
dram[10]:        900    none      none      none       15821     13057     40297     33749      2190      2115      2423      2282    none         584    none      none  
maximum mf latency per bank:
dram[0]:        252         0       341       341      3777     81505     10637     10709       417       440       475     17637       352      8206     10421         0
dram[1]:          0         0       341         0      3784      3806     10652     25891     14205     61235       465       516       358       341       341       341
dram[2]:       6741         0       341       341      3798      3823     10672     10716       445     13452     15923       507       352     72727     32720       341
dram[3]:          0         0         0         0      3801      3828     10670     19182     11622       432     32410       514       359       352       341         0
dram[4]:          0         0         0         0      3797      3819     10675     10742     15064       405       435       461       352       352     34236         0
dram[5]:          0     35087         0         0      3801      3830     10642     10705       390       419       448       469       352       347         0       347
dram[6]:          0     74853       341         0      3801      3813     10639     10692       430     32332     11647       529       352       358         0         0
dram[7]:        341       341       341      6765     24177      3821     10635     10690       441       491       488       547       352       352         0         0
dram[8]:          0         0         0         0      3788      3812     10650     10689       458       455      9457       516       257       346     65239       341
dram[9]:          0     72118     60019       341     60011     66179     10634     10681     12699       465       515       522      6492       341         0         0
dram[10]:        250         0         0         0      3789     19174     78633     10681       473       439       479       483         0       352         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442155 n_act=18 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.00192
n_activity=1383 dram_eff=0.6146
bk0: 4a 442583i bk1: 0a 442602i bk2: 4a 442578i bk3: 4a 442577i bk4: 20a 442552i bk5: 28a 442449i bk6: 64a 442464i bk7: 64a 442347i bk8: 64a 442434i bk9: 64a 442339i bk10: 36a 442336i bk11: 44a 442265i bk12: 8a 442575i bk13: 8a 442542i bk14: 8a 442546i bk15: 0a 442598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0106665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442138 n_act=20 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.001975
n_activity=1498 dram_eff=0.5834
bk0: 0a 442598i bk1: 0a 442601i bk2: 4a 442576i bk3: 0a 442603i bk4: 20a 442554i bk5: 20a 442525i bk6: 68a 442434i bk7: 68a 442287i bk8: 64a 442451i bk9: 68a 442347i bk10: 40a 442313i bk11: 40a 442302i bk12: 24a 442488i bk13: 4a 442570i bk14: 4a 442569i bk15: 4a 442572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442124 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.002056
n_activity=1550 dram_eff=0.5871
bk0: 4a 442581i bk1: 0a 442604i bk2: 4a 442581i bk3: 4a 442579i bk4: 28a 442507i bk5: 28a 442464i bk6: 68a 442424i bk7: 64a 442347i bk8: 64a 442446i bk9: 64a 442340i bk10: 44a 442313i bk11: 40a 442280i bk12: 8a 442573i bk13: 12a 442542i bk14: 4a 442574i bk15: 8a 442558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00666965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442153 n_act=17 n_pre=6 n_req=111 n_rd=420 n_write=6 bw_util=0.001925
n_activity=1357 dram_eff=0.6279
bk0: 0a 442599i bk1: 0a 442603i bk2: 0a 442604i bk3: 0a 442605i bk4: 24a 442547i bk5: 28a 442466i bk6: 64a 442467i bk7: 72a 442285i bk8: 64a 442455i bk9: 64a 442357i bk10: 44a 442253i bk11: 44a 442261i bk12: 8a 442539i bk13: 4a 442578i bk14: 4a 442571i bk15: 0a 442598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00832125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442167 n_act=14 n_pre=2 n_req=107 n_rd=416 n_write=3 bw_util=0.001893
n_activity=1261 dram_eff=0.6646
bk0: 0a 442596i bk1: 0a 442600i bk2: 0a 442601i bk3: 0a 442604i bk4: 24a 442545i bk5: 24a 442500i bk6: 64a 442469i bk7: 64a 442354i bk8: 64a 442442i bk9: 64a 442378i bk10: 44a 442343i bk11: 36a 442354i bk12: 8a 442574i bk13: 12a 442536i bk14: 8a 442540i bk15: 4a 442575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00733164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442150 n_act=16 n_pre=3 n_req=112 n_rd=428 n_write=5 bw_util=0.001957
n_activity=1391 dram_eff=0.6226
bk0: 0a 442599i bk1: 8a 442560i bk2: 0a 442601i bk3: 0a 442602i bk4: 28a 442504i bk5: 24a 442496i bk6: 64a 442459i bk7: 64a 442349i bk8: 64a 442461i bk9: 64a 442325i bk10: 36a 442342i bk11: 40a 442335i bk12: 16a 442562i bk13: 8a 442546i bk14: 4a 442581i bk15: 8a 442544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00914817
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442151 n_act=17 n_pre=3 n_req=110 n_rd=428 n_write=3 bw_util=0.001948
n_activity=1355 dram_eff=0.6362
bk0: 0a 442599i bk1: 4a 442582i bk2: 4a 442576i bk3: 0a 442606i bk4: 28a 442509i bk5: 24a 442498i bk6: 64a 442467i bk7: 64a 442361i bk8: 64a 442454i bk9: 68a 442320i bk10: 44a 442323i bk11: 36a 442302i bk12: 4a 442580i bk13: 16a 442531i bk14: 4a 442581i bk15: 4a 442479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00995251
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442154 n_act=18 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001925
n_activity=1376 dram_eff=0.6192
bk0: 8a 442546i bk1: 4a 442576i bk2: 4a 442575i bk3: 4a 442580i bk4: 28a 442505i bk5: 28a 442462i bk6: 64a 442457i bk7: 64a 442358i bk8: 64a 442469i bk9: 64a 442337i bk10: 40a 442352i bk11: 40a 442284i bk12: 4a 442580i bk13: 4a 442580i bk14: 0a 442602i bk15: 0a 442603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00930859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442145 n_act=17 n_pre=5 n_req=117 n_rd=424 n_write=11 bw_util=0.001966
n_activity=1433 dram_eff=0.6071
bk0: 0a 442596i bk1: 0a 442599i bk2: 0a 442602i bk3: 0a 442604i bk4: 28a 442507i bk5: 32a 442448i bk6: 64a 442456i bk7: 64a 442361i bk8: 64a 442467i bk9: 64a 442357i bk10: 40a 442369i bk11: 32a 442355i bk12: 8a 442529i bk13: 12a 442569i bk14: 4a 442582i bk15: 12a 442525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00732487
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442150 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001948
n_activity=1418 dram_eff=0.6079
bk0: 0a 442603i bk1: 8a 442547i bk2: 4a 442581i bk3: 8a 442560i bk4: 32a 442499i bk5: 28a 442467i bk6: 64a 442460i bk7: 64a 442356i bk8: 64a 442457i bk9: 64a 442410i bk10: 32a 442418i bk11: 36a 442383i bk12: 16a 442529i bk13: 4a 442574i bk14: 0a 442602i bk15: 0a 442603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00570038
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442602 n_nop=442190 n_act=14 n_pre=4 n_req=100 n_rd=392 n_write=2 bw_util=0.00178
n_activity=1150 dram_eff=0.6852
bk0: 4a 442583i bk1: 0a 442604i bk2: 0a 442605i bk3: 0a 442605i bk4: 24a 442547i bk5: 32a 442435i bk6: 68a 442425i bk7: 68a 442320i bk8: 64a 442438i bk9: 64a 442363i bk10: 32a 442396i bk11: 32a 442365i bk12: 0a 442600i bk13: 4a 442582i bk14: 0a 442602i bk15: 0a 442603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00619744

========= L2 cache stats =========
L2_cache_bank[0]: Access = 433, Miss = 52, Miss_rate = 0.120, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 420, Miss = 53, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[13]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 453, Miss = 52, Miss_rate = 0.115, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[17]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3152
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.99462
	minimum = 6
	maximum = 54
Network latency average = 9.28136
	minimum = 6
	maximum = 36
Slowest packet = 15047
Flit latency average = 9.18593
	minimum = 6
	maximum = 35
Slowest flit = 22752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0342594
	minimum = 0.0245587 (at node 5)
	maximum = 0.0544896 (at node 44)
Accepted packet rate average = 0.0342594
	minimum = 0.0245587 (at node 5)
	maximum = 0.0544896 (at node 44)
Injected flit rate average = 0.0513891
	minimum = 0.0245587 (at node 5)
	maximum = 0.0897928 (at node 44)
Accepted flit rate average= 0.0513891
	minimum = 0.038373 (at node 31)
	maximum = 0.0736761 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2119 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72.75 (4 samples)
Network latency average = 13.1105 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49.75 (4 samples)
Flit latency average = 12.5838 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0139567 (4 samples)
	minimum = 0.0102942 (4 samples)
	maximum = 0.0216281 (4 samples)
Accepted packet rate average = 0.0139567 (4 samples)
	minimum = 0.0102942 (4 samples)
	maximum = 0.0216281 (4 samples)
Injected flit rate average = 0.021147 (4 samples)
	minimum = 0.0102942 (4 samples)
	maximum = 0.0434132 (4 samples)
Accepted flit rate average = 0.021147 (4 samples)
	minimum = 0.0153901 (4 samples)
	maximum = 0.0335478 (4 samples)
Injected packet size average = 1.51519 (4 samples)
Accepted packet size average = 1.51519 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 30 sec (390 sec)
gpgpu_simulation_rate = 12104 (inst/sec)
gpgpu_simulation_rate = 2909 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 632891
gpu_sim_insn = 1253132
gpu_ipc =       1.9800
gpu_tot_sim_cycle = 1994685
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       2.9948
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8189
partiton_reqs_in_parallel = 13923602
partiton_reqs_in_parallel_total    = 5243585
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.6091
partiton_reqs_in_parallel_util = 13923602
partiton_reqs_in_parallel_util_total    = 5243585
gpu_sim_cycle_parition_util = 632891
gpu_tot_sim_cycle_parition_util    = 238364
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =       0.6557 GB/Sec
L2_BW_total  =       0.6366 GB/Sec
gpu_total_sim_rate=4382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5498
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5498
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 170, 154, 155, 154, 155, 154, 155, 155, 155, 155, 155, 155, 155, 155, 155, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 313
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36935	W0_Idle:36968882	W0_Scoreboard:6498576	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 298473 
averagemflatency = 1903 
max_icnt2mem_latency = 298217 
max_icnt2sh_latency = 1670903 
mrq_lat_table:1224 	73 	99 	256 	94 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8820 	2514 	37 	0 	512 	3 	1297 	8 	16 	6 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	6115 	253 	116 	4 	5005 	42 	0 	0 	0 	512 	4 	1296 	8 	16 	6 	0 	19 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8158 	2377 	1448 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	174 	26 	0 	0 	2 	3 	8 	4 	7 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         5         5        16        16        16         0         9        14         4         6         1         0 
dram[1]:         2         0         0         1         5         5        16        15        17        16         9         0         4         3         4         0 
dram[2]:         1         1         4         2         6         6        16        16         0        18        14        10         5         5         2         0 
dram[3]:         0         0         1         1         6         6         0        16        17         0         9        13         2         5         2         0 
dram[4]:         0         1         0         0         6         6        16        16         0         0        12        12         7         3         1         1 
dram[5]:         1         4         1         0         6         7         0        16        16         0         0        10         5         3         1         1 
dram[6]:         0         1         2         1         6         6         0        16         0        16        11        10         2         4         1         1 
dram[7]:         2         0         2         1         6         6        16        16         0         0        10         9         6         5         0         0 
dram[8]:         1         1         0         1         6         6        16        16        16         0         1        10         7         0         1         4 
dram[9]:         0         2         1         0         7         6        16        16        17         0        11         9         6         8         1         0 
dram[10]:         1         1         4         1         7         6        16        16         0         0        11         8         3         6         2         4 
maximum service time to same row:
dram[0]:     19655     18212    141132     93872      4580    105470     11445     11447     93011     93016      1977    238328    259024     54277     14050         0 
dram[1]:     24935     36105     92260     10311     23949     16226    116629    305094     64570     93015     80601      1023    262702    238574    296080     87255 
dram[2]:      7260     37460    108355    130766    127911     95140    106828     11448     93011    241971     64576    278593    237571    215150     84579     83337 
dram[3]:    302471     61816      4914     15137      4580    122744     11445     81649    242494     93015    259073     17118     85906    295384    116675      5873 
dram[4]:     60844      8099      2728      3856    298154      4581    296354     11449     64573     93016    298701    237127    237097    240979     84353    267813 
dram[5]:      1377     84582      1720      5292     79615     11352     11445    296665    206637     93015       987     47604    239234    247983     14313     95734 
dram[6]:       847    136177    141868     36173     66612    262939     11445     11449     93011     93027     36565    286543     93353    110904     15780    301272 
dram[7]:     88104    140143     72048      7260    229749     69797     11445    292114     93039     93015    295155    194849    282748    302571     38439    300554 
dram[8]:      1225      9659    301325      5809    125335     85228     49524     11449     93012     93027     46035      6477    127918     92495    126442    302861 
dram[9]:         0     92819     61020     82473     84375     81679    294094    291274     64572     93016    265125    238870    279289    302720      1559         0 
dram[10]:    106623      7390    292127      4794     34836    299068     87276     97756     93012     93027    298640      1039    239946    301393    271617     36489 
average row accesses per activate:
dram[0]:  3.000000  4.000000  5.333333  4.000000  7.500000  3.000000  8.500000  8.500000  8.500000 16.000000  4.666667  5.666667  1.857143  4.000000  3.333333      -nan 
dram[1]:  1.666667  6.000000  6.000000  3.500000  2.500000  3.000000  6.333333  4.400000  9.000000  8.500000  3.000000 12.000000  2.333333  2.500000  1.800000  4.000000 
dram[2]:  3.500000  1.500000  2.333333  1.500000  3.250000  3.750000  9.000000 10.000000 16.000000 10.000000  5.666667  3.400000  2.800000  2.000000  2.400000  8.000000 
dram[3]:  2.000000  4.000000  3.500000  2.500000  6.000000  8.500000 16.000000  6.333333  6.666667 16.000000  4.200000  9.500000  2.750000  2.000000  1.666667  1.000000 
dram[4]:  2.000000  4.500000  4.000000  4.000000  4.000000  7.000000  5.000000 10.000000 17.000000 16.000000  6.500000  4.000000  2.571429  2.000000  2.500000  2.000000 
dram[5]:  3.333333  3.666667  5.500000  6.000000  5.000000  4.000000 16.000000  9.000000  8.500000 16.000000 12.000000  5.000000  2.333333  1.714286  5.500000  2.500000 
dram[6]:  1.000000  2.500000  3.333333  2.500000  8.000000  3.250000 16.000000  9.000000 16.000000  9.000000  5.333333  4.250000  4.000000  3.000000  2.000000  1.500000 
dram[7]:  1.500000 14.000000  2.000000  2.500000  4.333333  7.000000  9.000000  9.000000 16.000000 16.000000  3.750000  4.000000  2.400000  2.166667  6.000000  2.000000 
dram[8]:  1.000000  1.333333  2.000000  1.500000  4.500000  7.000000  9.000000  9.000000  8.500000 16.000000  5.000000  6.000000  6.000000  9.000000  1.333333  1.800000 
dram[9]:      -nan  1.500000  2.666667  6.000000  6.500000  4.500000  6.333333  9.000000  9.000000 16.000000  4.666667  3.000000  2.750000  3.250000  5.500000      -nan 
dram[10]:  2.500000  4.500000  1.750000  1.500000  4.500000  3.200000  6.333333  6.333333 16.000000 16.000000  6.000000  4.500000  2.666667  2.500000  2.000000  2.000000 
average row locality = 2054/461 = 4.455532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         2         9         2        10         9        17        17        17        16        12        15        11        12         6         0 
dram[1]:         4         3         3         4         8         6        18        20        17        17        13        12        16        12         6         2 
dram[2]:         4         2         4         2        10        11        17        18        16        18        15        16        11         8         7         4 
dram[3]:         1         2         4         3         9        11        16        18        19        16        18        16        10        11         3         1 
dram[4]:         1         5         2         2         7        10        19        18        16        16        13        15        15        15         3         4 
dram[5]:         6         6         6         3         8        10        16        17        17        16        12        14        16        10         6         3 
dram[6]:         1         3         5         3        11        10        16        17        16        18        16        14        11         9         4         2 
dram[7]:         2         7         4         3        10        10        17        17        16        16        14        11        11        11         3         1 
dram[8]:         2         3         1         2        12        10        17        17        17        16        10        11         6         9         3         6 
dram[9]:         0         2         5         3        10        13        18        17        17        16        13        15         9        11         6         0 
dram[10]:         3         5         5         2         8        12        18        18        16        16        12         9         7         9         4         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/142 = 1.17
number of total write accesses:
dram[0]:         1         2         7         2         5         3         0         0         0         0         2         2         2         4         4         0 
dram[1]:         1         3         3         3         2         0         1         2         1         0         2         0         5         3         3         2 
dram[2]:         3         1         3         1         3         4         1         2         0         2         2         1         3         0         5         4 
dram[3]:         1         2         3         2         3         6         0         1         1         0         3         3         1         1         2         0 
dram[4]:         1         4         2         2         1         4         1         2         1         0         0         1         3         5         2         2 
dram[5]:         4         5         5         3         2         2         0         1         0         0         0         1         5         2         5         2 
dram[6]:         0         2         5         2         5         3         0         1         0         0         0         3         1         3         2         1 
dram[7]:         1         7         2         2         3         4         1         1         0         0         1         1         1         2         3         1 
dram[8]:         0         1         1         1         6         4         1         1         0         0         0         1         6         0         1         3 
dram[9]:         0         1         3         3         3         5         1         1         1         0         1         3         2         2         5         0 
dram[10]:         2         4         2         1         1         4         1         1         0         0         0         0         1         1         2         2 
total reads: 334
min_bank_accesses = 0!
chip skew: 37/22 = 1.68
average mf latency per bank:
dram[0]:       2307       227       624       306      5649     13807     38704     38921      2201      2400      1583      2367       488       819      2455    none  
dram[1]:       7990       190       446       546      9868     13873     34674     31357      5977      5852      1522      1932     14715       303     34014       260
dram[2]:       1350       711      2330       701      7956      7759     36550     32974      2317     32795      2314     18880       376     46836      5961       402
dram[3]:        170       169       550      3048      8341      5982     41065     35791      5364      2184     16984      1268       663     25457       437       777
dram[4]:        170       280       169       169     12429      7172     47834     33004      2895      2069     24735     20144     16971       336      7013      5960
dram[5]:        327      3579       316       169     10037      9812     41011     36614     19593      2212      1762      1622     14636      5342       144       365
dram[6]:       2307     15257       479       441      6371     30673     38501     34307      2442      4157      2334      1451       360       398       413       117
dram[7]:        579       187       753      1787      9738      7274     34238     34297      2357      2286     21402      2075       595       359       152       170
dram[8]:       1919       851       170      1058      5802      7364     34214     34256      5505      2223      3244      1749       809       452     16909       842
dram[9]:     none       38228      8095       489     12508      9381     48140     34275      2728      2230      1656      1265      1037       464       327    none  
dram[10]:        296       363     43586       711     11315      7742     36589     32593      2321      2255     26708      2210       328       519     11691       753
maximum mf latency per bank:
dram[0]:        252       341       359       341      3777     81505     10637     10709       417       440       475     17637       358      8206     10421         0
dram[1]:      33724       341       341       352     14181      3806     10652     25891     57574     61235       465       516    298391       358    298396       341
dram[2]:       6741       352     14045       359      3798     13929     10672     10716       445    298367     15923    298405       359    298198     34002       341
dram[3]:        341       341       352     14034      3801      3828     10670     19182     57571       432    298409       514       359    298264       358       257
dram[4]:        341       354       341       342      3797      3819    298447     10742     15064       405    297977    298371    298264       359     34236     33908
dram[5]:        359     35087       352       341      3801     13985     10642     10705    298229       419       448       469    298396     57499       347       347
dram[6]:        352     74853       347       352      3801    298109     10639     10692       430     32332     11647       529       359       358       361       353
dram[7]:        341       341       358      6765     24177      3821     10635     10690       441       491    298365       547       358       359       337       341
dram[8]:        358       362       341       352      3788      3812     10650     10689     57613       455      9457       516       346       346     65239       365
dram[9]:          0     72118     60019       341     60011     66179    298398     10681     12699       465       515       522      6492       359       352         0
dram[10]:        347       352    298473       352      3789     19174     78633     10681       473       439    298109       483       358       359     34001       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617059 n_act=40 n_pre=25 n_req=191 n_rd=628 n_write=34 bw_util=0.0008184
n_activity=3234 dram_eff=0.4094
bk0: 8a 1617728i bk1: 8a 1617742i bk2: 36a 1617599i bk3: 8a 1617740i bk4: 40a 1617628i bk5: 36a 1617579i bk6: 68a 1617615i bk7: 68a 1617501i bk8: 68a 1617590i bk9: 64a 1617527i bk10: 48a 1617439i bk11: 60a 1617371i bk12: 44a 1617538i bk13: 48a 1617574i bk14: 24a 1617635i bk15: 0a 1617777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00303378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617023 n_act=52 n_pre=36 n_req=192 n_rd=644 n_write=31 bw_util=0.0008345
n_activity=3489 dram_eff=0.3869
bk0: 16a 1617684i bk1: 12a 1617724i bk2: 12a 1617725i bk3: 16a 1617696i bk4: 32a 1617630i bk5: 24a 1617673i bk6: 72a 1617582i bk7: 80a 1617390i bk8: 68a 1617601i bk9: 68a 1617534i bk10: 52a 1617402i bk11: 48a 1617479i bk12: 64a 1617431i bk13: 48a 1617542i bk14: 24a 1617600i bk15: 8a 1617731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00276118
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617021 n_act=47 n_pre=31 n_req=198 n_rd=652 n_write=35 bw_util=0.0008493
n_activity=3370 dram_eff=0.4077
bk0: 16a 1617689i bk1: 8a 1617726i bk2: 16a 1617665i bk3: 8a 1617728i bk4: 40a 1617604i bk5: 44a 1617543i bk6: 68a 1617607i bk7: 72a 1617479i bk8: 64a 1617637i bk9: 72a 1617492i bk10: 60a 1617423i bk11: 64a 1617312i bk12: 44a 1617564i bk13: 32a 1617609i bk14: 28a 1617580i bk15: 16a 1617699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00197678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617063 n_act=39 n_pre=23 n_req=187 n_rd=632 n_write=29 bw_util=0.0008172
n_activity=3011 dram_eff=0.4391
bk0: 4a 1617757i bk1: 8a 1617744i bk2: 16a 1617698i bk3: 12a 1617702i bk4: 36a 1617655i bk5: 44a 1617562i bk6: 64a 1617650i bk7: 72a 1617468i bk8: 76a 1617572i bk9: 64a 1617543i bk10: 72a 1617301i bk11: 64a 1617348i bk12: 40a 1617622i bk13: 44a 1617550i bk14: 12a 1617680i bk15: 4a 1617742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00236434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617037 n_act=45 n_pre=29 n_req=192 n_rd=644 n_write=31 bw_util=0.0008345
n_activity=3240 dram_eff=0.4167
bk0: 4a 1617747i bk1: 20a 1617669i bk2: 8a 1617740i bk3: 8a 1617746i bk4: 28a 1617693i bk5: 40a 1617596i bk6: 76a 1617521i bk7: 72a 1617481i bk8: 64a 1617628i bk9: 64a 1617568i bk10: 52a 1617497i bk11: 60a 1617422i bk12: 60a 1617493i bk13: 60a 1617410i bk14: 12a 1617694i bk15: 16a 1617665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00217272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617013 n_act=44 n_pre=28 n_req=203 n_rd=664 n_write=37 bw_util=0.0008666
n_activity=3543 dram_eff=0.3957
bk0: 24a 1617635i bk1: 24a 1617634i bk2: 24a 1617653i bk3: 12a 1617722i bk4: 32a 1617668i bk5: 40a 1617591i bk6: 64a 1617646i bk7: 68a 1617503i bk8: 68a 1617618i bk9: 64a 1617515i bk10: 48a 1617516i bk11: 56a 1617448i bk12: 64a 1617427i bk13: 40a 1617538i bk14: 24a 1617644i bk15: 12a 1617696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00262952
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617072 n_act=39 n_pre=23 n_req=184 n_rd=624 n_write=28 bw_util=0.000806
n_activity=3070 dram_eff=0.4248
bk0: 4a 1617759i bk1: 12a 1617710i bk2: 20a 1617657i bk3: 12a 1617712i bk4: 44a 1617623i bk5: 40a 1617559i bk6: 64a 1617649i bk7: 68a 1617505i bk8: 64a 1617639i bk9: 72a 1617499i bk10: 64a 1617429i bk11: 56a 1617356i bk12: 44a 1617640i bk13: 36a 1617614i bk14: 16a 1617669i bk15: 8a 1617610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00288295
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617082 n_act=39 n_pre=23 n_req=183 n_rd=612 n_write=30 bw_util=0.0007937
n_activity=3084 dram_eff=0.4163
bk0: 8a 1617722i bk1: 28a 1617653i bk2: 16a 1617682i bk3: 12a 1617707i bk4: 40a 1617623i bk5: 40a 1617597i bk6: 68a 1617607i bk7: 68a 1617507i bk8: 64a 1617655i bk9: 64a 1617524i bk10: 56a 1617434i bk11: 44a 1617439i bk12: 44a 1617592i bk13: 44a 1617558i bk14: 12a 1617719i bk15: 4a 1617754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00264497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617136 n_act=36 n_pre=20 n_req=168 n_rd=568 n_write=26 bw_util=0.0007343
n_activity=2607 dram_eff=0.4557
bk0: 8a 1617728i bk1: 12a 1617689i bk2: 4a 1617759i bk3: 8a 1617729i bk4: 48a 1617555i bk5: 40a 1617595i bk6: 68a 1617602i bk7: 68a 1617506i bk8: 68a 1617616i bk9: 64a 1617537i bk10: 40a 1617551i bk11: 44a 1617488i bk12: 24a 1617688i bk13: 36a 1617716i bk14: 12a 1617700i bk15: 24a 1617603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00210287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617071 n_act=39 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0008048
n_activity=3128 dram_eff=0.4162
bk0: 0a 1617784i bk1: 8a 1617732i bk2: 20a 1617667i bk3: 12a 1617728i bk4: 40a 1617651i bk5: 52a 1617517i bk6: 72a 1617576i bk7: 68a 1617503i bk8: 68a 1617611i bk9: 64a 1617594i bk10: 52a 1617514i bk11: 60a 1617384i bk12: 36a 1617618i bk13: 44a 1617602i bk14: 24a 1617653i bk15: 0a 1617781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00169676
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1617786 n_nop=1617104 n_act=42 n_pre=26 n_req=170 n_rd=592 n_write=22 bw_util=0.0007591
n_activity=2918 dram_eff=0.4208
bk0: 12a 1617709i bk1: 20a 1617676i bk2: 20a 1617636i bk3: 8a 1617723i bk4: 32a 1617678i bk5: 48a 1617511i bk6: 72a 1617569i bk7: 72a 1617470i bk8: 64a 1617620i bk9: 64a 1617550i bk10: 48a 1617533i bk11: 36a 1617525i bk12: 28a 1617676i bk13: 36a 1617636i bk14: 16a 1617685i bk15: 16a 1617681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00184017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 660, Miss = 84, Miss_rate = 0.127, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 592, Miss = 76, Miss_rate = 0.128, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 603, Miss = 87, Miss_rate = 0.144, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 642, Miss = 68, Miss_rate = 0.106, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3157
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.914
	minimum = 6
	maximum = 19
Network latency average = 6.91263
	minimum = 6
	maximum = 19
Slowest packet = 19294
Flit latency average = 6.4418
	minimum = 6
	maximum = 18
Slowest flit = 29220
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000138349
	minimum = 6.32021e-05 (at node 0)
	maximum = 0.000244908 (at node 3)
Accepted packet rate average = 0.000138349
	minimum = 6.32021e-05 (at node 0)
	maximum = 0.000244908 (at node 3)
Injected flit rate average = 0.000208788
	minimum = 6.32021e-05 (at node 0)
	maximum = 0.000440835 (at node 30)
Accepted flit rate average= 0.000208788
	minimum = 0.000126404 (at node 0)
	maximum = 0.000439255 (at node 3)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1523 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62 (5 samples)
Network latency average = 11.871 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.6 (5 samples)
Flit latency average = 11.3554 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0111931 (5 samples)
	minimum = 0.00824797 (5 samples)
	maximum = 0.0173515 (5 samples)
Accepted packet rate average = 0.0111931 (5 samples)
	minimum = 0.00824797 (5 samples)
	maximum = 0.0173515 (5 samples)
Injected flit rate average = 0.0169594 (5 samples)
	minimum = 0.00824797 (5 samples)
	maximum = 0.0348187 (5 samples)
Accepted flit rate average = 0.0169594 (5 samples)
	minimum = 0.0123374 (5 samples)
	maximum = 0.0269261 (5 samples)
Injected packet size average = 1.51517 (5 samples)
Accepted packet size average = 1.51517 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 43 sec (1363 sec)
gpgpu_simulation_rate = 4382 (inst/sec)
gpgpu_simulation_rate = 1463 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1418
gpu_sim_insn = 1117092
gpu_ipc =     787.7941
gpu_tot_sim_cycle = 2218253
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.1966
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8196
partiton_reqs_in_parallel = 31196
partiton_reqs_in_parallel_total    = 19167187
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6547
partiton_reqs_in_parallel_util = 31196
partiton_reqs_in_parallel_util_total    = 19167187
gpu_sim_cycle_parition_util = 1418
gpu_tot_sim_cycle_parition_util    = 871255
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     208.5515 GB/Sec
L2_BW_total  =       0.7058 GB/Sec
gpu_total_sim_rate=5175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5498
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5498
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 206, 175, 176, 175, 176, 175, 176, 191, 176, 176, 176, 191, 191, 176, 176, 132, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 147, 132, 147, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2975
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 461
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43089	W0_Idle:36981024	W0_Scoreboard:6512988	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 298473 
averagemflatency = 1613 
max_icnt2mem_latency = 298217 
max_icnt2sh_latency = 2218252 
mrq_lat_table:1224 	73 	99 	256 	94 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11868 	2586 	37 	0 	512 	3 	1297 	8 	16 	6 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	8060 	370 	264 	344 	5501 	97 	19 	0 	0 	512 	4 	1296 	8 	16 	6 	0 	19 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9852 	2718 	1461 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	1072 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	176 	26 	0 	0 	2 	3 	8 	4 	7 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         5         5        16        16        16         0         9        14         4         6         1         0 
dram[1]:         2         0         0         1         5         5        16        15        17        16         9         0         4         3         4         0 
dram[2]:         1         1         4         2         6         6        16        16         0        18        14        10         5         5         2         0 
dram[3]:         0         0         1         1         6         6         0        16        17         0         9        13         2         5         2         0 
dram[4]:         0         1         0         0         6         6        16        16         0         0        12        12         7         3         1         1 
dram[5]:         1         4         1         0         6         7         0        16        16         0         0        10         5         3         1         1 
dram[6]:         0         1         2         1         6         6         0        16         0        16        11        10         2         4         1         1 
dram[7]:         2         0         2         1         6         6        16        16         0         0        10         9         6         5         0         0 
dram[8]:         1         1         0         1         6         6        16        16        16         0         1        10         7         0         1         4 
dram[9]:         0         2         1         0         7         6        16        16        17         0        11         9         6         8         1         0 
dram[10]:         1         1         4         1         7         6        16        16         0         0        11         8         3         6         2         4 
maximum service time to same row:
dram[0]:     19655     18212    141132     93872      4580    105470     11445     11447     93011     93016      1977    238328    259024     54277     14050         0 
dram[1]:     24935     36105     92260     10311     23949     16226    116629    305094     64570     93015     80601      1023    262702    238574    296080     87255 
dram[2]:      7260     37460    108355    130766    127911     95140    106828     11448     93011    241971     64576    278593    237571    215150     84579     83337 
dram[3]:    302471     61816      4914     15137      4580    122744     11445     81649    242494     93015    259073     17118     85906    295384    116675      5873 
dram[4]:     60844      8099      2728      3856    298154      4581    296354     11449     64573     93016    298701    237127    237097    240979     84353    267813 
dram[5]:      1377     84582      1720      5292     79615     11352     11445    296665    206637     93015       987     47604    239234    247983     14313     95734 
dram[6]:       847    136177    141868     36173     66612    262939     11445     11449     93011     93027     36565    286543     93353    110904     15780    301272 
dram[7]:     88104    140143     72048      7260    229749     69797     11445    292114     93039     93015    295155    194849    282748    302571     38439    300554 
dram[8]:      1225      9659    301325      5809    125335     85228     49524     11449     93012     93027     46035      6477    127918     92495    126442    302861 
dram[9]:         0     92819     61020     82473     84375     81679    294094    291274     64572     93016    265125    238870    279289    302720      1559         0 
dram[10]:    106623      7390    292127      4794     34836    299068     87276     97756     93012     93027    298640      1039    239946    301393    271617     36489 
average row accesses per activate:
dram[0]:  3.000000  4.000000  5.333333  4.000000  7.500000  3.000000  8.500000  8.500000  8.500000 16.000000  4.666667  5.666667  1.857143  4.000000  3.333333      -nan 
dram[1]:  1.666667  6.000000  6.000000  3.500000  2.500000  3.000000  6.333333  4.400000  9.000000  8.500000  3.000000 12.000000  2.333333  2.500000  1.800000  4.000000 
dram[2]:  3.500000  1.500000  2.333333  1.500000  3.250000  3.750000  9.000000 10.000000 16.000000 10.000000  5.666667  3.400000  2.800000  2.000000  2.400000  8.000000 
dram[3]:  2.000000  4.000000  3.500000  2.500000  6.000000  8.500000 16.000000  6.333333  6.666667 16.000000  4.200000  9.500000  2.750000  2.000000  1.666667  1.000000 
dram[4]:  2.000000  4.500000  4.000000  4.000000  4.000000  7.000000  5.000000 10.000000 17.000000 16.000000  6.500000  4.000000  2.571429  2.000000  2.500000  2.000000 
dram[5]:  3.333333  3.666667  5.500000  6.000000  5.000000  4.000000 16.000000  9.000000  8.500000 16.000000 12.000000  5.000000  2.333333  1.714286  5.500000  2.500000 
dram[6]:  1.000000  2.500000  3.333333  2.500000  8.000000  3.250000 16.000000  9.000000 16.000000  9.000000  5.333333  4.250000  4.000000  3.000000  2.000000  1.500000 
dram[7]:  1.500000 14.000000  2.000000  2.500000  4.333333  7.000000  9.000000  9.000000 16.000000 16.000000  3.750000  4.000000  2.400000  2.166667  6.000000  2.000000 
dram[8]:  1.000000  1.333333  2.000000  1.500000  4.500000  7.000000  9.000000  9.000000  8.500000 16.000000  5.000000  6.000000  6.000000  9.000000  1.333333  1.800000 
dram[9]:      -nan  1.500000  2.666667  6.000000  6.500000  4.500000  6.333333  9.000000  9.000000 16.000000  4.666667  3.000000  2.750000  3.250000  5.500000      -nan 
dram[10]:  2.500000  4.500000  1.750000  1.500000  4.500000  3.200000  6.333333  6.333333 16.000000 16.000000  6.000000  4.500000  2.666667  2.500000  2.000000  2.000000 
average row locality = 2054/461 = 4.455532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         2         9         2        10         9        17        17        17        16        12        15        11        12         6         0 
dram[1]:         4         3         3         4         8         6        18        20        17        17        13        12        16        12         6         2 
dram[2]:         4         2         4         2        10        11        17        18        16        18        15        16        11         8         7         4 
dram[3]:         1         2         4         3         9        11        16        18        19        16        18        16        10        11         3         1 
dram[4]:         1         5         2         2         7        10        19        18        16        16        13        15        15        15         3         4 
dram[5]:         6         6         6         3         8        10        16        17        17        16        12        14        16        10         6         3 
dram[6]:         1         3         5         3        11        10        16        17        16        18        16        14        11         9         4         2 
dram[7]:         2         7         4         3        10        10        17        17        16        16        14        11        11        11         3         1 
dram[8]:         2         3         1         2        12        10        17        17        17        16        10        11         6         9         3         6 
dram[9]:         0         2         5         3        10        13        18        17        17        16        13        15         9        11         6         0 
dram[10]:         3         5         5         2         8        12        18        18        16        16        12         9         7         9         4         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/142 = 1.17
number of total write accesses:
dram[0]:         1         2         7         2         5         3         0         0         0         0         2         2         2         4         4         0 
dram[1]:         1         3         3         3         2         0         1         2         1         0         2         0         5         3         3         2 
dram[2]:         3         1         3         1         3         4         1         2         0         2         2         1         3         0         5         4 
dram[3]:         1         2         3         2         3         6         0         1         1         0         3         3         1         1         2         0 
dram[4]:         1         4         2         2         1         4         1         2         1         0         0         1         3         5         2         2 
dram[5]:         4         5         5         3         2         2         0         1         0         0         0         1         5         2         5         2 
dram[6]:         0         2         5         2         5         3         0         1         0         0         0         3         1         3         2         1 
dram[7]:         1         7         2         2         3         4         1         1         0         0         1         1         1         2         3         1 
dram[8]:         0         1         1         1         6         4         1         1         0         0         0         1         6         0         1         3 
dram[9]:         0         1         3         3         3         5         1         1         1         0         1         3         2         2         5         0 
dram[10]:         2         4         2         1         1         4         1         1         0         0         0         0         1         1         2         2 
total reads: 334
min_bank_accesses = 0!
chip skew: 37/22 = 1.68
average mf latency per bank:
dram[0]:       2307       227       624       306      5677     13843     38794     38986      2725      2963      2092      2809       654       913      2455    none  
dram[1]:       7990       190       446       546      9894     13873     34780     31399      6458      6399      2015      2631     14794       457     34014       260
dram[2]:       1350       711      2330       701      7991      7778     36611     33035      2857     33253      2784     19338       483     46936      5961       402
dram[3]:        170       169       550      3048      8438      6047     41137     35844      5835      2750     17305      1608       837     25596       437       777
dram[4]:        170       280       169       169     12461      7172     47940     33083      3449      2581     25271     20573     17079       436      7013      5960
dram[5]:        327      3579       316       169     10055      9880     41137     36683     20103      2766      2353      2127     14730      5497       144       365
dram[6]:       2307     15257       479       441      6382     30742     38595     34385      3093      4689      2758      1850       506       484       413       117
dram[7]:        579       187       753      1787      9811      7325     34326     34354      2972      2843     21830      2593       772       456       152       170
dram[8]:       1919       851       170      1058      5840      7374     34327     34364      6047      2840      3958      2334      4749       645     16909       842
dram[9]:     none       38228      8095       489     12558      9407     48213     34392      3222      2864      2226      1677      1159       563       327    none  
dram[10]:        296       363     43586       711     11363      7773     36670     32672      2934      2849     27267      2809       554       676     11691       753
maximum mf latency per bank:
dram[0]:        252       341       359       341      3777     81505     10637     10709       417       440       475     17637       411      8206     10421         0
dram[1]:      33724       341       341       352     14181      3806     10652     25891     57574     61235       465       516    298391       407    298396       341
dram[2]:       6741       352     14045       359      3798     13929     10672     10716       445    298367     15923    298405       359    298198     34002       341
dram[3]:        341       341       352     14034      3801      3828     10670     19182     57571       432    298409       514       359    298264       358       257
dram[4]:        341       354       341       342      3797      3819    298447     10742     15064       405    297977    298371    298264       359     34236     33908
dram[5]:        359     35087       352       341      3801     13985     10642     10705    298229       419       448       469    298396     57499       347       347
dram[6]:        352     74853       347       352      3801    298109     10639     10692       430     32332     11647       529       359       358       361       353
dram[7]:        341       341       358      6765     24177      3821     10635     10690       441       491    298365       547       358       359       337       341
dram[8]:        358       362       341       352      3788      3812     10650     10689     57613       455      9457       516       346       449     65239       365
dram[9]:          0     72118     60019       341     60011     66179    298398     10681     12699       465       515       522      6492       359       352         0
dram[10]:        347       352    298473       352      3789     19174     78633     10681       473       439    298109       483       474       359     34001       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619691 n_act=40 n_pre=25 n_req=191 n_rd=628 n_write=34 bw_util=0.0008171
n_activity=3234 dram_eff=0.4094
bk0: 8a 1620360i bk1: 8a 1620374i bk2: 36a 1620231i bk3: 8a 1620372i bk4: 40a 1620260i bk5: 36a 1620211i bk6: 68a 1620247i bk7: 68a 1620133i bk8: 68a 1620222i bk9: 64a 1620159i bk10: 48a 1620071i bk11: 60a 1620003i bk12: 44a 1620170i bk13: 48a 1620206i bk14: 24a 1620267i bk15: 0a 1620409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00302885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619655 n_act=52 n_pre=36 n_req=192 n_rd=644 n_write=31 bw_util=0.0008331
n_activity=3489 dram_eff=0.3869
bk0: 16a 1620316i bk1: 12a 1620356i bk2: 12a 1620357i bk3: 16a 1620328i bk4: 32a 1620262i bk5: 24a 1620305i bk6: 72a 1620214i bk7: 80a 1620022i bk8: 68a 1620233i bk9: 68a 1620166i bk10: 52a 1620034i bk11: 48a 1620111i bk12: 64a 1620063i bk13: 48a 1620174i bk14: 24a 1620232i bk15: 8a 1620363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0027567
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619653 n_act=47 n_pre=31 n_req=198 n_rd=652 n_write=35 bw_util=0.0008479
n_activity=3370 dram_eff=0.4077
bk0: 16a 1620321i bk1: 8a 1620358i bk2: 16a 1620297i bk3: 8a 1620360i bk4: 40a 1620236i bk5: 44a 1620175i bk6: 68a 1620239i bk7: 72a 1620111i bk8: 64a 1620269i bk9: 72a 1620124i bk10: 60a 1620055i bk11: 64a 1619944i bk12: 44a 1620196i bk13: 32a 1620241i bk14: 28a 1620212i bk15: 16a 1620331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00197356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619695 n_act=39 n_pre=23 n_req=187 n_rd=632 n_write=29 bw_util=0.0008158
n_activity=3011 dram_eff=0.4391
bk0: 4a 1620389i bk1: 8a 1620376i bk2: 16a 1620330i bk3: 12a 1620334i bk4: 36a 1620287i bk5: 44a 1620194i bk6: 64a 1620282i bk7: 72a 1620100i bk8: 76a 1620204i bk9: 64a 1620175i bk10: 72a 1619933i bk11: 64a 1619980i bk12: 40a 1620254i bk13: 44a 1620182i bk14: 12a 1620312i bk15: 4a 1620374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0023605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619669 n_act=45 n_pre=29 n_req=192 n_rd=644 n_write=31 bw_util=0.0008331
n_activity=3240 dram_eff=0.4167
bk0: 4a 1620379i bk1: 20a 1620301i bk2: 8a 1620372i bk3: 8a 1620378i bk4: 28a 1620325i bk5: 40a 1620228i bk6: 76a 1620153i bk7: 72a 1620113i bk8: 64a 1620260i bk9: 64a 1620200i bk10: 52a 1620129i bk11: 60a 1620054i bk12: 60a 1620125i bk13: 60a 1620042i bk14: 12a 1620326i bk15: 16a 1620297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00216919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619645 n_act=44 n_pre=28 n_req=203 n_rd=664 n_write=37 bw_util=0.0008652
n_activity=3543 dram_eff=0.3957
bk0: 24a 1620267i bk1: 24a 1620266i bk2: 24a 1620285i bk3: 12a 1620354i bk4: 32a 1620300i bk5: 40a 1620223i bk6: 64a 1620278i bk7: 68a 1620135i bk8: 68a 1620250i bk9: 64a 1620147i bk10: 48a 1620148i bk11: 56a 1620080i bk12: 64a 1620059i bk13: 40a 1620170i bk14: 24a 1620276i bk15: 12a 1620328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00262525
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619704 n_act=39 n_pre=23 n_req=184 n_rd=624 n_write=28 bw_util=0.0008047
n_activity=3070 dram_eff=0.4248
bk0: 4a 1620391i bk1: 12a 1620342i bk2: 20a 1620289i bk3: 12a 1620344i bk4: 44a 1620255i bk5: 40a 1620191i bk6: 64a 1620281i bk7: 68a 1620137i bk8: 64a 1620271i bk9: 72a 1620131i bk10: 64a 1620061i bk11: 56a 1619988i bk12: 44a 1620272i bk13: 36a 1620246i bk14: 16a 1620301i bk15: 8a 1620242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00287827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619714 n_act=39 n_pre=23 n_req=183 n_rd=612 n_write=30 bw_util=0.0007924
n_activity=3084 dram_eff=0.4163
bk0: 8a 1620354i bk1: 28a 1620285i bk2: 16a 1620314i bk3: 12a 1620339i bk4: 40a 1620255i bk5: 40a 1620229i bk6: 68a 1620239i bk7: 68a 1620139i bk8: 64a 1620287i bk9: 64a 1620156i bk10: 56a 1620066i bk11: 44a 1620071i bk12: 44a 1620224i bk13: 44a 1620190i bk14: 12a 1620351i bk15: 4a 1620386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00264068
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619768 n_act=36 n_pre=20 n_req=168 n_rd=568 n_write=26 bw_util=0.0007331
n_activity=2607 dram_eff=0.4557
bk0: 8a 1620360i bk1: 12a 1620321i bk2: 4a 1620391i bk3: 8a 1620361i bk4: 48a 1620187i bk5: 40a 1620227i bk6: 68a 1620234i bk7: 68a 1620138i bk8: 68a 1620248i bk9: 64a 1620169i bk10: 40a 1620183i bk11: 44a 1620120i bk12: 24a 1620320i bk13: 36a 1620348i bk14: 12a 1620332i bk15: 24a 1620235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00209946
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619703 n_act=39 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0008035
n_activity=3128 dram_eff=0.4162
bk0: 0a 1620416i bk1: 8a 1620364i bk2: 20a 1620299i bk3: 12a 1620360i bk4: 40a 1620283i bk5: 52a 1620149i bk6: 72a 1620208i bk7: 68a 1620135i bk8: 68a 1620243i bk9: 64a 1620226i bk10: 52a 1620146i bk11: 60a 1620016i bk12: 36a 1620250i bk13: 44a 1620234i bk14: 24a 1620285i bk15: 0a 1620413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00169401
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1620418 n_nop=1619736 n_act=42 n_pre=26 n_req=170 n_rd=592 n_write=22 bw_util=0.0007578
n_activity=2918 dram_eff=0.4208
bk0: 12a 1620341i bk1: 20a 1620308i bk2: 20a 1620268i bk3: 8a 1620355i bk4: 32a 1620310i bk5: 48a 1620143i bk6: 72a 1620201i bk7: 72a 1620102i bk8: 64a 1620252i bk9: 64a 1620182i bk10: 48a 1620165i bk11: 36a 1620157i bk12: 28a 1620308i bk13: 36a 1620268i bk14: 16a 1620317i bk15: 16a 1620313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00183718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 790, Miss = 84, Miss_rate = 0.106, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 724, Miss = 76, Miss_rate = 0.105, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 731, Miss = 87, Miss_rate = 0.119, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1033, Miss = 68, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3157
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.1554
	minimum = 6
	maximum = 348
Network latency average = 17.0188
	minimum = 6
	maximum = 244
Slowest packet = 29527
Flit latency average = 17.7307
	minimum = 6
	maximum = 243
Slowest flit = 44661
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0440367
	minimum = 0.0310515 (at node 1)
	maximum = 0.137968 (at node 44)
Accepted packet rate average = 0.0440367
	minimum = 0.0310515 (at node 1)
	maximum = 0.137968 (at node 44)
Injected flit rate average = 0.066055
	minimum = 0.0395201 (at node 1)
	maximum = 0.17043 (at node 44)
Accepted flit rate average= 0.066055
	minimum = 0.052223 (at node 43)
	maximum = 0.243472 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6528 (6 samples)
	minimum = 6 (6 samples)
	maximum = 109.667 (6 samples)
Network latency average = 12.7289 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77 (6 samples)
Flit latency average = 12.418 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.016667 (6 samples)
	minimum = 0.0120486 (6 samples)
	maximum = 0.0374542 (6 samples)
Accepted packet rate average = 0.016667 (6 samples)
	minimum = 0.0120486 (6 samples)
	maximum = 0.0374542 (6 samples)
Injected flit rate average = 0.025142 (6 samples)
	minimum = 0.01346 (6 samples)
	maximum = 0.0574207 (6 samples)
Accepted flit rate average = 0.025142 (6 samples)
	minimum = 0.018985 (6 samples)
	maximum = 0.0630171 (6 samples)
Injected packet size average = 1.50849 (6 samples)
Accepted packet size average = 1.50849 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 50 sec (1370 sec)
gpgpu_simulation_rate = 5175 (inst/sec)
gpgpu_simulation_rate = 1619 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 428629
gpu_sim_insn = 1294722
gpu_ipc =       3.0206
gpu_tot_sim_cycle = 2874104
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       2.9176
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8196
partiton_reqs_in_parallel = 9429838
partiton_reqs_in_parallel_total    = 19198383
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9607
partiton_reqs_in_parallel_util = 9429838
partiton_reqs_in_parallel_util_total    = 19198383
gpu_sim_cycle_parition_util = 428629
gpu_tot_sim_cycle_parition_util    = 872673
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =       3.5870 GB/Sec
L2_BW_total  =       1.0797 GB/Sec
gpu_total_sim_rate=4004

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
222, 252, 221, 222, 221, 222, 221, 314, 237, 222, 222, 222, 237, 237, 222, 393, 155, 326, 170, 403, 155, 155, 170, 155, 155, 155, 352, 155, 155, 155, 155, 155, 170, 418, 155, 170, 155, 170, 378, 155, 248, 155, 155, 155, 155, 455, 155, 155, 170, 326, 155, 155, 170, 155, 403, 155, 155, 352, 155, 155, 247, 155, 155, 274, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3654
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 461
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49516	W0_Idle:45309410	W0_Scoreboard:19352651	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 298473 
averagemflatency = 1917 
max_icnt2mem_latency = 298217 
max_icnt2sh_latency = 2874103 
mrq_lat_table:3723 	74 	107 	640 	105 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26776 	3568 	37 	0 	521 	13 	1314 	37 	85 	73 	127 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	22138 	370 	264 	344 	7315 	97 	19 	0 	0 	521 	14 	1313 	37 	85 	73 	127 	19 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22067 	2747 	1461 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	5046 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	797 	29 	4 	4 	6 	31 	60 	47 	25 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6        12        16        12        20         8        16        16        16        16         9        14         4         6        16         6 
dram[1]:         8        14        14        22         8        16        16        15        17        16         9        12         4         6         6         8 
dram[2]:        14         8        18         6         6        10        16        16        16        18        14        10         5         5         6        10 
dram[3]:        14         6         6        10        10        23        16        16        17        16         9        13         7         8         8        12 
dram[4]:         6        10        12         6        17         8        16        16        17        16        12        12         8         8        10        22 
dram[5]:         8         6        18        14         8         8        16        16        16        16        12        10         8         8        10        14 
dram[6]:         4         8        12        12        10        20        16        16        16        16        11        10        12         5         8         8 
dram[7]:         8        14        18        10         8        10        16        16        16        16        10         9         6         6        12        22 
dram[8]:         2        10        12        14        19         8        16        16        16        16        15        10         7         9        16         8 
dram[9]:         4        10        10        12        10        14        16        16        17        16        11         9        10         8        20        20 
dram[10]:         8        16         6        10        18         6        16        16        16        16        11         8         5         6        10         4 
maximum service time to same row:
dram[0]:     71241     71417    141132     96590    329631    145912     60040     56550    111329     96602     64550    244309    259024     97737    209926    108566 
dram[1]:    159730    126167    253820    265812    314727    272317    243370    305094    114620     93015    250103    156972    262702    238574    296080     87255 
dram[2]:    391238    207593    237635    146882    127911    199736    153575    198037     93011    241971    125913    278593    237571    215150    167518    175269 
dram[3]:    302471    176727     91269     92332    344331    144665    193876     98353    242494    197426    259073    110456    206654    295384    116675    126170 
dram[4]:    120457    250444    290307    138289    298154    111465    296354     72296    111019    148485    298701    237127    237097    240979    107170    267813 
dram[5]:    243792    179933    149709    119962     83639    197888     86631    296665    206637    113885     95266    105245    261897    247983    112013     95734 
dram[6]:     90383    136177    149874    245927    172205    262939    108009    237148     93011    108883    144476    286543    247329    229319    258275    301272 
dram[7]:     90527    140143    206699    148914    229749     69797     11445    292114     93039    157918    295155    194849    282748    302571     67730    300554 
dram[8]:     41110     84363    301325    143174    203189    112423     99533     88357     93012    101231     84671    133067    127918     92495    172083    302861 
dram[9]:     29054    159922    303447    127809    128217     81679    294094    291274    210792    181808    265125    238870    279289    302720    170242    135557 
dram[10]:    118588    155156    292127    136850    237325    299068    218122     97756     93012     93027    298640    104401    239946    301393    390085     36489 
average row accesses per activate:
dram[0]:  3.625000  2.900000  3.714286  2.750000  8.000000  3.142857  4.000000  3.555556  4.750000  5.000000  3.100000  3.111111  2.222222  3.083333  4.600000  3.500000 
dram[1]:  4.000000  5.200000  4.000000  5.000000  3.000000  4.000000  3.571429  3.571429  4.200000  4.750000  2.700000  3.444444  2.300000  2.142857  2.300000  3.100000 
dram[2]:  4.142857  1.909091  5.000000  2.181818  4.666667  3.600000  4.428571  5.800000  8.500000  5.500000  3.750000  2.500000  3.076923  2.785714  2.214286  3.125000 
dram[3]:  5.500000  2.230769  2.071429  2.800000  5.000000  5.142857  7.666667  3.333333  6.666667  6.000000  2.700000  4.000000  2.333333  2.312500  2.000000  2.777778 
dram[4]:  2.222222  3.333333  4.000000  2.571429  4.375000  3.777778  4.833333  5.000000  6.333333  5.000000  2.875000  2.900000  2.352941  2.150000  3.142857  4.428571 
dram[5]:  2.153846  2.416667  5.000000  3.333333  2.727273  4.666667  3.571429  4.500000  4.400000  4.000000  2.384615  2.272727  2.388889  2.105263  2.800000  3.000000 
dram[6]:  2.545455  3.250000  3.555556  2.800000  3.777778  4.857143  4.285714  7.250000  4.200000  5.250000  3.142857  3.000000  3.777778  2.375000  2.666667  2.700000 
dram[7]:  3.428571  5.600000  4.333333  3.444444  3.444444  6.250000 13.000000  4.800000  8.500000  4.750000  2.800000  2.666667  2.692308  2.052632  4.500000  5.333333 
dram[8]:  4.000000  2.909091  3.300000  2.875000  5.571429  3.500000  4.285714  3.000000  8.500000  4.200000  4.000000  2.555556  2.937500  3.307692  3.076923  2.538461 
dram[9]:  3.000000  3.250000  4.000000  4.333333  5.333333  5.666667  3.714286  6.250000  6.666667  4.200000  4.428571  2.545455  4.300000  2.117647  6.500000  4.125000 
dram[10]:  2.900000  3.571429  2.692308  3.111111  4.250000  6.000000  3.714286  4.000000  3.666667  5.000000  2.727273  2.571429  2.214286  2.400000  2.625000  6.000000 
average row locality = 4957/1487 = 3.333558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        17        15        13        20        15        22        28        19        20        25        23        30        27        13         8 
dram[1]:        14        14        14        18        16        21        22        22        20        19        22        25        33        32        15        18 
dram[2]:        17        15        14        15        18        23        25        24        17        20        24        22        29        31        20        15 
dram[3]:        12        19        19        17        19        22        20        25        19        18        24        23        28        27        13        15 
dram[4]:        12        19        16        11        23        22        24        22        18        20        20        25        30        30        15        18 
dram[5]:        19        18        14        17        21        19        22        23        22        20        27        22        32        30        17        14 
dram[6]:        19        15        18        17        24        22        25        23        21        21        20        26        25        28        15        17 
dram[7]:        14        15        15        20        21        16        21        21        17        19        23        22        26        31        10        18 
dram[8]:        14        19        19        14        24        23        26        26        17        21        19        20        31        31        26        21 
dram[9]:        11        15        17        15        21        22        24        21        19        21        25        24        30        28        14        19 
dram[10]:        18        15        22        17        23        19        23        24        22        20        25        29        25        27        13        13 
total reads: 3606
bank skew: 33/8 = 4.12
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:        11        12        11         9        12         7         2         4         0         0         6         5        10        10        10         6 
dram[1]:        10        12        10        12         8        11         3         3         1         0         5         6        13        13         8        13 
dram[2]:        12         6        11         9        10        13         6         5         0         2         6         3        11         8        11        10 
dram[3]:        10        10        10        11        11        14         3         5         1         0         3         5         7        10         7        10 
dram[4]:         8        11        12         7        12        12         5         3         1         0         3         4        10        13         7        13 
dram[5]:         9        11        11        13         9         9         3         4         0         0         4         3        11        10        11        10 
dram[6]:         9        11        14        11        10        12         5         6         0         0         2         7         9        10         9        10 
dram[7]:        10        13        11        11        10         9         5         3         0         0         5         2         9         8         8        14 
dram[8]:        10        13        14         9        15        12         4         4         0         0         1         3        16        12        14        12 
dram[9]:         7        11        11        11        11        12         2         4         1         0         6         4        13         8        12        14 
dram[10]:        11        10        13        11        11        11         3         4         0         0         5         7         6         9         8        11 
total reads: 1351
min_bank_accesses = 0!
chip skew: 139/115 = 1.21
average mf latency per bank:
dram[0]:       5208     13735       818     17546      4026     10924     30631     38917     19497     13080      1513      3497       731       874      1467       499
dram[1]:       8630     14105     17438     15854      5166     10428     26952     28146     20553      6313      1534      6498      7301      2863     25725      7701
dram[2]:       2587     24989     10616      8827      6130      5635     29103     28222      3228     35798      5390     13749       659     20761     13097     15587
dram[3]:       2659     14659      8251     14953      4426      8149     37639     23203      6197     13892     21057     10604       774      8626     24813     11009
dram[4]:      23582     12671      4549     11543     15358     10146     34660     31719      9468     22044     20179     21648      8089      3513     32875      7950
dram[5]:       9717     20719      8318     14666      7112      8822     28239     27756     31961      8627      8204     12920     12616      5249       905     13956
dram[6]:      14385     15566     12793      7550     20869     17796     27661     28584     12210     15450      2526      4783      4271      6460      8046     19366
dram[7]:       9327      2328      8249     26285      9937      6660     24242     34413      3216     11531     12133     14022      4798      9159     13275     10067
dram[8]:       2409      9818      9218      2510     13808     10481     23537     21234      6584      8332      2442      5983      8070      2924     16679      6815
dram[9]:       1333     12437      5709      5337      7731      7007     43292     25315     23409     21776     18266     17357      2135      5246       533      7128
dram[10]:      25946     12752     20414     19985      5406      4427     27387     25371     20615     12791     16554     13754     14957       755      3867       406
maximum mf latency per bank:
dram[0]:     130362    200407      2848    195187     13338     81505     59963    197794    202999    203007       475     36155       411      8206     10421      2835
dram[1]:     161534    195189    197795    200399     14181    163944     10652     25891    203000     61235       465    153732    298391    101733    298396    140732
dram[2]:      51928    189950    200401    200399     57553     65359    200402     78355       445    298367     96468    298405       359    298198    140618    195192
dram[3]:      54530    184862    200400    197800     18559    169155    195065     19182     57571    197671    298409    151119       359    298264    200386    143332
dram[4]:     195185    164044     62336    197791    200401    200407    298447     78328    112028    187362    297977    298371    298264    122443    197792    200387
dram[5]:      83564    200401    195194    200414     44536     65292     31423     41890    298229    114774    109560    153696    298396    122524      8164    197793
dram[6]:     200171    203005    200397    195077    203008    298109    195191    195188    104190    114638     11647    109415    122582    119936    174352    182302
dram[7]:     130191     49746    200404    203000    166527     52350     10635    158737       441    158935    298365    197795    145935    145939    148452    203003
dram[8]:      47141    164032    197808     41493    197812    166528     41928     10689     57613    114653      9457     96420    177139    101745    203004     80944
dram[9]:      15974    184919     60019     93976     70562     66179    298398     10681    202995    200399    200402    174525     62336    101626       358    171939
dram[10]:     195174    197781    298473    202986     28889     19174     78633     41752    163930    104366    298109    197796    197809       359     34001       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414715 n_act=126 n_pre=110 n_req=428 n_rd=1252 n_write=115 bw_util=0.001131
n_activity=9250 dram_eff=0.2956
bk0: 72a 2415851i bk1: 68a 2415841i bk2: 60a 2415947i bk3: 52a 2415946i bk4: 80a 2415966i bk5: 60a 2415954i bk6: 88a 2416003i bk7: 112a 2415752i bk8: 76a 2416059i bk9: 80a 2415967i bk10: 100a 2415685i bk11: 92a 2415679i bk12: 120a 2415601i bk13: 108a 2415748i bk14: 52a 2416001i bk15: 32a 2416111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00230061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414622 n_act=142 n_pre=126 n_req=453 n_rd=1300 n_write=128 bw_util=0.001182
n_activity=9840 dram_eff=0.2902
bk0: 56a 2415960i bk1: 56a 2415955i bk2: 56a 2415979i bk3: 72a 2415943i bk4: 64a 2415954i bk5: 84a 2415848i bk6: 88a 2415970i bk7: 88a 2415847i bk8: 80a 2416038i bk9: 76a 2416008i bk10: 88a 2415736i bk11: 100a 2415674i bk12: 132a 2415516i bk13: 128a 2415482i bk14: 60a 2415887i bk15: 72a 2415793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00215038
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414625 n_act=135 n_pre=119 n_req=452 n_rd=1316 n_write=123 bw_util=0.001191
n_activity=9702 dram_eff=0.2966
bk0: 68a 2415919i bk1: 60a 2415899i bk2: 56a 2415986i bk3: 60a 2415875i bk4: 72a 2415948i bk5: 92a 2415754i bk6: 100a 2415906i bk7: 96a 2415860i bk8: 68a 2416137i bk9: 80a 2415966i bk10: 96a 2415746i bk11: 88a 2415670i bk12: 116a 2415720i bk13: 124a 2415677i bk14: 80a 2415745i bk15: 60a 2415911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00156188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414659 n_act=139 n_pre=123 n_req=437 n_rd=1280 n_write=117 bw_util=0.001156
n_activity=9789 dram_eff=0.2854
bk0: 48a 2416031i bk1: 76a 2415790i bk2: 76a 2415758i bk3: 68a 2415837i bk4: 76a 2415928i bk5: 88a 2415809i bk6: 80a 2416074i bk7: 100a 2415780i bk8: 76a 2416110i bk9: 72a 2416031i bk10: 96a 2415689i bk11: 92a 2415710i bk12: 112a 2415712i bk13: 108a 2415652i bk14: 52a 2415920i bk15: 60a 2415885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00186482
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x804e3b00, atomic=0 1 entries : 0x7f407658e880 :  mf: uid=326638, sid13:w09, part=4, addr=0x804e3b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2874103), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414643 n_act=136 n_pre=120 n_req=446 n_rd=1298 n_write=121 bw_util=0.001175
n_activity=9627 dram_eff=0.2948
bk0: 46a 2415953i bk1: 76a 2415862i bk2: 64a 2415925i bk3: 44a 2416020i bk4: 92a 2415857i bk5: 88a 2415799i bk6: 96a 2415920i bk7: 88a 2415904i bk8: 72a 2416098i bk9: 80a 2416001i bk10: 80a 2415817i bk11: 100a 2415714i bk12: 120a 2415619i bk13: 120a 2415498i bk14: 60a 2415962i bk15: 72a 2415892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00173901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414552 n_act=158 n_pre=142 n_req=455 n_rd=1348 n_write=118 bw_util=0.001213
n_activity=10753 dram_eff=0.2727
bk0: 76a 2415783i bk1: 72a 2415795i bk2: 56a 2415982i bk3: 68a 2415872i bk4: 84a 2415818i bk5: 76a 2415915i bk6: 88a 2415966i bk7: 92a 2415864i bk8: 88a 2416047i bk9: 80a 2415930i bk10: 108a 2415634i bk11: 88a 2415719i bk12: 128a 2415580i bk13: 120a 2415562i bk14: 68a 2415845i bk15: 56a 2415926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00208789
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414593 n_act=136 n_pre=120 n_req=461 n_rd=1344 n_write=125 bw_util=0.001216
n_activity=10042 dram_eff=0.2926
bk0: 76a 2415813i bk1: 60a 2415919i bk2: 72a 2415858i bk3: 68a 2415855i bk4: 96a 2415838i bk5: 88a 2415832i bk6: 100a 2415914i bk7: 92a 2415896i bk8: 84a 2416041i bk9: 84a 2415967i bk10: 80a 2415840i bk11: 104a 2415600i bk12: 100a 2415862i bk13: 112a 2415672i bk14: 60a 2415904i bk15: 68a 2415752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00224019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414752 n_act=114 n_pre=98 n_req=427 n_rd=1236 n_write=118 bw_util=0.001121
n_activity=8973 dram_eff=0.3018
bk0: 56a 2415961i bk1: 60a 2415968i bk2: 60a 2415969i bk3: 80a 2415866i bk4: 84a 2415847i bk5: 64a 2415980i bk6: 84a 2416067i bk7: 84a 2415927i bk8: 68a 2416161i bk9: 76a 2415973i bk10: 92a 2415737i bk11: 88a 2415748i bk12: 104a 2415761i bk13: 124a 2415574i bk14: 40a 2416067i bk15: 72a 2415912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414501 n_act=145 n_pre=129 n_req=490 n_rd=1404 n_write=139 bw_util=0.001277
n_activity=10635 dram_eff=0.2902
bk0: 56a 2415977i bk1: 76a 2415804i bk2: 76a 2415811i bk3: 56a 2415943i bk4: 96a 2415835i bk5: 92a 2415771i bk6: 104a 2415920i bk7: 104a 2415759i bk8: 68a 2416143i bk9: 84a 2415941i bk10: 76a 2415948i bk11: 80a 2415784i bk12: 124a 2415627i bk13: 124a 2415685i bk14: 104a 2415679i bk15: 84a 2415724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00173363
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414673 n_act=115 n_pre=99 n_req=453 n_rd=1304 n_write=127 bw_util=0.001184
n_activity=9308 dram_eff=0.3075
bk0: 44a 2416030i bk1: 60a 2415910i bk2: 68a 2415933i bk3: 60a 2415972i bk4: 84a 2415927i bk5: 88a 2415866i bk6: 96a 2415960i bk7: 84a 2415934i bk8: 76a 2416113i bk9: 84a 2416005i bk10: 100a 2415830i bk11: 96a 2415723i bk12: 120a 2415755i bk13: 112a 2415657i bk14: 56a 2416000i bk15: 76a 2415857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00135537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2416318 n_nop=2414590 n_act=142 n_pre=126 n_req=455 n_rd=1340 n_write=120 bw_util=0.001208
n_activity=10064 dram_eff=0.2901
bk0: 72a 2415846i bk1: 60a 2415951i bk2: 88a 2415727i bk3: 68a 2415861i bk4: 92a 2415854i bk5: 76a 2415916i bk6: 92a 2415942i bk7: 96a 2415846i bk8: 88a 2415999i bk9: 80a 2415994i bk10: 100a 2415734i bk11: 116a 2415581i bk12: 100a 2415770i bk13: 108a 2415693i bk14: 52a 2415965i bk15: 52a 2416006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00153829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1519, Miss = 162, Miss_rate = 0.107, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1768, Miss = 176, Miss_rate = 0.100, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3159
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4674
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.82295
	minimum = 6
	maximum = 20
Network latency average = 6.82224
	minimum = 6
	maximum = 20
Slowest packet = 34277
Flit latency average = 6.30652
	minimum = 6
	maximum = 19
Slowest flit = 58000
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00075688
	minimum = 0.00033129 (at node 8)
	maximum = 0.00123417 (at node 26)
Accepted packet rate average = 0.00075688
	minimum = 0.00033129 (at node 8)
	maximum = 0.00123417 (at node 26)
Injected flit rate average = 0.00114801
	minimum = 0.000397781 (at node 8)
	maximum = 0.00207523 (at node 38)
Accepted flit rate average= 0.00114801
	minimum = 0.000596088 (at node 8)
	maximum = 0.00223387 (at node 26)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2485 (7 samples)
	minimum = 6 (7 samples)
	maximum = 96.8571 (7 samples)
Network latency average = 11.8851 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.8571 (7 samples)
Flit latency average = 11.5449 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0143941 (7 samples)
	minimum = 0.0103747 (7 samples)
	maximum = 0.0322799 (7 samples)
Accepted packet rate average = 0.0143941 (7 samples)
	minimum = 0.0103747 (7 samples)
	maximum = 0.0322799 (7 samples)
Injected flit rate average = 0.0217143 (7 samples)
	minimum = 0.011594 (7 samples)
	maximum = 0.0495142 (7 samples)
Accepted flit rate average = 0.0217143 (7 samples)
	minimum = 0.016358 (7 samples)
	maximum = 0.0543338 (7 samples)
Injected packet size average = 1.50855 (7 samples)
Accepted packet size average = 1.50855 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 54 sec (2094 sec)
gpgpu_simulation_rate = 4004 (inst/sec)
gpgpu_simulation_rate = 1372 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2927
gpu_sim_insn = 1132352
gpu_ipc =     386.8644
gpu_tot_sim_cycle = 3099181
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.0711
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 8204
partiton_reqs_in_parallel = 64394
partiton_reqs_in_parallel_total    = 28628221
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.2581
partiton_reqs_in_parallel_util = 64394
partiton_reqs_in_parallel_util_total    = 28628221
gpu_sim_cycle_parition_util = 2927
gpu_tot_sim_cycle_parition_util    = 1301302
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     220.9792 GB/Sec
L2_BW_total  =       1.2099 GB/Sec
gpu_total_sim_rate=4519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
243, 288, 257, 258, 242, 258, 242, 335, 273, 258, 243, 258, 258, 273, 243, 414, 176, 347, 191, 439, 176, 191, 206, 191, 176, 176, 388, 191, 191, 191, 191, 191, 191, 439, 191, 206, 176, 206, 399, 191, 284, 191, 191, 191, 191, 476, 176, 176, 191, 347, 176, 176, 206, 191, 439, 176, 191, 373, 176, 176, 283, 191, 191, 295, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44732
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1141
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108963	W0_Idle:45345403	W0_Scoreboard:19364799	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 298473 
averagemflatency = 1641 
max_icnt2mem_latency = 298217 
max_icnt2sh_latency = 3099180 
mrq_lat_table:3723 	74 	107 	640 	105 	225 	82 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32889 	4142 	85 	89 	521 	13 	1314 	37 	85 	73 	127 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	24068 	590 	507 	1486 	9769 	778 	50 	49 	74 	521 	14 	1313 	37 	85 	73 	127 	19 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23865 	2995 	1463 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	9822 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	803 	29 	4 	4 	6 	31 	60 	47 	25 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6        12        16        12        20         8        16        16        16        16         9        14         4         6        16         6 
dram[1]:         8        14        14        22         8        16        16        15        17        16         9        12         4         6         6         8 
dram[2]:        14         8        18         6         6        10        16        16        16        18        14        10         5         5         6        10 
dram[3]:        14         6         6        10        10        23        16        16        17        16         9        13         7         8         8        12 
dram[4]:         6        10        12         6        17         8        16        16        17        16        12        12         8         8        10        22 
dram[5]:         8         6        18        14         8         8        16        16        16        16        12        10         8         8        10        14 
dram[6]:         4         8        12        12        10        20        16        16        16        16        11        10        12         5         8         8 
dram[7]:         8        14        18        10         8        10        16        16        16        16        10         9         6         6        12        22 
dram[8]:         2        10        12        14        19         8        16        16        16        16        15        10         7         9        16         8 
dram[9]:         4        10        10        12        10        14        16        16        17        16        11         9        10         8        20        20 
dram[10]:         8        16         6        10        18         6        16        16        16        16        11         8         5         6        10         4 
maximum service time to same row:
dram[0]:     71241     71417    141132     96590    329631    145912     60040     56550    111329     96602     64550    244309    259024     97737    209926    108566 
dram[1]:    159730    126167    253820    265812    314727    272317    243370    305094    114620     93015    250103    156972    262702    238574    296080     87255 
dram[2]:    391238    207593    237635    146882    127911    199736    153575    198037     93011    241971    125913    278593    237571    215150    167518    175269 
dram[3]:    302471    176727     91269     92332    344331    144665    193876     98353    242494    197426    259073    110456    206654    295384    116675    126170 
dram[4]:    120457    250444    290307    138289    298154    111465    296354     72296    111019    148485    298701    237127    237097    240979    107170    267813 
dram[5]:    243792    179933    149709    119962     83639    197888     86631    296665    206637    113885     95266    105245    261897    247983    112013     95734 
dram[6]:     90383    136177    149874    245927    172205    262939    108009    237148     93011    108883    144476    286543    247329    229319    258275    301272 
dram[7]:     90527    140143    206699    148914    229749     69797     11445    292114     93039    157918    295155    194849    282748    302571     67730    300554 
dram[8]:     41110     84363    301325    143174    203189    112423     99533     88357     93012    101231     84671    133067    127918     92495    172083    302861 
dram[9]:     29054    159922    303447    127809    128217     81679    294094    291274    210792    181808    265125    238870    279289    302720    170242    135557 
dram[10]:    118588    155156    292127    136850    237325    299068    218122     97756     93012     93027    298640    104401    239946    301393    390085     36489 
average row accesses per activate:
dram[0]:  3.625000  2.900000  3.714286  2.750000  8.000000  3.142857  4.000000  3.555556  4.750000  5.000000  3.100000  3.111111  2.222222  3.083333  4.600000  3.500000 
dram[1]:  4.000000  5.200000  4.000000  5.000000  3.000000  4.000000  3.571429  3.571429  4.200000  4.750000  2.700000  3.444444  2.300000  2.142857  2.300000  3.100000 
dram[2]:  4.142857  1.909091  5.000000  2.181818  4.666667  3.600000  4.428571  5.800000  8.500000  5.500000  3.750000  2.500000  3.076923  2.785714  2.214286  3.125000 
dram[3]:  5.500000  2.230769  2.071429  2.800000  5.000000  5.142857  7.666667  3.333333  6.666667  6.000000  2.700000  4.000000  2.333333  2.312500  2.000000  2.777778 
dram[4]:  2.222222  3.333333  4.000000  2.571429  4.375000  3.777778  4.833333  5.000000  6.333333  5.000000  2.875000  2.900000  2.352941  2.150000  3.142857  4.428571 
dram[5]:  2.153846  2.416667  5.000000  3.333333  2.727273  4.666667  3.571429  4.500000  4.400000  4.000000  2.384615  2.272727  2.388889  2.105263  2.800000  3.000000 
dram[6]:  2.545455  3.250000  3.555556  2.800000  3.777778  4.857143  4.285714  7.250000  4.200000  5.250000  3.142857  3.000000  3.777778  2.375000  2.666667  2.700000 
dram[7]:  3.428571  5.600000  4.333333  3.444444  3.444444  6.250000 13.000000  4.800000  8.500000  4.750000  2.800000  2.666667  2.692308  2.052632  4.500000  5.333333 
dram[8]:  4.000000  2.909091  3.300000  2.875000  5.571429  3.500000  4.285714  3.000000  8.500000  4.200000  4.000000  2.555556  2.937500  3.307692  3.076923  2.538461 
dram[9]:  3.000000  3.250000  4.000000  4.333333  5.333333  5.666667  3.714286  6.250000  6.666667  4.200000  4.428571  2.545455  4.300000  2.117647  6.500000  4.125000 
dram[10]:  2.900000  3.571429  2.692308  3.111111  4.250000  6.000000  3.714286  4.000000  3.666667  5.000000  2.727273  2.571429  2.214286  2.400000  2.625000  6.000000 
average row locality = 4957/1487 = 3.333558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        17        15        13        20        15        22        28        19        20        25        23        30        27        13         8 
dram[1]:        14        14        14        18        16        21        22        22        20        19        22        25        33        32        15        18 
dram[2]:        17        15        14        15        18        23        25        24        17        20        24        22        29        31        20        15 
dram[3]:        12        19        19        17        19        22        20        25        19        18        24        23        28        27        13        15 
dram[4]:        12        19        16        11        23        22        24        22        18        20        20        25        30        30        15        18 
dram[5]:        19        18        14        17        21        19        22        23        22        20        27        22        32        30        17        14 
dram[6]:        19        15        18        17        24        22        25        23        21        21        20        26        25        28        15        17 
dram[7]:        14        15        15        20        21        16        21        21        17        19        23        22        26        31        10        18 
dram[8]:        14        19        19        14        24        23        26        26        17        21        19        20        31        31        26        21 
dram[9]:        11        15        17        15        21        22        24        21        19        21        25        24        30        28        14        19 
dram[10]:        18        15        22        17        23        19        23        24        22        20        25        29        25        27        13        13 
total reads: 3606
bank skew: 33/8 = 4.12
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:        11        12        11         9        12         7         2         4         0         0         6         5        10        10        10         6 
dram[1]:        10        12        10        12         8        11         3         3         1         0         5         6        13        13         8        13 
dram[2]:        12         6        11         9        10        13         6         5         0         2         6         3        11         8        11        10 
dram[3]:        10        10        10        11        11        14         3         5         1         0         3         5         7        10         7        10 
dram[4]:         8        11        12         7        12        12         5         3         1         0         3         4        10        13         7        13 
dram[5]:         9        11        11        13         9         9         3         4         0         0         4         3        11        10        11        10 
dram[6]:         9        11        14        11        10        12         5         6         0         0         2         7         9        10         9        10 
dram[7]:        10        13        11        11        10         9         5         3         0         0         5         2         9         8         8        14 
dram[8]:        10        13        14         9        15        12         4         4         0         0         1         3        16        12        14        12 
dram[9]:         7        11        11        11        11        12         2         4         1         0         6         4        13         8        12        14 
dram[10]:        11        10        13        11        11        11         3         4         0         0         5         7         6         9         8        11 
total reads: 1351
min_bank_accesses = 0!
chip skew: 139/115 = 1.21
average mf latency per bank:
dram[0]:       5208     13735       818     17546      4078     11087     31191     39324     20286     13853      1977      3932       911      1065      1467       499
dram[1]:       8630     14105     17438     15854      5227     10478     27350     28617     21178      7143      1993      6916      7451      3025     25725      7701
dram[2]:       2587     24989     10616      8827      6234      5744     29500     28517      4097     36509      5789     14274       875     21005     13097     15587
dram[3]:       2659     14659      8251     14953      4562      8363     38161     23649      6961     14738     21538     11101      1024      8794     24813     11009
dram[4]:      23582     12671      4549     11543     15468     10249     35105     32206     10247     22890     20684     22096      8235      3668     32875      7950
dram[5]:       9717     20719      8318     14666      7326      8995     28740     28141     32743      9461      8603     13418     12789      5471       905     13956
dram[6]:      14385     15566     12793      7550     20984     17930     28149     29074     12953     16293      3141      5181      4480      6643      8046     19366
dram[7]:       9327      2328      8249     26285     10031      6874     24828     35084      4110     12432     12606     14560      4971      9357     13275     10067
dram[8]:       2409      9818      9218      2510     13949     10601     23981     21573      7695      9127      3173      6621     13900      3066     16679      6815
dram[9]:       1333     12437      5709      5337      7808      7098     43671     25603     24210     22556     18693     17871      2320      5469       533      7128
dram[10]:      25946     12752     20414     19985      5471      4576     27717     25789     21332     13637     16990     14136     15196       953      3867       406
maximum mf latency per bank:
dram[0]:     130362    200407      2848    195187     13338     81505     59963    197794    202999    203007       475     36155       411      8206     10421      2835
dram[1]:     161534    195189    197795    200399     14181    163944     10652     25891    203000     61235       465    153732    298391    101733    298396    140732
dram[2]:      51928    189950    200401    200399     57553     65359    200402     78355       445    298367     96468    298405       359    298198    140618    195192
dram[3]:      54530    184862    200400    197800     18559    169155    195065     19182     57571    197671    298409    151119       359    298264    200386    143332
dram[4]:     195185    164044     62336    197791    200401    200407    298447     78328    112028    187362    297977    298371    298264    122443    197792    200387
dram[5]:      83564    200401    195194    200414     44536     65292     31423     41890    298229    114774    109560    153696    298396    122524      8164    197793
dram[6]:     200171    203005    200397    195077    203008    298109    195191    195188    104190    114638     11647    109415    122582    119936    174352    182302
dram[7]:     130191     49746    200404    203000    166527     52350     10635    158737       441    158935    298365    197795    145935    145939    148452    203003
dram[8]:      47141    164032    197808     41493    197812    166528     41928     10689     57613    114653      9457     96420    177139    101745    203004     80944
dram[9]:      15974    184919     60019     93976     70562     66179    298398     10681    202995    200399    200402    174525     62336    101626       358    171939
dram[10]:     195174    197781    298473    202986     28889     19174     78633     41752    163930    104366    298109    197796    197809       359     34001       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420149 n_act=126 n_pre=110 n_req=428 n_rd=1252 n_write=115 bw_util=0.001129
n_activity=9250 dram_eff=0.2956
bk0: 72a 2421285i bk1: 68a 2421275i bk2: 60a 2421381i bk3: 52a 2421380i bk4: 80a 2421400i bk5: 60a 2421388i bk6: 88a 2421437i bk7: 112a 2421186i bk8: 76a 2421493i bk9: 80a 2421401i bk10: 100a 2421119i bk11: 92a 2421113i bk12: 120a 2421035i bk13: 108a 2421182i bk14: 52a 2421435i bk15: 32a 2421545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420056 n_act=142 n_pre=126 n_req=453 n_rd=1300 n_write=128 bw_util=0.001179
n_activity=9840 dram_eff=0.2902
bk0: 56a 2421394i bk1: 56a 2421389i bk2: 56a 2421413i bk3: 72a 2421377i bk4: 64a 2421388i bk5: 84a 2421282i bk6: 88a 2421404i bk7: 88a 2421281i bk8: 80a 2421472i bk9: 76a 2421442i bk10: 88a 2421170i bk11: 100a 2421108i bk12: 132a 2420950i bk13: 128a 2420916i bk14: 60a 2421321i bk15: 72a 2421227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00214555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420059 n_act=135 n_pre=119 n_req=452 n_rd=1316 n_write=123 bw_util=0.001188
n_activity=9702 dram_eff=0.2966
bk0: 68a 2421353i bk1: 60a 2421333i bk2: 56a 2421420i bk3: 60a 2421309i bk4: 72a 2421382i bk5: 92a 2421188i bk6: 100a 2421340i bk7: 96a 2421294i bk8: 68a 2421571i bk9: 80a 2421400i bk10: 96a 2421180i bk11: 88a 2421104i bk12: 116a 2421154i bk13: 124a 2421111i bk14: 80a 2421179i bk15: 60a 2421345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00155838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420093 n_act=139 n_pre=123 n_req=437 n_rd=1280 n_write=117 bw_util=0.001154
n_activity=9789 dram_eff=0.2854
bk0: 48a 2421465i bk1: 76a 2421224i bk2: 76a 2421192i bk3: 68a 2421271i bk4: 76a 2421362i bk5: 88a 2421243i bk6: 80a 2421508i bk7: 100a 2421214i bk8: 76a 2421544i bk9: 72a 2421465i bk10: 96a 2421123i bk11: 92a 2421144i bk12: 112a 2421146i bk13: 108a 2421086i bk14: 52a 2421354i bk15: 60a 2421319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00186064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420075 n_act=136 n_pre=120 n_req=446 n_rd=1300 n_write=121 bw_util=0.001174
n_activity=9645 dram_eff=0.2947
bk0: 48a 2421384i bk1: 76a 2421296i bk2: 64a 2421359i bk3: 44a 2421454i bk4: 92a 2421291i bk5: 88a 2421233i bk6: 96a 2421354i bk7: 88a 2421338i bk8: 72a 2421532i bk9: 80a 2421435i bk10: 80a 2421251i bk11: 100a 2421148i bk12: 120a 2421053i bk13: 120a 2420932i bk14: 60a 2421396i bk15: 72a 2421326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00173511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2419986 n_act=158 n_pre=142 n_req=455 n_rd=1348 n_write=118 bw_util=0.001211
n_activity=10753 dram_eff=0.2727
bk0: 76a 2421217i bk1: 72a 2421229i bk2: 56a 2421416i bk3: 68a 2421306i bk4: 84a 2421252i bk5: 76a 2421349i bk6: 88a 2421400i bk7: 92a 2421298i bk8: 88a 2421481i bk9: 80a 2421364i bk10: 108a 2421068i bk11: 88a 2421153i bk12: 128a 2421014i bk13: 120a 2420996i bk14: 68a 2421279i bk15: 56a 2421360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0020832
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420027 n_act=136 n_pre=120 n_req=461 n_rd=1344 n_write=125 bw_util=0.001213
n_activity=10042 dram_eff=0.2926
bk0: 76a 2421247i bk1: 60a 2421353i bk2: 72a 2421292i bk3: 68a 2421289i bk4: 96a 2421272i bk5: 88a 2421266i bk6: 100a 2421348i bk7: 92a 2421330i bk8: 84a 2421475i bk9: 84a 2421401i bk10: 80a 2421274i bk11: 104a 2421034i bk12: 100a 2421296i bk13: 112a 2421106i bk14: 60a 2421338i bk15: 68a 2421186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223516
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420186 n_act=114 n_pre=98 n_req=427 n_rd=1236 n_write=118 bw_util=0.001118
n_activity=8973 dram_eff=0.3018
bk0: 56a 2421395i bk1: 60a 2421402i bk2: 60a 2421403i bk3: 80a 2421300i bk4: 84a 2421281i bk5: 64a 2421414i bk6: 84a 2421501i bk7: 84a 2421361i bk8: 68a 2421595i bk9: 76a 2421407i bk10: 92a 2421171i bk11: 88a 2421182i bk12: 104a 2421195i bk13: 124a 2421008i bk14: 40a 2421501i bk15: 72a 2421346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0019841
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2419935 n_act=145 n_pre=129 n_req=490 n_rd=1404 n_write=139 bw_util=0.001274
n_activity=10635 dram_eff=0.2902
bk0: 56a 2421411i bk1: 76a 2421238i bk2: 76a 2421245i bk3: 56a 2421377i bk4: 96a 2421269i bk5: 92a 2421205i bk6: 104a 2421354i bk7: 104a 2421193i bk8: 68a 2421577i bk9: 84a 2421375i bk10: 76a 2421382i bk11: 80a 2421218i bk12: 124a 2421061i bk13: 124a 2421119i bk14: 104a 2421113i bk15: 84a 2421158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00172974
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420107 n_act=115 n_pre=99 n_req=453 n_rd=1304 n_write=127 bw_util=0.001182
n_activity=9308 dram_eff=0.3075
bk0: 44a 2421464i bk1: 60a 2421344i bk2: 68a 2421367i bk3: 60a 2421406i bk4: 84a 2421361i bk5: 88a 2421300i bk6: 96a 2421394i bk7: 84a 2421368i bk8: 76a 2421547i bk9: 84a 2421439i bk10: 100a 2421264i bk11: 96a 2421157i bk12: 120a 2421189i bk13: 112a 2421091i bk14: 56a 2421434i bk15: 76a 2421291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00135233
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2421752 n_nop=2420024 n_act=142 n_pre=126 n_req=455 n_rd=1340 n_write=120 bw_util=0.001206
n_activity=10064 dram_eff=0.2901
bk0: 72a 2421280i bk1: 60a 2421385i bk2: 88a 2421161i bk3: 68a 2421295i bk4: 92a 2421288i bk5: 76a 2421350i bk6: 92a 2421376i bk7: 96a 2421280i bk8: 88a 2421433i bk9: 80a 2421428i bk10: 100a 2421168i bk11: 116a 2421015i bk12: 100a 2421204i bk13: 108a 2421127i bk14: 52a 2421399i bk15: 52a 2421440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00153484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1773, Miss = 162, Miss_rate = 0.091, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[6]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[11]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 3223, Miss = 176, Miss_rate = 0.055, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[18]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[19]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3159
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9897
	minimum = 6
	maximum = 505
Network latency average = 35.1415
	minimum = 6
	maximum = 338
Slowest packet = 68260
Flit latency average = 42.8794
	minimum = 6
	maximum = 337
Slowest flit = 103410
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0466439
	minimum = 0.0341763 (at node 0)
	maximum = 0.248633 (at node 44)
Accepted packet rate average = 0.0466439
	minimum = 0.0341763 (at node 0)
	maximum = 0.248633 (at node 44)
Injected flit rate average = 0.0699658
	minimum = 0.0553657 (at node 30)
	maximum = 0.264354 (at node 44)
Accepted flit rate average= 0.0699658
	minimum = 0.0451128 (at node 0)
	maximum = 0.481545 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3412 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.875 (8 samples)
Network latency average = 14.7922 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.5 (8 samples)
Flit latency average = 15.4617 (8 samples)
	minimum = 6 (8 samples)
	maximum = 101.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0184253 (8 samples)
	minimum = 0.0133499 (8 samples)
	maximum = 0.059324 (8 samples)
Accepted packet rate average = 0.0184253 (8 samples)
	minimum = 0.0133499 (8 samples)
	maximum = 0.059324 (8 samples)
Injected flit rate average = 0.0277457 (8 samples)
	minimum = 0.0170654 (8 samples)
	maximum = 0.0763692 (8 samples)
Accepted flit rate average = 0.0277457 (8 samples)
	minimum = 0.0199523 (8 samples)
	maximum = 0.107735 (8 samples)
Injected packet size average = 1.50585 (8 samples)
Accepted packet size average = 1.50585 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 6 sec (2106 sec)
gpgpu_simulation_rate = 4519 (inst/sec)
gpgpu_simulation_rate = 1471 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 634013
gpu_sim_insn = 1536501
gpu_ipc =       2.4235
gpu_tot_sim_cycle = 3960416
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       2.7912
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 9066
partiton_reqs_in_parallel = 13948286
partiton_reqs_in_parallel_total    = 28692615
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7668
partiton_reqs_in_parallel_util = 13948286
partiton_reqs_in_parallel_util_total    = 28692615
gpu_sim_cycle_parition_util = 634013
gpu_tot_sim_cycle_parition_util    = 1304229
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      11.7407 GB/Sec
L2_BW_total  =       2.8264 GB/Sec
gpu_total_sim_rate=3365

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
486, 779, 303, 698, 548, 475, 500, 630, 531, 512, 537, 474, 646, 319, 523, 605, 199, 749, 489, 737, 511, 489, 229, 214, 199, 199, 411, 359, 214, 214, 582, 214, 526, 670, 214, 452, 199, 567, 697, 500, 307, 358, 347, 359, 214, 499, 396, 459, 214, 370, 370, 422, 348, 385, 462, 369, 214, 396, 370, 199, 607, 359, 425, 318, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64870
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58829
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1155
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:117255	W0_Idle:53149250	W0_Scoreboard:42668070	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 2396 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 3960378 
mrq_lat_table:7637 	136 	214 	1025 	297 	277 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108072 	5912 	85 	90 	663 	206 	1376 	199 	282 	314 	338 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	96152 	3305 	906 	1486 	11507 	792 	50 	49 	75 	663 	207 	1375 	199 	282 	314 	338 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74621 	7599 	2131 	282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1752 	30 	4 	5 	21 	66 	112 	119 	82 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        12        16        12        20        13        16        16        16        16         9        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         8         6        14         8 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        10        12        14        10        12 
dram[3]:        14         8         6        10        10        23        16        16        17        16         9        13        10         9        17        12 
dram[4]:         7        10        12         8        17         9        16        16        17        16        12        12         8         8        18        22 
dram[5]:        10         7        18        14        12        10        16        16        16        16        12        10        11         8        11        14 
dram[6]:        12         8        12        12        12        20        16        16        16        16        11        10        12         8        12        11 
dram[7]:         8        14        18        10         8        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         8        16        16        16        16        15        10        10        10        16         8 
dram[9]:        12        10        10        12        10        14        16        16        17        16        11         9        10        19        20        20 
dram[10]:         8        16         8        10        18        20        16        16        16        16        11         8        18         9        13        18 
maximum service time to same row:
dram[0]:    134236    303598    205789    167926    329631    145912    205232    218021    111329    119304     78151    375463    259024    304977    209926    138066 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    119822    177138    250103    156972    445300    367502    296080    109610 
dram[2]:    391238    207593    237635    221424    239659    199736    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    144665    193876    117226    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    250444    290307    164109    298154    140862    296354     98989    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    179933    222819    194928    119830    197888    150357    301615    206637    204293    153695    153697    261897    312406    236193    237053 
dram[6]:    218822    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    176769    375110    237049    203189    232042    158323    128995    216217    125039    203926    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    186145    164094    294094    291274    210792    255290    265125    238870    279289    505104    170242    195932 
dram[10]:    208329    244873    292127    207255    237325    299068    218122    225234    114625    126575    298640    109412    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.653846  2.777778  3.166667  2.950000  3.812500  2.708333  3.000000  3.333333  2.615385  2.642857  2.687500  2.500000  2.692308  3.000000  3.733333  3.333333 
dram[1]:  2.950000  3.111111  3.000000  3.000000  3.047619  3.250000  2.705882  2.684211  2.294118  2.750000  2.600000  2.823529  2.444444  2.172414  2.520000  2.178571 
dram[2]:  3.050000  2.708333  3.000000  2.541667  3.812500  2.560000  3.266667  3.142857  3.000000  3.083333  3.333333  2.250000  3.300000  2.954545  2.416667  2.714286 
dram[3]:  3.050000  2.064516  2.000000  2.565217  3.411765  2.947368  3.615385  2.450000  3.500000  3.000000  2.285714  2.600000  2.760000  2.464286  2.961539  2.407408 
dram[4]:  2.480000  2.333333  3.050000  2.423077  3.000000  3.150000  2.888889  3.000000  3.181818  3.400000  2.350000  2.526316  2.518518  2.133333  2.818182  3.050000 
dram[5]:  2.392857  2.103448  3.105263  2.842105  2.652174  2.826087  2.812500  3.307692  2.466667  2.357143  2.217391  2.368421  2.482759  2.200000  3.150000  3.000000 
dram[6]:  2.320000  2.650000  3.000000  2.739130  3.045455  2.850000  2.750000  4.181818  2.909091  2.375000  2.380952  2.550000  3.444444  2.640000  2.857143  2.714286 
dram[7]:  3.117647  3.166667  3.050000  2.760000  2.842105  3.933333  4.222222  3.000000  3.375000  3.166667  2.130435  2.833333  2.833333  2.444444  3.928571  4.066667 
dram[8]:  3.352941  3.000000  3.000000  3.055556  3.263158  2.761905  3.055556  2.409091  2.833333  3.000000  3.000000  2.875000  3.000000  3.000000  2.863636  2.458333 
dram[9]:  3.631579  3.375000  3.411765  3.176471  3.421053  3.875000  2.555556  3.600000  2.916667  2.909091  2.380952  2.318182  3.043478  2.680000  3.333333  3.555556 
dram[10]:  2.681818  3.100000  2.407408  2.409091  3.050000  3.444444  2.352941  3.187500  2.250000  3.600000  2.476191  2.071429  2.920000  2.851852  2.900000  4.357143 
average row locality = 9674/3435 = 2.816303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        34        41        43        44        48        39        44        34        37        35        37        53        50        39        44 
dram[1]:        43        40        44        50        46        36        40        43        38        33        44        41        50        47        47        45 
dram[2]:        45        49        41        43        45        48        43        38        33        35        41        38        50        50        42        41 
dram[3]:        45        48        46        43        42        38        42        43        27        36        41        45        52        52        60        49 
dram[4]:        46        47        45        47        43        46        45        45        34        34        40        41        52        48        44        44 
dram[5]:        51        44        43        38        45        49        39        37        37        33        43        38        55        49        46        43 
dram[6]:        42        37        40        47        51        41        38        40        32        38        43        43        46        50        44        40 
dram[7]:        37        41        45        53        38        44        32        33        27        38        42        44        50        50        39        44 
dram[8]:        41        49        47        39        45        42        49        47        34        33        44        38        53        50        47        43 
dram[9]:        48        38        42        38        48        47        41        31        34        32        42        43        53        48        44        48 
dram[10]:        43        46        49        36        45        46        35        46        36        36        44        50        57        60        41        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        15        16        16 
dram[3]:        16        16        16        16        16        18         5         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        16        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        15         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        15         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2110
min_bank_accesses = 0!
chip skew: 196/188 = 1.04
average mf latency per bank:
dram[0]:      33914     21704     26023     37912     25094     38512     30924     26241     62179     25892      9007     13684     15720     13826     20500     47952
dram[1]:      51425     31707     23074     30315     31199     10473     45295     30986     38757     24036     32578     31062     15392      6718     20952     46588
dram[2]:      29036     46980     23178     17145     25809     26450     39063     40144     63236     54171     16250     36306      6672     24049     17639     34069
dram[3]:      28341     40814     29152     20300     16049     19355     39793     39633     31749     61757     37491     17617     22108     28662     47971     35623
dram[4]:      40135     37388     30154     35463     30241     29812     49899     56408     22190     58526     18634     29756     18710      5595     31237     26838
dram[5]:      27387     45781     19764     27760     21435     37006     34529     29387     53319     13587     16511     26633     41804      7616     15994     32521
dram[6]:      37143     12314     11741     26000     33997     39609     42898     26609     27963     46531      6695     14403      8788     20103     16460     39865
dram[7]:      25482     41430     26563     46936     12097     17428     43697     47329     15972     18119     29039     13891     15579     11007     39253     29039
dram[8]:      17428     63216     16795     13865     30990     18727     47568     43318     21533     43835     15465     17671     15802     22356     32941     40201
dram[9]:      25327     25424     25656     20475     30605     42174     41340     35858     37257     41168     22163     28409     25578      7233     32231     42814
dram[10]:      39445     33141     46680     20566     18024     28570     52334     34241     39210     37949     20032     38956     48756     13286     22064     47650
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    197794    293797    293868    114382    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    163944    361912    359299    296766    293794    364498    270409    406170    145585    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    226225    367100     93502    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    122443    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    124784    260002    335471    406184    122524    296450    387954
dram[6]:     400959    203005    200397    372310    346242    400983    364500    314603    262627    327692    106571    176823    140307    408772    382753    390533
dram[7]:     398334    398374    325080    374926    187150    192420    364501    361899    202723    202727    364517    197795    200228    145939    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    137739    177139    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    200402    364517    408792    101626    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595554 n_act=295 n_pre=279 n_req=867 n_rd=2700 n_write=192 bw_util=0.001607
n_activity=17919 dram_eff=0.3228
bk0: 212a 3597617i bk1: 136a 3597927i bk2: 164a 3598028i bk3: 172a 3597954i bk4: 176a 3598073i bk5: 192a 3597753i bk6: 156a 3598200i bk7: 176a 3597954i bk8: 136a 3598377i bk9: 148a 3598212i bk10: 140a 3598044i bk11: 148a 3597925i bk12: 212a 3597672i bk13: 200a 3597816i bk14: 156a 3598111i bk15: 176a 3597923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00218782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595440 n_act=328 n_pre=312 n_req=879 n_rd=2748 n_write=192 bw_util=0.001634
n_activity=18757 dram_eff=0.3135
bk0: 172a 3597907i bk1: 160a 3597947i bk2: 176a 3597978i bk3: 200a 3597845i bk4: 184a 3597943i bk5: 144a 3598191i bk6: 160a 3598223i bk7: 172a 3597927i bk8: 152a 3598197i bk9: 132a 3598262i bk10: 176a 3597893i bk11: 164a 3597890i bk12: 200a 3597678i bk13: 188a 3597605i bk14: 188a 3597649i bk15: 180a 3597702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00197693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595513 n_act=302 n_pre=286 n_req=873 n_rd=2728 n_write=191 bw_util=0.001622
n_activity=18188 dram_eff=0.321
bk0: 180a 3597931i bk1: 196a 3597898i bk2: 164a 3597981i bk3: 172a 3597728i bk4: 180a 3598061i bk5: 192a 3597828i bk6: 172a 3598063i bk7: 152a 3598094i bk8: 132a 3598381i bk9: 140a 3598275i bk10: 164a 3597983i bk11: 152a 3597758i bk12: 200a 3597779i bk13: 200a 3597749i bk14: 168a 3597962i bk15: 164a 3597943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00169768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595327 n_act=341 n_pre=325 n_req=900 n_rd=2836 n_write=191 bw_util=0.001682
n_activity=19887 dram_eff=0.3044
bk0: 180a 3597860i bk1: 192a 3597555i bk2: 184a 3597590i bk3: 172a 3597748i bk4: 168a 3598051i bk5: 152a 3597956i bk6: 168a 3598287i bk7: 172a 3597964i bk8: 108a 3598545i bk9: 144a 3598371i bk10: 164a 3597919i bk11: 180a 3597798i bk12: 208a 3597758i bk13: 208a 3597751i bk14: 240a 3597642i bk15: 196a 3597658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00175381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595375 n_act=332 n_pre=316 n_req=894 n_rd=2804 n_write=193 bw_util=0.001665
n_activity=18938 dram_eff=0.3165
bk0: 184a 3597746i bk1: 188a 3597728i bk2: 180a 3597970i bk3: 188a 3597765i bk4: 172a 3597975i bk5: 184a 3597896i bk6: 180a 3597968i bk7: 180a 3597932i bk8: 136a 3598232i bk9: 136a 3598322i bk10: 160a 3597862i bk11: 164a 3597925i bk12: 208a 3597651i bk13: 192a 3597613i bk14: 176a 3597818i bk15: 176a 3597819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00200277
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595404 n_act=340 n_pre=324 n_req=882 n_rd=2760 n_write=192 bw_util=0.00164
n_activity=19676 dram_eff=0.3001
bk0: 204a 3597546i bk1: 176a 3597708i bk2: 172a 3597941i bk3: 152a 3597900i bk4: 180a 3597943i bk5: 196a 3597854i bk6: 156a 3598227i bk7: 148a 3598210i bk8: 148a 3598329i bk9: 132a 3598219i bk10: 172a 3597910i bk11: 152a 3597977i bk12: 220a 3597740i bk13: 196a 3597694i bk14: 184a 3597798i bk15: 172a 3597892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00194108
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595541 n_act=309 n_pre=293 n_req=861 n_rd=2688 n_write=189 bw_util=0.001599
n_activity=18593 dram_eff=0.3095
bk0: 168a 3597789i bk1: 148a 3598037i bk2: 160a 3598058i bk3: 188a 3597802i bk4: 204a 3597922i bk5: 164a 3597940i bk6: 152a 3598225i bk7: 160a 3598186i bk8: 128a 3598414i bk9: 152a 3598183i bk10: 172a 3597896i bk11: 172a 3597849i bk12: 184a 3597983i bk13: 200a 3597826i bk14: 176a 3597926i bk15: 160a 3597856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198693
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595666 n_act=277 n_pre=261 n_req=845 n_rd=2628 n_write=188 bw_util=0.001565
n_activity=17496 dram_eff=0.3219
bk0: 148a 3598080i bk1: 164a 3598072i bk2: 180a 3597945i bk3: 212a 3597801i bk4: 152a 3598049i bk5: 176a 3598074i bk6: 128a 3598494i bk7: 132a 3598190i bk8: 108a 3598625i bk9: 152a 3598224i bk10: 168a 3597874i bk11: 176a 3597905i bk12: 200a 3597866i bk13: 200a 3597790i bk14: 156a 3598144i bk15: 176a 3598058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00171797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595423 n_act=307 n_pre=291 n_req=896 n_rd=2804 n_write=195 bw_util=0.001667
n_activity=18733 dram_eff=0.3202
bk0: 164a 3597982i bk1: 196a 3597844i bk2: 188a 3597844i bk3: 156a 3597901i bk4: 180a 3598006i bk5: 168a 3597869i bk6: 196a 3597961i bk7: 188a 3597743i bk8: 136a 3598422i bk9: 132a 3598373i bk10: 176a 3598061i bk11: 152a 3598063i bk12: 212a 3597771i bk13: 200a 3597857i bk14: 188a 3597921i bk15: 172a 3597878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00154764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595568 n_act=282 n_pre=266 n_req=873 n_rd=2708 n_write=196 bw_util=0.001614
n_activity=17773 dram_eff=0.3268
bk0: 192a 3597865i bk1: 152a 3597951i bk2: 168a 3597969i bk3: 152a 3597886i bk4: 192a 3597995i bk5: 188a 3598040i bk6: 164a 3598185i bk7: 124a 3598291i bk8: 136a 3598458i bk9: 128a 3598432i bk10: 168a 3598039i bk11: 172a 3597934i bk12: 212a 3597854i bk13: 192a 3597853i bk14: 176a 3598039i bk15: 192a 3597956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00136176
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3599020 n_nop=3595347 n_act=323 n_pre=307 n_req=904 n_rd=2852 n_write=191 bw_util=0.001691
n_activity=19249 dram_eff=0.3162
bk0: 172a 3597879i bk1: 184a 3597876i bk2: 196a 3597724i bk3: 144a 3597956i bk4: 180a 3598003i bk5: 184a 3597968i bk6: 140a 3598229i bk7: 184a 3598080i bk8: 144a 3598303i bk9: 144a 3598394i bk10: 176a 3598012i bk11: 200a 3597694i bk12: 228a 3597750i bk13: 240a 3597726i bk14: 164a 3597964i bk15: 172a 3598007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00144484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5465, Miss = 338, Miss_rate = 0.062, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[7]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[15]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 6935, Miss = 360, Miss_rate = 0.052, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3219
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.25407
	minimum = 6
	maximum = 79
Network latency average = 8.08746
	minimum = 6
	maximum = 77
Slowest packet = 141258
Flit latency average = 7.57187
	minimum = 6
	maximum = 76
Slowest flit = 217477
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247737
	minimum = 0.00150786 (at node 17)
	maximum = 0.00295815 (at node 37)
Accepted packet rate average = 0.00247737
	minimum = 0.00150786 (at node 17)
	maximum = 0.00295815 (at node 37)
Injected flit rate average = 0.00389352
	minimum = 0.00192583 (at node 17)
	maximum = 0.00555825 (at node 37)
Accepted flit rate average= 0.00389352
	minimum = 0.00272865 (at node 17)
	maximum = 0.00538318 (at node 2)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8871 (9 samples)
	minimum = 6 (9 samples)
	maximum = 140.222 (9 samples)
Network latency average = 14.0472 (9 samples)
	minimum = 6 (9 samples)
	maximum = 99.6667 (9 samples)
Flit latency average = 14.5851 (9 samples)
	minimum = 6 (9 samples)
	maximum = 98.7778 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0166533 (9 samples)
	minimum = 0.0120341 (9 samples)
	maximum = 0.0530611 (9 samples)
Accepted packet rate average = 0.0166533 (9 samples)
	minimum = 0.0120341 (9 samples)
	maximum = 0.0530611 (9 samples)
Injected flit rate average = 0.0250955 (9 samples)
	minimum = 0.0153833 (9 samples)
	maximum = 0.0685013 (9 samples)
Accepted flit rate average = 0.0250955 (9 samples)
	minimum = 0.0180386 (9 samples)
	maximum = 0.0963627 (9 samples)
Injected packet size average = 1.50693 (9 samples)
Accepted packet size average = 1.50693 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 45 sec (3285 sec)
gpgpu_simulation_rate = 3365 (inst/sec)
gpgpu_simulation_rate = 1205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37924
gpu_sim_insn = 1211812
gpu_ipc =      31.9537
gpu_tot_sim_cycle = 4220490
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       2.9064
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 423
gpu_stall_icnt2sh    = 9067
partiton_reqs_in_parallel = 834328
partiton_reqs_in_parallel_total    = 42640901
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3010
partiton_reqs_in_parallel_util = 834328
partiton_reqs_in_parallel_util_total    = 42640901
gpu_sim_cycle_parition_util = 37924
gpu_tot_sim_cycle_parition_util    = 1938242
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.4130 GB/Sec
L2_BW_total  =       2.8806 GB/Sec
gpu_total_sim_rate=3653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
558, 851, 375, 770, 620, 547, 572, 702, 603, 584, 609, 546, 718, 391, 595, 677, 235, 785, 525, 773, 547, 525, 265, 250, 235, 235, 447, 395, 250, 250, 618, 250, 562, 706, 250, 488, 235, 603, 733, 536, 343, 394, 383, 395, 250, 535, 432, 495, 250, 406, 406, 443, 384, 421, 498, 405, 250, 432, 406, 235, 643, 395, 461, 354, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 134073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2121
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:218161	W0_Idle:55091773	W0_Scoreboard:42684531	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 2493 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 4220489 
mrq_lat_table:7637 	136 	214 	1025 	297 	277 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115055 	7272 	166 	121 	754 	433 	1758 	1047 	447 	314 	338 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	97949 	3487 	1089 	2549 	15040 	2268 	209 	93 	95 	762 	424 	1757 	1057 	437 	314 	338 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	76422 	7837 	2140 	282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	2280 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1758 	32 	4 	5 	21 	68 	116 	127 	82 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        12        16        12        20        13        16        16        16        16         9        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         8         6        14         8 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        10        12        14        10        12 
dram[3]:        14         8         6        10        10        23        16        16        17        16         9        13        10         9        17        12 
dram[4]:         7        10        12         8        17         9        16        16        17        16        12        12         8         8        18        22 
dram[5]:        10         7        18        14        12        10        16        16        16        16        12        10        11         8        11        14 
dram[6]:        12         8        12        12        12        20        16        16        16        16        11        10        12         8        12        11 
dram[7]:         8        14        18        10         8        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         8        16        16        16        16        15        10        10        10        16         8 
dram[9]:        12        10        10        12        10        14        16        16        17        16        11         9        10        19        20        20 
dram[10]:         8        16         8        10        18        20        16        16        16        16        11         8        18         9        13        18 
maximum service time to same row:
dram[0]:    134236    303598    205789    167926    329631    145912    205232    218021    111329    119304     78151    375463    259024    304977    209926    138066 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    119822    177138    250103    156972    445300    367502    296080    109610 
dram[2]:    391238    207593    237635    221424    239659    199736    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    144665    193876    117226    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    250444    290307    164109    298154    140862    296354     98989    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    179933    222819    194928    119830    197888    150357    301615    206637    204293    153695    153697    261897    312406    236193    237053 
dram[6]:    218822    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    176769    375110    237049    203189    232042    158323    128995    216217    125039    203926    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    186145    164094    294094    291274    210792    255290    265125    238870    279289    505104    170242    195932 
dram[10]:    208329    244873    292127    207255    237325    299068    218122    225234    114625    126575    298640    109412    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.653846  2.777778  3.166667  2.950000  3.812500  2.708333  3.000000  3.333333  2.615385  2.642857  2.687500  2.500000  2.692308  3.000000  3.733333  3.333333 
dram[1]:  2.950000  3.111111  3.000000  3.000000  3.047619  3.250000  2.705882  2.684211  2.294118  2.750000  2.600000  2.823529  2.444444  2.172414  2.520000  2.178571 
dram[2]:  3.050000  2.708333  3.000000  2.541667  3.812500  2.560000  3.266667  3.142857  3.000000  3.083333  3.333333  2.250000  3.300000  2.954545  2.416667  2.714286 
dram[3]:  3.050000  2.064516  2.000000  2.565217  3.411765  2.947368  3.615385  2.450000  3.500000  3.000000  2.285714  2.600000  2.760000  2.464286  2.961539  2.407408 
dram[4]:  2.480000  2.333333  3.050000  2.423077  3.000000  3.150000  2.888889  3.000000  3.181818  3.400000  2.350000  2.526316  2.518518  2.133333  2.818182  3.050000 
dram[5]:  2.392857  2.103448  3.105263  2.842105  2.652174  2.826087  2.812500  3.307692  2.466667  2.357143  2.217391  2.368421  2.482759  2.200000  3.150000  3.000000 
dram[6]:  2.320000  2.650000  3.000000  2.739130  3.045455  2.850000  2.750000  4.181818  2.909091  2.375000  2.380952  2.550000  3.444444  2.640000  2.857143  2.714286 
dram[7]:  3.117647  3.166667  3.050000  2.760000  2.842105  3.933333  4.222222  3.000000  3.375000  3.166667  2.130435  2.833333  2.833333  2.444444  3.928571  4.066667 
dram[8]:  3.352941  3.000000  3.000000  3.055556  3.263158  2.761905  3.055556  2.409091  2.833333  3.000000  3.000000  2.875000  3.000000  3.000000  2.863636  2.458333 
dram[9]:  3.631579  3.375000  3.411765  3.176471  3.421053  3.875000  2.555556  3.600000  2.916667  2.909091  2.380952  2.318182  3.043478  2.680000  3.333333  3.555556 
dram[10]:  2.681818  3.100000  2.407408  2.409091  3.050000  3.444444  2.352941  3.187500  2.250000  3.600000  2.476191  2.071429  2.920000  2.851852  2.900000  4.357143 
average row locality = 9674/3435 = 2.816303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        34        41        43        44        48        39        44        34        37        35        37        53        50        39        44 
dram[1]:        43        40        44        50        46        36        40        43        38        33        44        41        50        47        47        45 
dram[2]:        45        49        41        43        45        48        43        38        33        35        41        38        50        50        42        41 
dram[3]:        45        48        46        43        42        38        42        43        27        36        41        45        52        52        60        49 
dram[4]:        46        47        45        47        43        46        45        45        34        34        40        41        52        48        44        44 
dram[5]:        51        44        43        38        45        49        39        37        37        33        43        38        55        49        46        43 
dram[6]:        42        37        40        47        51        41        38        40        32        38        43        43        46        50        44        40 
dram[7]:        37        41        45        53        38        44        32        33        27        38        42        44        50        50        39        44 
dram[8]:        41        49        47        39        45        42        49        47        34        33        44        38        53        50        47        43 
dram[9]:        48        38        42        38        48        47        41        31        34        32        42        43        53        48        44        48 
dram[10]:        43        46        49        36        45        46        35        46        36        36        44        50        57        60        41        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        15        16        16 
dram[3]:        16        16        16        16        16        18         5         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        16        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        15         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        15         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2110
min_bank_accesses = 0!
chip skew: 196/188 = 1.04
average mf latency per bank:
dram[0]:      33914     21704     26023     37912     28716     41858     56619     49175     62857     26499      9464     14124     15917     14049     20500     47952
dram[1]:      51425     31707     23074     30315     35167     15306     70899     54448     39337     24744     32935     31465     15599      6930     20952     46588
dram[2]:      29036     46980     23178     17145     31151     31177     64287     67493     63968     54775     16644     36734      6866     24244     17639     34069
dram[3]:      28341     40814     29152     20300     21629     25058     66608     65138     32591     62398     37888     17990     22300     28856     47971     35623
dram[4]:      40135     37388     30154     35463     35621     34865     75786     82725     22863     59223     19049     30144     18895      5798     31237     26838
dram[5]:      27387     45781     19764     27760     26730     41936     64044     60835     53990     14267     16912     27075     41985      7811     15994     32521
dram[6]:      37143     12314     11741     26000     38736     45435     70685     53052     28704     47148      7094     14772      8999     20299     16460     39865
dram[7]:      25482     41430     26563     46936     17362     22214     74151     76613     16840     18728     29430     14272     15765     11208     39253     29039
dram[8]:      17428     63216     16795     13865     35569     23540     68657     65034     22335     44623     15899     18128     22482     22570     32941     40201
dram[9]:      25327     25424     25656     20475     34960     46694     65593     67355     37907     41873     22555     28779     25765      7429     32231     42814
dram[10]:      39445     33141     46680     20566     22700     33086     80366     55889     39857     38581     20392     39270     48930     13446     22064     47650
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    197794    293797    293868    114382    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    163944    361912    359299    296766    293794    364498    270409    406170    145585    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    226225    367100     93502    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    122443    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    124784    260002    335471    406184    122524    296450    387954
dram[6]:     400959    203005    200397    372310    346242    400983    364500    314603    262627    327692    106571    176823    140307    408772    382753    390533
dram[7]:     398334    398374    325080    374926    187150    192420    364501    361899    202723    202727    364517    197795    200228    145939    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    137739    177139    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    200402    364517    408792    101626    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665972 n_act=295 n_pre=279 n_req=867 n_rd=2700 n_write=192 bw_util=0.001576
n_activity=17919 dram_eff=0.3228
bk0: 212a 3668035i bk1: 136a 3668345i bk2: 164a 3668446i bk3: 172a 3668372i bk4: 176a 3668491i bk5: 192a 3668171i bk6: 156a 3668618i bk7: 176a 3668372i bk8: 136a 3668795i bk9: 148a 3668630i bk10: 140a 3668462i bk11: 148a 3668343i bk12: 212a 3668090i bk13: 200a 3668234i bk14: 156a 3668529i bk15: 176a 3668341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00214583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665858 n_act=328 n_pre=312 n_req=879 n_rd=2748 n_write=192 bw_util=0.001602
n_activity=18757 dram_eff=0.3135
bk0: 172a 3668325i bk1: 160a 3668365i bk2: 176a 3668396i bk3: 200a 3668263i bk4: 184a 3668361i bk5: 144a 3668609i bk6: 160a 3668641i bk7: 172a 3668345i bk8: 152a 3668615i bk9: 132a 3668680i bk10: 176a 3668311i bk11: 164a 3668308i bk12: 200a 3668096i bk13: 188a 3668023i bk14: 188a 3668067i bk15: 180a 3668120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00193899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665931 n_act=302 n_pre=286 n_req=873 n_rd=2728 n_write=191 bw_util=0.001591
n_activity=18188 dram_eff=0.321
bk0: 180a 3668349i bk1: 196a 3668316i bk2: 164a 3668399i bk3: 172a 3668146i bk4: 180a 3668479i bk5: 192a 3668246i bk6: 172a 3668481i bk7: 152a 3668512i bk8: 132a 3668799i bk9: 140a 3668693i bk10: 164a 3668401i bk11: 152a 3668176i bk12: 200a 3668197i bk13: 200a 3668167i bk14: 168a 3668380i bk15: 164a 3668361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00166511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665745 n_act=341 n_pre=325 n_req=900 n_rd=2836 n_write=191 bw_util=0.00165
n_activity=19887 dram_eff=0.3044
bk0: 180a 3668278i bk1: 192a 3667973i bk2: 184a 3668008i bk3: 172a 3668166i bk4: 168a 3668469i bk5: 152a 3668374i bk6: 168a 3668705i bk7: 172a 3668382i bk8: 108a 3668963i bk9: 144a 3668789i bk10: 164a 3668337i bk11: 180a 3668216i bk12: 208a 3668176i bk13: 208a 3668169i bk14: 240a 3668060i bk15: 196a 3668076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00172015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665793 n_act=332 n_pre=316 n_req=894 n_rd=2804 n_write=193 bw_util=0.001633
n_activity=18938 dram_eff=0.3165
bk0: 184a 3668164i bk1: 188a 3668146i bk2: 180a 3668388i bk3: 188a 3668183i bk4: 172a 3668393i bk5: 184a 3668314i bk6: 180a 3668386i bk7: 180a 3668350i bk8: 136a 3668650i bk9: 136a 3668740i bk10: 160a 3668280i bk11: 164a 3668343i bk12: 208a 3668069i bk13: 192a 3668031i bk14: 176a 3668236i bk15: 176a 3668237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00196433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665822 n_act=340 n_pre=324 n_req=882 n_rd=2760 n_write=192 bw_util=0.001609
n_activity=19676 dram_eff=0.3001
bk0: 204a 3667964i bk1: 176a 3668126i bk2: 172a 3668359i bk3: 152a 3668318i bk4: 180a 3668361i bk5: 196a 3668272i bk6: 156a 3668645i bk7: 148a 3668628i bk8: 148a 3668747i bk9: 132a 3668637i bk10: 172a 3668328i bk11: 152a 3668395i bk12: 220a 3668158i bk13: 196a 3668112i bk14: 184a 3668216i bk15: 172a 3668310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00190383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665959 n_act=309 n_pre=293 n_req=861 n_rd=2688 n_write=189 bw_util=0.001568
n_activity=18593 dram_eff=0.3095
bk0: 168a 3668207i bk1: 148a 3668455i bk2: 160a 3668476i bk3: 188a 3668220i bk4: 204a 3668340i bk5: 164a 3668358i bk6: 152a 3668643i bk7: 160a 3668604i bk8: 128a 3668832i bk9: 152a 3668601i bk10: 172a 3668314i bk11: 172a 3668267i bk12: 184a 3668401i bk13: 200a 3668244i bk14: 176a 3668344i bk15: 160a 3668274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0019488
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3666084 n_act=277 n_pre=261 n_req=845 n_rd=2628 n_write=188 bw_util=0.001535
n_activity=17496 dram_eff=0.3219
bk0: 148a 3668498i bk1: 164a 3668490i bk2: 180a 3668363i bk3: 212a 3668219i bk4: 152a 3668467i bk5: 176a 3668492i bk6: 128a 3668912i bk7: 132a 3668608i bk8: 108a 3669043i bk9: 152a 3668642i bk10: 168a 3668292i bk11: 176a 3668323i bk12: 200a 3668284i bk13: 200a 3668208i bk14: 156a 3668562i bk15: 176a 3668476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.001685
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665841 n_act=307 n_pre=291 n_req=896 n_rd=2804 n_write=195 bw_util=0.001635
n_activity=18733 dram_eff=0.3202
bk0: 164a 3668400i bk1: 196a 3668262i bk2: 188a 3668262i bk3: 156a 3668319i bk4: 180a 3668424i bk5: 168a 3668287i bk6: 196a 3668379i bk7: 188a 3668161i bk8: 136a 3668840i bk9: 132a 3668791i bk10: 176a 3668479i bk11: 152a 3668481i bk12: 212a 3668189i bk13: 200a 3668275i bk14: 188a 3668339i bk15: 172a 3668296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00151794
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665986 n_act=282 n_pre=266 n_req=873 n_rd=2708 n_write=196 bw_util=0.001583
n_activity=17773 dram_eff=0.3268
bk0: 192a 3668283i bk1: 152a 3668369i bk2: 168a 3668387i bk3: 152a 3668304i bk4: 192a 3668413i bk5: 188a 3668458i bk6: 164a 3668603i bk7: 124a 3668709i bk8: 136a 3668876i bk9: 128a 3668850i bk10: 168a 3668457i bk11: 172a 3668352i bk12: 212a 3668272i bk13: 192a 3668271i bk14: 176a 3668457i bk15: 192a 3668374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00133563
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3669438 n_nop=3665765 n_act=323 n_pre=307 n_req=904 n_rd=2852 n_write=191 bw_util=0.001659
n_activity=19249 dram_eff=0.3162
bk0: 172a 3668297i bk1: 184a 3668294i bk2: 196a 3668142i bk3: 144a 3668374i bk4: 180a 3668421i bk5: 184a 3668386i bk6: 140a 3668647i bk7: 184a 3668498i bk8: 144a 3668721i bk9: 144a 3668812i bk10: 176a 3668430i bk11: 200a 3668112i bk12: 228a 3668168i bk13: 240a 3668144i bk14: 164a 3668382i bk15: 172a 3668425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00141711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5831, Miss = 338, Miss_rate = 0.058, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[6]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[7]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[15]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 9335, Miss = 360, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3219
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.1283
	minimum = 6
	maximum = 673
Network latency average = 37.7616
	minimum = 6
	maximum = 338
Slowest packet = 238803
Flit latency average = 47.0952
	minimum = 6
	maximum = 337
Slowest flit = 370635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536244
	minimum = 0.0041136 (at node 1)
	maximum = 0.0316431 (at node 44)
Accepted packet rate average = 0.00536244
	minimum = 0.0041136 (at node 1)
	maximum = 0.0316431 (at node 44)
Injected flit rate average = 0.00804367
	minimum = 0.005999 (at node 30)
	maximum = 0.0328561 (at node 44)
Accepted flit rate average= 0.00804367
	minimum = 0.00495741 (at node 1)
	maximum = 0.0620731 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.8112 (10 samples)
	minimum = 6 (10 samples)
	maximum = 193.5 (10 samples)
Network latency average = 16.4186 (10 samples)
	minimum = 6 (10 samples)
	maximum = 123.5 (10 samples)
Flit latency average = 17.8361 (10 samples)
	minimum = 6 (10 samples)
	maximum = 122.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0155243 (10 samples)
	minimum = 0.011242 (10 samples)
	maximum = 0.0509193 (10 samples)
Accepted packet rate average = 0.0155243 (10 samples)
	minimum = 0.011242 (10 samples)
	maximum = 0.0509193 (10 samples)
Injected flit rate average = 0.0233903 (10 samples)
	minimum = 0.0144448 (10 samples)
	maximum = 0.0649368 (10 samples)
Accepted flit rate average = 0.0233903 (10 samples)
	minimum = 0.0167305 (10 samples)
	maximum = 0.0929337 (10 samples)
Injected packet size average = 1.50669 (10 samples)
Accepted packet size average = 1.50669 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 57 sec (3357 sec)
gpgpu_simulation_rate = 3653 (inst/sec)
gpgpu_simulation_rate = 1257 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 424707
gpu_sim_insn = 2703696
gpu_ipc =       6.3660
gpu_tot_sim_cycle = 4872419
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.0724
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 118208
gpu_stall_icnt2sh    = 452388
partiton_reqs_in_parallel = 9225769
partiton_reqs_in_parallel_total    = 43475229
partiton_level_parallism =      21.7227
partiton_level_parallism_total  =      10.8162
partiton_reqs_in_parallel_util = 9225769
partiton_reqs_in_parallel_util_total    = 43475229
gpu_sim_cycle_parition_util = 424606
gpu_tot_sim_cycle_parition_util    = 1976166
partiton_level_parallism_util =      21.7278
partiton_level_parallism_util_total  =      21.9517
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      67.1384 GB/Sec
L2_BW_total  =       8.3473 GB/Sec
gpu_total_sim_rate=3560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
858, 1175, 590, 1086, 808, 812, 821, 1034, 828, 860, 1040, 873, 1024, 708, 824, 969, 741, 1037, 839, 1128, 790, 921, 565, 618, 522, 655, 794, 609, 475, 606, 968, 699, 840, 959, 500, 896, 480, 937, 914, 844, 795, 650, 647, 649, 653, 715, 746, 855, 498, 660, 680, 710, 707, 701, 806, 650, 406, 455, 699, 513, 944, 506, 755, 714, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 770719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 760763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5070
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1030644	W0_Idle:59927920	W0_Scoreboard:56464600	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1592 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 4872381 
mrq_lat_table:12618 	237 	337 	1325 	636 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371454 	43598 	3701 	711 	884 	626 	2074 	1847 	1041 	1458 	1144 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	209103 	23301 	84112 	39768 	33005 	26399 	3032 	795 	114 	894 	615 	2084 	1850 	1027 	1458 	1144 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	157260 	56091 	71173 	5353 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	99854 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2348 	54 	11 	10 	42 	115 	179 	171 	87 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        10         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        10        12        10        17         9        16        16        17        16        12        12         8         8        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        11 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        10        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:         8        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    167926    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    148734 
dram[2]:    391238    207593    237635    221424    239659    199736    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    117226    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    250444    290307    164109    298154    140862    296354     98989    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    179933    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    218822    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    176769    375110    237049    203189    232042    158323    128995    216217    125039    203926    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    186145    164094    294094    291274    210792    255290    265125    238870    279289    505104    170242    195932 
dram[10]:    208329    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    109412    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.804878  3.083333  2.878049  3.105263  2.658537  3.000000  2.500000  2.457143  2.205882  2.128205  2.617647  2.405406  2.815789  3.147059  3.600000  3.457143 
dram[1]:  3.216216  2.974359  2.659091  2.630435  2.825000  2.861111  2.358974  2.333333  2.270270  2.533333  2.526316  2.611111  2.522727  2.347826  2.952381  2.800000 
dram[2]:  2.711111  2.755556  2.744186  2.553191  2.658537  2.361702  2.527778  2.333333  2.189189  2.454545  2.878788  2.621622  3.027778  2.850000  2.727273  3.184211 
dram[3]:  3.388889  2.755556  2.288461  2.973684  2.944444  3.343750  2.870968  2.351351  3.000000  2.750000  2.500000  2.558824  2.948718  2.750000  3.023809  2.804348 
dram[4]:  3.048780  2.777778  2.760870  2.370370  2.875000  2.627907  2.473684  2.742857  2.363636  2.586207  2.250000  2.657143  2.707317  2.413043  3.125000  2.921053 
dram[5]:  2.750000  2.586957  2.795455  2.608696  2.511111  2.707317  2.324324  2.529412  2.200000  2.323529  2.255814  2.166667  2.900000  2.613636  3.102564  3.157895 
dram[6]:  2.952381  3.000000  2.727273  2.608696  2.581395  2.948718  2.742857  3.250000  2.314286  2.243243  2.300000  2.394737  3.181818  2.837838  3.051282  3.073171 
dram[7]:  3.277778  3.128205  3.257143  2.583333  2.897436  2.842105  3.071429  2.444444  2.250000  2.314286  2.472222  2.812500  2.850000  2.560976  3.451613  3.580645 
dram[8]:  3.457143  3.333333  2.448980  2.500000  2.651163  2.634146  2.903226  2.428571  2.424242  2.257143  2.685714  2.611111  2.921053  3.294118  3.073171  2.860465 
dram[9]:  3.282051  3.606061  2.666667  2.731707  2.894737  2.871795  2.175000  2.896552  2.393939  2.189189  2.564103  2.195122  2.947368  2.578947  3.150000  3.270270 
dram[10]:  2.846154  3.222222  2.520833  2.586957  2.634146  3.314286  2.250000  2.612903  2.157895  2.242424  2.150000  2.108696  2.794872  2.800000  2.837209  3.444444 
average row locality = 18515/6803 = 2.721593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        99        95       102       102        92        88        79        80        75        83        81        81        90        91       109       105 
dram[1]:       103       100       101       105        95        87        86        90        83        76        88        87        95        92       108       110 
dram[2]:       106       108       102       102        93        95        85        78        81        79        86        90        93        98       104       105 
dram[3]:       106       108       103        97        90        89        83        81        77        77        83        80        98        93       110       113 
dram[4]:       109       109       111       112        98        96        87        90        77        75        83        86        95        95       107        94 
dram[5]:       105       102       107       104        97        95        80        80        77        79        89        84        99        98       104       103 
dram[6]:       108       106       103       104        95        99        90        85        81        83        85        83        89        89       103       109 
dram[7]:       102       106        98       108        97        92        80        82        72        81        82        83        96        89        91        94 
dram[8]:       105       113       104        99        97        92        84        79        80        79        87        86        89        96       110       107 
dram[9]:       107       103       104        96        93        96        82        79        78        81        92        82        95        79       110       105 
dram[10]:        95       100       105       102        92       100        76        76        82        74        78        89        93        95       105       106 
total reads: 16400
bank skew: 113/72 = 1.57
chip skew: 1524/1452 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:      39737     26988     42412     43770     25757     37744     40437     46182     54280     31567     22971     31357     30907     25840     30381     39666
dram[1]:      46219     36974     35629     41200     31296     19827     49155     46667     34313     26065     36796     37494     30182     20286     26328     40993
dram[2]:      34790     43860     38064     37325     38554     32105     51578     56629     44419     48153     26058     40153     25972     30745     27253     35568
dram[3]:      35182     44424     41302     31261     25155     28008     54967     59985     40918     52446     44073     26284     37541     37120     45304     34320
dram[4]:      43871     48058     40108     41814     29892     29066     65328     61142     29067     45265     28434     37803     27056     19016     34287     28174
dram[5]:      34018     45082     36015     35022     33391     35925     53206     51919     55764     30799     32778     33936     45455     22017     26301     34840
dram[6]:      40184     29404     29854     32649     39760     35352     61075     52043     31801     44395     24911     28314     17749     25449     32680     37492
dram[7]:      30241     38909     34079     49417     23795     21299     45456     57899     38315     29946     46876     34086     27684     25332     34319     34056
dram[8]:      31876     49390     32442     29188     33962     27492     61318     57444     35981     44344     37586     33492     27988     30618     33209     41014
dram[9]:      31233     36580     39220     28549     32397     43180     55599     55095     43959     39980     36486     40511     28606     16906     38345     43272
dram[10]:      40958     36084     54159     33110     25287     27780     55121     48693     34836     33948     37981     47933     48311     24696     29130     42476
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    197794    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    180487    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    150208    408772    382753    390533
dram[7]:     398334    398374    325080    374926    194034    193953    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    177139    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    176100    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450895 n_act=588 n_pre=572 n_req=1644 n_rd=5808 n_write=192 bw_util=0.002692
n_activity=29968 dram_eff=0.4004
bk0: 396a 4453813i bk1: 380a 4453879i bk2: 408a 4454430i bk3: 408a 4454549i bk4: 368a 4454173i bk5: 352a 4454167i bk6: 316a 4454469i bk7: 320a 4454375i bk8: 300a 4454811i bk9: 332a 4454496i bk10: 324a 4454134i bk11: 324a 4453988i bk12: 360a 4454776i bk13: 364a 4454812i bk14: 436a 4454135i bk15: 420a 4453732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0213963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450573 n_act=641 n_pre=625 n_req=1698 n_rd=6024 n_write=192 bw_util=0.002789
n_activity=31752 dram_eff=0.3915
bk0: 412a 4453366i bk1: 400a 4453278i bk2: 404a 4453941i bk3: 420a 4454042i bk4: 380a 4454269i bk5: 348a 4454052i bk6: 344a 4453926i bk7: 360a 4454226i bk8: 332a 4453976i bk9: 304a 4453761i bk10: 352a 4453683i bk11: 348a 4453513i bk12: 380a 4453531i bk13: 368a 4453918i bk14: 432a 4453636i bk15: 440a 4453061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450583 n_act=638 n_pre=622 n_req=1697 n_rd=6020 n_write=192 bw_util=0.002787
n_activity=31908 dram_eff=0.3894
bk0: 424a 4453672i bk1: 432a 4453851i bk2: 408a 4454355i bk3: 408a 4454427i bk4: 372a 4454616i bk5: 380a 4454269i bk6: 340a 4454351i bk7: 312a 4454605i bk8: 324a 4454852i bk9: 316a 4454484i bk10: 344a 4454204i bk11: 360a 4453675i bk12: 372a 4454500i bk13: 392a 4454119i bk14: 416a 4453964i bk15: 420a 4454071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0234403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450731 n_act=598 n_pre=582 n_req=1680 n_rd=5952 n_write=192 bw_util=0.002756
n_activity=31678 dram_eff=0.3879
bk0: 424a 4453805i bk1: 432a 4453508i bk2: 412a 4453459i bk3: 388a 4453727i bk4: 360a 4454055i bk5: 356a 4453797i bk6: 332a 4454281i bk7: 324a 4454284i bk8: 308a 4454402i bk9: 308a 4454819i bk10: 332a 4454639i bk11: 320a 4453959i bk12: 392a 4453894i bk13: 372a 4454382i bk14: 440a 4453900i bk15: 452a 4453701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450494 n_act=644 n_pre=628 n_req=1717 n_rd=6096 n_write=193 bw_util=0.002821
n_activity=32346 dram_eff=0.3889
bk0: 436a 4453808i bk1: 436a 4453687i bk2: 444a 4453698i bk3: 448a 4453529i bk4: 392a 4453975i bk5: 384a 4453725i bk6: 348a 4453947i bk7: 360a 4454153i bk8: 308a 4454174i bk9: 300a 4454274i bk10: 332a 4454107i bk11: 344a 4453955i bk12: 380a 4453938i bk13: 380a 4453680i bk14: 428a 4453856i bk15: 376a 4453937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278527
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450563 n_act=652 n_pre=636 n_req=1695 n_rd=6012 n_write=192 bw_util=0.002783
n_activity=33282 dram_eff=0.3728
bk0: 420a 4453793i bk1: 408a 4453837i bk2: 428a 4453720i bk3: 416a 4453931i bk4: 388a 4454213i bk5: 380a 4454072i bk6: 320a 4454925i bk7: 320a 4454633i bk8: 308a 4455220i bk9: 316a 4454457i bk10: 356a 4454750i bk11: 336a 4454459i bk12: 396a 4454820i bk13: 392a 4454210i bk14: 416a 4454099i bk15: 412a 4454132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0194728
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450597 n_act=618 n_pre=602 n_req=1702 n_rd=6048 n_write=190 bw_util=0.002799
n_activity=32177 dram_eff=0.3877
bk0: 432a 4454138i bk1: 424a 4453804i bk2: 412a 4454014i bk3: 416a 4453859i bk4: 380a 4454229i bk5: 396a 4454031i bk6: 360a 4454382i bk7: 340a 4454347i bk8: 324a 4454896i bk9: 332a 4454472i bk10: 340a 4454785i bk11: 332a 4454725i bk12: 356a 4454772i bk13: 356a 4454825i bk14: 412a 4454581i bk15: 436a 4454021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231662
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450916 n_act=577 n_pre=561 n_req=1642 n_rd=5812 n_write=189 bw_util=0.002692
n_activity=30639 dram_eff=0.3917
bk0: 408a 4454251i bk1: 424a 4454217i bk2: 392a 4455627i bk3: 432a 4454215i bk4: 388a 4454414i bk5: 368a 4454563i bk6: 320a 4454913i bk7: 328a 4454438i bk8: 288a 4455155i bk9: 324a 4454390i bk10: 328a 4455194i bk11: 332a 4454952i bk12: 384a 4454542i bk13: 356a 4454685i bk14: 364a 4454855i bk15: 376a 4454640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0181857
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450620 n_act=614 n_pre=598 n_req=1702 n_rd=6028 n_write=195 bw_util=0.002792
n_activity=31796 dram_eff=0.3914
bk0: 420a 4454160i bk1: 452a 4453955i bk2: 416a 4453678i bk3: 396a 4454756i bk4: 388a 4454559i bk5: 368a 4454141i bk6: 336a 4455066i bk7: 316a 4454868i bk8: 320a 4454926i bk9: 316a 4454867i bk10: 348a 4454932i bk11: 344a 4454335i bk12: 356a 4454545i bk13: 384a 4454430i bk14: 440a 4454193i bk15: 428a 4453777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0193999
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450732 n_act=607 n_pre=591 n_req=1679 n_rd=5928 n_write=197 bw_util=0.002748
n_activity=30795 dram_eff=0.3978
bk0: 428a 4454142i bk1: 412a 4454160i bk2: 416a 4454519i bk3: 384a 4454005i bk4: 372a 4454804i bk5: 384a 4454636i bk6: 328a 4454441i bk7: 316a 4454516i bk8: 312a 4454785i bk9: 324a 4454638i bk10: 368a 4454568i bk11: 328a 4454805i bk12: 380a 4454414i bk13: 316a 4455235i bk14: 440a 4454448i bk15: 420a 4454433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0154119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4458055 n_nop=4450754 n_act=627 n_pre=611 n_req=1659 n_rd=5872 n_write=191 bw_util=0.00272
n_activity=31509 dram_eff=0.3848
bk0: 380a 4454471i bk1: 400a 4454038i bk2: 420a 4454446i bk3: 408a 4454345i bk4: 368a 4454780i bk5: 400a 4454554i bk6: 304a 4454858i bk7: 304a 4454735i bk8: 328a 4455001i bk9: 296a 4455332i bk10: 312a 4454868i bk11: 356a 4454334i bk12: 372a 4454382i bk13: 380a 4454410i bk14: 420a 4453883i bk15: 424a 4454243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0165821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19230, Miss = 727, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[8]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 23186, Miss = 756, Miss_rate = 0.033, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[21]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3337
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.8006
	minimum = 6
	maximum = 808
Network latency average = 25.3779
	minimum = 6
	maximum = 734
Slowest packet = 266456
Flit latency average = 21.7576
	minimum = 6
	maximum = 734
Slowest flit = 422191
Fragmentation average = 0.0322654
	minimum = 0
	maximum = 376
Injected packet rate average = 0.0141666
	minimum = 0.010552 (at node 21)
	maximum = 0.0164785 (at node 49)
Accepted packet rate average = 0.0141666
	minimum = 0.010552 (at node 21)
	maximum = 0.0164785 (at node 49)
Injected flit rate average = 0.0242323
	minimum = 0.0139567 (at node 24)
	maximum = 0.0351949 (at node 49)
Accepted flit rate average= 0.0242323
	minimum = 0.0209545 (at node 28)
	maximum = 0.0316266 (at node 12)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4466 (11 samples)
	minimum = 6 (11 samples)
	maximum = 249.364 (11 samples)
Network latency average = 17.2331 (11 samples)
	minimum = 6 (11 samples)
	maximum = 179 (11 samples)
Flit latency average = 18.1926 (11 samples)
	minimum = 6 (11 samples)
	maximum = 178.182 (11 samples)
Fragmentation average = 0.00293322 (11 samples)
	minimum = 0 (11 samples)
	maximum = 34.1818 (11 samples)
Injected packet rate average = 0.0154008 (11 samples)
	minimum = 0.0111793 (11 samples)
	maximum = 0.0477883 (11 samples)
Accepted packet rate average = 0.0154008 (11 samples)
	minimum = 0.0111793 (11 samples)
	maximum = 0.0477883 (11 samples)
Injected flit rate average = 0.0234669 (11 samples)
	minimum = 0.0144005 (11 samples)
	maximum = 0.062233 (11 samples)
Accepted flit rate average = 0.0234669 (11 samples)
	minimum = 0.0171145 (11 samples)
	maximum = 0.0873604 (11 samples)
Injected packet size average = 1.52374 (11 samples)
Accepted packet size average = 1.52374 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 4 sec (4204 sec)
gpgpu_simulation_rate = 3560 (inst/sec)
gpgpu_simulation_rate = 1158 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37928
gpu_sim_insn = 1431682
gpu_ipc =      37.7474
gpu_tot_sim_cycle = 5132497
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.1956
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 118208
gpu_stall_icnt2sh    = 452388
partiton_reqs_in_parallel = 834416
partiton_reqs_in_parallel_total    = 52700998
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4307
partiton_reqs_in_parallel_util = 834416
partiton_reqs_in_parallel_util_total    = 52700998
gpu_sim_cycle_parition_util = 37928
gpu_tot_sim_cycle_parition_util    = 2400772
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9524
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      25.5903 GB/Sec
L2_BW_total  =       8.1134 GB/Sec
gpu_total_sim_rate=3835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672712
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
930, 1247, 662, 1158, 880, 884, 893, 1106, 900, 932, 1112, 945, 1096, 780, 896, 1041, 777, 1073, 875, 1164, 826, 957, 601, 654, 558, 691, 830, 645, 511, 642, 1004, 735, 876, 995, 536, 932, 516, 973, 950, 880, 831, 686, 683, 685, 689, 751, 782, 891, 534, 696, 716, 746, 743, 737, 842, 686, 442, 491, 735, 549, 980, 542, 791, 750, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 840899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 829954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6059
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1132062	W0_Idle:61867569	W0_Scoreboard:56481115	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1638 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 5132496 
mrq_lat_table:12618 	237 	337 	1325 	636 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	378452 	44985 	3782 	757 	1012 	818 	2466 	2663 	1241 	1458 	1144 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	210953 	23446 	84299 	40829 	36538 	27909 	3194 	831 	146 	1018 	807 	2486 	2656 	1227 	1458 	1144 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159109 	56290 	71173 	5353 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	108046 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2355 	56 	11 	10 	42 	117 	183 	179 	87 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        10         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        10        12        10        17         9        16        16        17        16        12        12         8         8        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        11 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        10        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:         8        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    167926    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    148734 
dram[2]:    391238    207593    237635    221424    239659    199736    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    117226    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    250444    290307    164109    298154    140862    296354     98989    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    179933    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    218822    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    176769    375110    237049    203189    232042    158323    128995    216217    125039    203926    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    186145    164094    294094    291274    210792    255290    265125    238870    279289    505104    170242    195932 
dram[10]:    208329    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    109412    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.804878  3.083333  2.878049  3.105263  2.658537  3.000000  2.500000  2.457143  2.205882  2.128205  2.617647  2.405406  2.815789  3.147059  3.600000  3.457143 
dram[1]:  3.216216  2.974359  2.659091  2.630435  2.825000  2.861111  2.358974  2.333333  2.270270  2.533333  2.526316  2.611111  2.522727  2.347826  2.952381  2.800000 
dram[2]:  2.711111  2.755556  2.744186  2.553191  2.658537  2.361702  2.527778  2.333333  2.189189  2.454545  2.878788  2.621622  3.027778  2.850000  2.727273  3.184211 
dram[3]:  3.388889  2.755556  2.288461  2.973684  2.944444  3.343750  2.870968  2.351351  3.000000  2.750000  2.500000  2.558824  2.948718  2.750000  3.023809  2.804348 
dram[4]:  3.048780  2.777778  2.760870  2.370370  2.875000  2.627907  2.473684  2.742857  2.363636  2.586207  2.250000  2.657143  2.707317  2.413043  3.125000  2.921053 
dram[5]:  2.750000  2.586957  2.795455  2.608696  2.511111  2.707317  2.324324  2.529412  2.200000  2.323529  2.255814  2.166667  2.900000  2.613636  3.102564  3.157895 
dram[6]:  2.952381  3.000000  2.727273  2.608696  2.581395  2.948718  2.742857  3.250000  2.314286  2.243243  2.300000  2.394737  3.181818  2.837838  3.051282  3.073171 
dram[7]:  3.277778  3.128205  3.257143  2.583333  2.897436  2.842105  3.071429  2.444444  2.250000  2.314286  2.472222  2.812500  2.850000  2.560976  3.451613  3.580645 
dram[8]:  3.457143  3.333333  2.448980  2.500000  2.651163  2.634146  2.903226  2.428571  2.424242  2.257143  2.685714  2.611111  2.921053  3.294118  3.073171  2.860465 
dram[9]:  3.282051  3.606061  2.666667  2.731707  2.894737  2.871795  2.175000  2.896552  2.393939  2.189189  2.564103  2.195122  2.947368  2.578947  3.150000  3.270270 
dram[10]:  2.846154  3.222222  2.520833  2.586957  2.634146  3.314286  2.250000  2.612903  2.157895  2.242424  2.150000  2.108696  2.794872  2.800000  2.837209  3.444444 
average row locality = 18515/6803 = 2.721593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        99        95       102       102        92        88        79        80        75        83        81        81        90        91       109       105 
dram[1]:       103       100       101       105        95        87        86        90        83        76        88        87        95        92       108       110 
dram[2]:       106       108       102       102        93        95        85        78        81        79        86        90        93        98       104       105 
dram[3]:       106       108       103        97        90        89        83        81        77        77        83        80        98        93       110       113 
dram[4]:       109       109       111       112        98        96        87        90        77        75        83        86        95        95       107        94 
dram[5]:       105       102       107       104        97        95        80        80        77        79        89        84        99        98       104       103 
dram[6]:       108       106       103       104        95        99        90        85        81        83        85        83        89        89       103       109 
dram[7]:       102       106        98       108        97        92        80        82        72        81        82        83        96        89        91        94 
dram[8]:       105       113       104        99        97        92        84        79        80        79        87        86        89        96       110       107 
dram[9]:       107       103       104        96        93        96        82        79        78        81        92        82        95        79       110       105 
dram[10]:        95       100       105       102        92       100        76        76        82        74        78        89        93        95       105       106 
total reads: 16400
bank skew: 113/72 = 1.57
chip skew: 1524/1452 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:      39737     26988     42412     43770     27797     39825     55291     60747     54594     31848     23190     31580     31037     25981     30381     39666
dram[1]:      46219     36974     35629     41200     33353     22054     62984     59524     34595     26359     36998     37703     30305     20404     26328     40993
dram[2]:      34790     43860     38064     37325     41243     34706     65713     71799     44715     48442     26258     40358     26093     30856     27253     35568
dram[3]:      35182     44424     41302     31261     27892     30696     69242     74465     41222     52749     44290     26505     37656     37238     45304     34320
dram[4]:      43871     48058     40108     41814     32430     31616     80072     75470     29381     45585     28651     38014     27168     19135     34287     28174
dram[5]:      34018     45082     36015     35022     35975     38534     68588     67179     56087     31104     32987     34150     45569     22131     26301     34840
dram[6]:      40184     29404     29854     32649     42220     37681     73736     65292     32091     44674     25115     28522     17877     25574     32680     37492
dram[7]:      30241     38909     34079     49417     26028     23610     59159     71135     38638     30232     47096     34307     27799     25460     34319     34056
dram[8]:      31876     49390     32442     29188     36182     29786     74862     71737     36322     44680     37826     33724     32550     30749     33209     41014
dram[9]:      31233     36580     39220     28549     34681     45401     69159     69107     44269     40266     36680     40715     28722     17034     38345     43272
dram[10]:      40958     36084     54159     33110     27626     29920     69831     63329     35120     34264     38199     48125     48427     24815     29130     42476
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    197794    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    180487    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    150208    408772    382753    390533
dram[7]:     398334    398374    325080    374926    194034    193953    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    177139    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    176100    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521320 n_act=588 n_pre=572 n_req=1644 n_rd=5808 n_write=192 bw_util=0.00265
n_activity=29968 dram_eff=0.4004
bk0: 396a 4524238i bk1: 380a 4524304i bk2: 408a 4524855i bk3: 408a 4524974i bk4: 368a 4524598i bk5: 352a 4524592i bk6: 316a 4524894i bk7: 320a 4524800i bk8: 300a 4525236i bk9: 332a 4524921i bk10: 324a 4524559i bk11: 324a 4524413i bk12: 360a 4525201i bk13: 364a 4525237i bk14: 436a 4524560i bk15: 420a 4524157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0210636
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4520998 n_act=641 n_pre=625 n_req=1698 n_rd=6024 n_write=192 bw_util=0.002745
n_activity=31752 dram_eff=0.3915
bk0: 412a 4523791i bk1: 400a 4523703i bk2: 404a 4524366i bk3: 420a 4524467i bk4: 380a 4524694i bk5: 348a 4524477i bk6: 344a 4524351i bk7: 360a 4524651i bk8: 332a 4524401i bk9: 304a 4524186i bk10: 352a 4524108i bk11: 348a 4523938i bk12: 380a 4523956i bk13: 368a 4524343i bk14: 432a 4524061i bk15: 440a 4523486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0277572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521008 n_act=638 n_pre=622 n_req=1697 n_rd=6020 n_write=192 bw_util=0.002744
n_activity=31908 dram_eff=0.3894
bk0: 424a 4524097i bk1: 432a 4524276i bk2: 408a 4524780i bk3: 408a 4524852i bk4: 372a 4525041i bk5: 380a 4524694i bk6: 340a 4524776i bk7: 312a 4525030i bk8: 324a 4525277i bk9: 316a 4524909i bk10: 344a 4524629i bk11: 360a 4524100i bk12: 372a 4524925i bk13: 392a 4524544i bk14: 416a 4524389i bk15: 420a 4524496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230757
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521156 n_act=598 n_pre=582 n_req=1680 n_rd=5952 n_write=192 bw_util=0.002713
n_activity=31678 dram_eff=0.3879
bk0: 424a 4524230i bk1: 432a 4523933i bk2: 412a 4523884i bk3: 388a 4524152i bk4: 360a 4524480i bk5: 356a 4524222i bk6: 332a 4524706i bk7: 324a 4524709i bk8: 308a 4524827i bk9: 308a 4525244i bk10: 332a 4525064i bk11: 320a 4524384i bk12: 392a 4524319i bk13: 372a 4524807i bk14: 440a 4524325i bk15: 452a 4524126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4520919 n_act=644 n_pre=628 n_req=1717 n_rd=6096 n_write=193 bw_util=0.002778
n_activity=32346 dram_eff=0.3889
bk0: 436a 4524233i bk1: 436a 4524112i bk2: 444a 4524123i bk3: 448a 4523954i bk4: 392a 4524400i bk5: 384a 4524150i bk6: 348a 4524372i bk7: 360a 4524578i bk8: 308a 4524599i bk9: 300a 4524699i bk10: 332a 4524532i bk11: 344a 4524380i bk12: 380a 4524363i bk13: 380a 4524105i bk14: 428a 4524281i bk15: 376a 4524362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0274196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4520988 n_act=652 n_pre=636 n_req=1695 n_rd=6012 n_write=192 bw_util=0.00274
n_activity=33282 dram_eff=0.3728
bk0: 420a 4524218i bk1: 408a 4524262i bk2: 428a 4524145i bk3: 416a 4524356i bk4: 388a 4524638i bk5: 380a 4524497i bk6: 320a 4525350i bk7: 320a 4525058i bk8: 308a 4525645i bk9: 316a 4524882i bk10: 356a 4525175i bk11: 336a 4524884i bk12: 396a 4525245i bk13: 392a 4524635i bk14: 416a 4524524i bk15: 412a 4524557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.01917
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521022 n_act=618 n_pre=602 n_req=1702 n_rd=6048 n_write=190 bw_util=0.002755
n_activity=32177 dram_eff=0.3877
bk0: 432a 4524563i bk1: 424a 4524229i bk2: 412a 4524439i bk3: 416a 4524284i bk4: 380a 4524654i bk5: 396a 4524456i bk6: 360a 4524807i bk7: 340a 4524772i bk8: 324a 4525321i bk9: 332a 4524897i bk10: 340a 4525210i bk11: 332a 4525150i bk12: 356a 4525197i bk13: 356a 4525250i bk14: 412a 4525006i bk15: 436a 4524446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228059
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521341 n_act=577 n_pre=561 n_req=1642 n_rd=5812 n_write=189 bw_util=0.00265
n_activity=30639 dram_eff=0.3917
bk0: 408a 4524676i bk1: 424a 4524642i bk2: 392a 4526052i bk3: 432a 4524640i bk4: 388a 4524839i bk5: 368a 4524988i bk6: 320a 4525338i bk7: 328a 4524863i bk8: 288a 4525580i bk9: 324a 4524815i bk10: 328a 4525619i bk11: 332a 4525377i bk12: 384a 4524967i bk13: 356a 4525110i bk14: 364a 4525280i bk15: 376a 4525065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0179029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521045 n_act=614 n_pre=598 n_req=1702 n_rd=6028 n_write=195 bw_util=0.002748
n_activity=31796 dram_eff=0.3914
bk0: 420a 4524585i bk1: 452a 4524380i bk2: 416a 4524103i bk3: 396a 4525181i bk4: 388a 4524984i bk5: 368a 4524566i bk6: 336a 4525491i bk7: 316a 4525293i bk8: 320a 4525351i bk9: 316a 4525292i bk10: 348a 4525357i bk11: 344a 4524760i bk12: 356a 4524970i bk13: 384a 4524855i bk14: 440a 4524618i bk15: 428a 4524202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0190982
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521157 n_act=607 n_pre=591 n_req=1679 n_rd=5928 n_write=197 bw_util=0.002705
n_activity=30795 dram_eff=0.3978
bk0: 428a 4524567i bk1: 412a 4524585i bk2: 416a 4524944i bk3: 384a 4524430i bk4: 372a 4525229i bk5: 384a 4525061i bk6: 328a 4524866i bk7: 316a 4524941i bk8: 312a 4525210i bk9: 324a 4525063i bk10: 368a 4524993i bk11: 328a 4525230i bk12: 380a 4524839i bk13: 316a 4525660i bk14: 440a 4524873i bk15: 420a 4524858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0151722
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4528480 n_nop=4521179 n_act=627 n_pre=611 n_req=1659 n_rd=5872 n_write=191 bw_util=0.002678
n_activity=31509 dram_eff=0.3848
bk0: 380a 4524896i bk1: 400a 4524463i bk2: 420a 4524871i bk3: 408a 4524770i bk4: 368a 4525205i bk5: 400a 4524979i bk6: 304a 4525283i bk7: 304a 4525160i bk8: 328a 4525426i bk9: 296a 4525757i bk10: 312a 4525293i bk11: 356a 4524759i bk12: 372a 4524807i bk13: 380a 4524835i bk14: 420a 4524308i bk15: 424a 4524668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0163242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19598, Miss = 727, Miss_rate = 0.037, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[8]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[10]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[14]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 25606, Miss = 756, Miss_rate = 0.030, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[21]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3337
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.3755
	minimum = 6
	maximum = 588
Network latency average = 37.9098
	minimum = 6
	maximum = 338
Slowest packet = 860747
Flit latency average = 47.2331
	minimum = 6
	maximum = 337
Slowest flit = 1432379
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539985
	minimum = 0.00421863 (at node 5)
	maximum = 0.0319034 (at node 44)
Accepted packet rate average = 0.00539985
	minimum = 0.00421863 (at node 5)
	maximum = 0.0319034 (at node 44)
Injected flit rate average = 0.00809977
	minimum = 0.00606428 (at node 28)
	maximum = 0.0331162 (at node 44)
Accepted flit rate average= 0.00809977
	minimum = 0.00506236 (at node 5)
	maximum = 0.0625939 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.024 (12 samples)
	minimum = 6 (12 samples)
	maximum = 277.583 (12 samples)
Network latency average = 18.9562 (12 samples)
	minimum = 6 (12 samples)
	maximum = 192.25 (12 samples)
Flit latency average = 20.6126 (12 samples)
	minimum = 6 (12 samples)
	maximum = 191.417 (12 samples)
Fragmentation average = 0.00268878 (12 samples)
	minimum = 0 (12 samples)
	maximum = 31.3333 (12 samples)
Injected packet rate average = 0.0145674 (12 samples)
	minimum = 0.0105993 (12 samples)
	maximum = 0.0464646 (12 samples)
Accepted packet rate average = 0.0145674 (12 samples)
	minimum = 0.0105993 (12 samples)
	maximum = 0.0464646 (12 samples)
Injected flit rate average = 0.0221863 (12 samples)
	minimum = 0.0137058 (12 samples)
	maximum = 0.0598066 (12 samples)
Accepted flit rate average = 0.0221863 (12 samples)
	minimum = 0.0161101 (12 samples)
	maximum = 0.0852965 (12 samples)
Injected packet size average = 1.52301 (12 samples)
Accepted packet size average = 1.52301 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 16 sec (4276 sec)
gpgpu_simulation_rate = 3835 (inst/sec)
gpgpu_simulation_rate = 1200 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 433215
gpu_sim_insn = 4962251
gpu_ipc =      11.4545
gpu_tot_sim_cycle = 5792934
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.6879
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 473555
gpu_stall_icnt2sh    = 1547204
partiton_reqs_in_parallel = 9175383
partiton_reqs_in_parallel_total    = 53535414
partiton_level_parallism =      21.1797
partiton_level_parallism_total  =      10.8254
partiton_reqs_in_parallel_util = 9175383
partiton_reqs_in_parallel_util_total    = 53535414
gpu_sim_cycle_parition_util = 432957
gpu_tot_sim_cycle_parition_util    = 2438700
partiton_level_parallism_util =      21.1924
partiton_level_parallism_util_total  =      21.8378
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     114.5766 GB/Sec
L2_BW_total  =      15.7569 GB/Sec
gpu_total_sim_rate=4080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966716
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1231, 1561, 1000, 1455, 1229, 1169, 1142, 1386, 1194, 1225, 1426, 1214, 1523, 1016, 1171, 1319, 1051, 1355, 1103, 1480, 1161, 1283, 903, 1032, 838, 971, 1078, 934, 791, 900, 1339, 1129, 1164, 1246, 788, 1344, 903, 1295, 1293, 1256, 1110, 954, 1082, 1051, 1063, 1064, 1183, 1155, 856, 1008, 1047, 1027, 1060, 982, 1115, 982, 726, 812, 1085, 829, 1319, 916, 1115, 1132, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2197539
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2172931
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 19722
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2495243	W0_Idle:68753176	W0_Scoreboard:68064343	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1523 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 5792565 
mrq_lat_table:16087 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787807 	144207 	5404 	3054 	1596 	1198 	3405 	6094 	3696 	3396 	2599 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	382799 	51329 	218057 	123866 	70597 	81682 	8010 	2620 	1779 	1524 	1184 	3429 	6089 	3658 	3396 	2599 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248669 	172946 	233497 	28268 	2259 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	238036 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2885 	91 	65 	40 	62 	150 	259 	217 	89 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.645833  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.351852  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.547619  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.517857  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.200000 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.723404  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22085/8637 = 2.557022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       111       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       111       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       101       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       125       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       127 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       111       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:      71499     57839     67045     68268     50058     64347     70296     77000     79555     62637     44617     53076     64131     63499     56785     65255
dram[1]:      78045     69929     63695     66660     58841     47460     76497     79593     66523     61097     58369     61833     68359     59579     54968     69324
dram[2]:      70693     82289     63797     59522     64483     60311     82083     84348     74888     74480     47979     64393     66065     69229     56408     62143
dram[3]:      71001     79994     68514     56689     53934     56746     83850     85064     70581     82686     65036     52680     75710     75993     75927     64045
dram[4]:      77891     82111     65522     70602     60113     60488     94011     88691     59258     73184     53530     62913     66037     57957     64501     55362
dram[5]:      70589     75382     61045     60282     61711     64427     81464     78682     77277     60518     59450     58574     83355     65998     56721     63226
dram[6]:      75415     66026     55723     59237     69235     63577     97645     82911     58304     73549     53037     53816     54185     63278     64269     65702
dram[7]:      60139     69929     58663     73518     53422     52533     75824     89812     62151     54549     69899     60789     64852     63614     58217     57751
dram[8]:      64090     82748     58546     54760     61831     55139     93593     90110     63445     70129     63770     60346     66460     67815     60256     65780
dram[9]:      64968     67294     63515     54708     58116     68834     88260     87162     69102     67022     62906     63092     68421     54757     66401     68639
dram[10]:      70721     69868     76879     58040     50494     56660     88007     80271     66950     63080     58283     67024     83248     64065     57639     68986
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202771    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    196859    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202699    202700    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    196863    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    197160    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323917 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002798
n_activity=40175 dram_eff=0.3714
bk0: 516a 5328142i bk1: 512a 5328017i bk2: 508a 5328755i bk3: 508a 5328958i bk4: 448a 5328569i bk5: 448a 5328468i bk6: 408a 5328861i bk7: 408a 5328780i bk8: 384a 5329189i bk9: 384a 5329071i bk10: 412a 5328548i bk11: 412a 5328364i bk12: 448a 5329255i bk13: 448a 5329225i bk14: 512a 5328606i bk15: 512a 5328041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0179203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323859 n_act=800 n_pre=784 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002795
n_activity=40791 dram_eff=0.3654
bk0: 512a 5327711i bk1: 512a 5327572i bk2: 508a 5328315i bk3: 508a 5328418i bk4: 448a 5328731i bk5: 444a 5328402i bk6: 408a 5328438i bk7: 408a 5328757i bk8: 384a 5328598i bk9: 384a 5328125i bk10: 412a 5328192i bk11: 412a 5327956i bk12: 448a 5328030i bk13: 448a 5328404i bk14: 512a 5328104i bk15: 512a 5327464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0235859
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323867 n_act=796 n_pre=780 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002795
n_activity=40961 dram_eff=0.3639
bk0: 512a 5328078i bk1: 512a 5328181i bk2: 508a 5328703i bk3: 508a 5328805i bk4: 448a 5329109i bk5: 444a 5328795i bk6: 408a 5328830i bk7: 408a 5328908i bk8: 384a 5329320i bk9: 384a 5328969i bk10: 412a 5328743i bk11: 412a 5328256i bk12: 448a 5329053i bk13: 448a 5328643i bk14: 512a 5328374i bk15: 512a 5328356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0196449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323917 n_act=771 n_pre=755 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002795
n_activity=41455 dram_eff=0.3595
bk0: 512a 5328221i bk1: 512a 5327905i bk2: 508a 5327805i bk3: 508a 5327815i bk4: 448a 5328393i bk5: 448a 5328124i bk6: 404a 5328687i bk7: 408a 5328655i bk8: 384a 5328788i bk9: 384a 5329284i bk10: 412a 5329074i bk11: 412a 5328335i bk12: 448a 5328507i bk13: 448a 5328938i bk14: 512a 5328398i bk15: 512a 5328262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0255435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323840 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.0028
n_activity=41107 dram_eff=0.3632
bk0: 512a 5328248i bk1: 512a 5327986i bk2: 508a 5328151i bk3: 508a 5328094i bk4: 448a 5328488i bk5: 448a 5328216i bk6: 408a 5328417i bk7: 408a 5328650i bk8: 384a 5328659i bk9: 384a 5328607i bk10: 412a 5328551i bk11: 412a 5328462i bk12: 448a 5328511i bk13: 448a 5328270i bk14: 516a 5328252i bk15: 516a 5328063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0233226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323811 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002799
n_activity=42761 dram_eff=0.3491
bk0: 512a 5328158i bk1: 512a 5328058i bk2: 508a 5328134i bk3: 508a 5328214i bk4: 448a 5328671i bk5: 448a 5328569i bk6: 408a 5329266i bk7: 408a 5329019i bk8: 384a 5329711i bk9: 384a 5329014i bk10: 412a 5329327i bk11: 412a 5328913i bk12: 448a 5329399i bk13: 448a 5328844i bk14: 516a 5328364i bk15: 516a 5328447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.016296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323909 n_act=776 n_pre=760 n_req=2005 n_rd=7260 n_write=190 bw_util=0.002794
n_activity=41471 dram_eff=0.3593
bk0: 512a 5328554i bk1: 512a 5328188i bk2: 504a 5328387i bk3: 500a 5328265i bk4: 448a 5328739i bk5: 448a 5328582i bk6: 408a 5328963i bk7: 408a 5328755i bk8: 384a 5329402i bk9: 384a 5329012i bk10: 412a 5329331i bk11: 412a 5329184i bk12: 448a 5329209i bk13: 448a 5329228i bk14: 516a 5328881i bk15: 516a 5328379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0194054
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323934 n_act=768 n_pre=752 n_req=2002 n_rd=7252 n_write=189 bw_util=0.002791
n_activity=41043 dram_eff=0.3626
bk0: 512a 5328626i bk1: 512a 5328508i bk2: 504a 5329797i bk3: 504a 5328699i bk4: 448a 5328864i bk5: 448a 5328937i bk6: 408a 5329209i bk7: 408a 5328918i bk8: 384a 5329473i bk9: 384a 5328863i bk10: 412a 5329510i bk11: 412a 5329463i bk12: 448a 5329013i bk13: 448a 5329114i bk14: 512a 5329020i bk15: 508a 5328858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0152336
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323910 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002799
n_activity=40726 dram_eff=0.3665
bk0: 512a 5328441i bk1: 512a 5328380i bk2: 504a 5328097i bk3: 504a 5328999i bk4: 448a 5329083i bk5: 448a 5328618i bk6: 408a 5329522i bk7: 408a 5329294i bk8: 384a 5329489i bk9: 384a 5329289i bk10: 416a 5329474i bk11: 416a 5328793i bk12: 452a 5328956i bk13: 448a 5328883i bk14: 512a 5328710i bk15: 512a 5328290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0162437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323916 n_act=773 n_pre=757 n_req=2010 n_rd=7252 n_write=197 bw_util=0.002794
n_activity=40185 dram_eff=0.3707
bk0: 512a 5328514i bk1: 512a 5328376i bk2: 504a 5328891i bk3: 504a 5328219i bk4: 448a 5329283i bk5: 448a 5329156i bk6: 404a 5328892i bk7: 404a 5328996i bk8: 384a 5329267i bk9: 384a 5329173i bk10: 416a 5329160i bk11: 416a 5329178i bk12: 444a 5328920i bk13: 448a 5329559i bk14: 512a 5328912i bk15: 512a 5328814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0129217
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5332895 n_nop=5323870 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002793
n_activity=41490 dram_eff=0.359
bk0: 512a 5328710i bk1: 512a 5328323i bk2: 504a 5328836i bk3: 504a 5328757i bk4: 448a 5329222i bk5: 448a 5329069i bk6: 404a 5329158i bk7: 404a 5329064i bk8: 384a 5329526i bk9: 384a 5329667i bk10: 416a 5329238i bk11: 416a 5328861i bk12: 448a 5328915i bk13: 448a 5328989i bk14: 512a 5328353i bk15: 512a 5328556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0138936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42851, Miss = 909, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 50046, Miss = 909, Miss_rate = 0.018, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3509
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.8311
	minimum = 6
	maximum = 758
Network latency average = 31.0593
	minimum = 6
	maximum = 635
Slowest packet = 885663
Flit latency average = 26.0982
	minimum = 6
	maximum = 635
Slowest flit = 1968842
Fragmentation average = 0.0540151
	minimum = 0
	maximum = 470
Injected packet rate average = 0.0241764
	minimum = 0.0179715 (at node 24)
	maximum = 0.0282078 (at node 44)
Accepted packet rate average = 0.0241764
	minimum = 0.0179715 (at node 24)
	maximum = 0.0282078 (at node 44)
Injected flit rate average = 0.043042
	minimum = 0.0222881 (at node 24)
	maximum = 0.0650533 (at node 44)
Accepted flit rate average= 0.043042
	minimum = 0.0333553 (at node 28)
	maximum = 0.0575108 (at node 10)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7784 (13 samples)
	minimum = 6 (13 samples)
	maximum = 314.538 (13 samples)
Network latency average = 19.8872 (13 samples)
	minimum = 6 (13 samples)
	maximum = 226.308 (13 samples)
Flit latency average = 21.0346 (13 samples)
	minimum = 6 (13 samples)
	maximum = 225.538 (13 samples)
Fragmentation average = 0.00663696 (13 samples)
	minimum = 0 (13 samples)
	maximum = 65.0769 (13 samples)
Injected packet rate average = 0.0153066 (13 samples)
	minimum = 0.0111664 (13 samples)
	maximum = 0.0450602 (13 samples)
Accepted packet rate average = 0.0153066 (13 samples)
	minimum = 0.0111664 (13 samples)
	maximum = 0.0450602 (13 samples)
Injected flit rate average = 0.0237905 (13 samples)
	minimum = 0.0143659 (13 samples)
	maximum = 0.0602102 (13 samples)
Accepted flit rate average = 0.0237905 (13 samples)
	minimum = 0.0174367 (13 samples)
	maximum = 0.0831591 (13 samples)
Injected packet size average = 1.55427 (13 samples)
Accepted packet size average = 1.55427 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 15 sec (5235 sec)
gpgpu_simulation_rate = 4080 (inst/sec)
gpgpu_simulation_rate = 1106 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 37940
gpu_sim_insn = 1323702
gpu_ipc =      34.8894
gpu_tot_sim_cycle = 6053024
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       3.7481
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 473555
gpu_stall_icnt2sh    = 1547205
partiton_reqs_in_parallel = 834680
partiton_reqs_in_parallel_total    = 62710797
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4981
partiton_reqs_in_parallel_util = 834680
partiton_reqs_in_parallel_util_total    = 62710797
gpu_sim_cycle_parition_util = 37940
gpu_tot_sim_cycle_parition_util    = 2871657
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8400
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      25.5822 GB/Sec
L2_BW_total  =      15.2402 GB/Sec
gpu_total_sim_rate=4274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1303, 1633, 1072, 1527, 1301, 1241, 1214, 1458, 1266, 1297, 1498, 1286, 1595, 1088, 1243, 1391, 1087, 1391, 1139, 1516, 1197, 1319, 939, 1068, 874, 1007, 1114, 970, 827, 936, 1375, 1165, 1200, 1282, 824, 1380, 939, 1331, 1329, 1292, 1146, 990, 1118, 1087, 1099, 1100, 1219, 1191, 892, 1044, 1083, 1063, 1096, 1018, 1151, 1018, 762, 848, 1121, 865, 1355, 952, 1151, 1168, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2267538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2241987
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20665
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2596721	W0_Idle:70695161	W0_Scoreboard:68080918	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1544 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 6053023 
mrq_lat_table:16087 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794783 	145615 	5486 	3100 	1688 	1426 	3789 	6917 	3897 	3396 	2599 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	384626 	51486 	218242 	124916 	74114 	83236 	8170 	2658 	1803 	1623 	1405 	3814 	6912 	3858 	3396 	2599 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250464 	173198 	233498 	28268 	2259 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	246228 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2892 	93 	65 	40 	62 	152 	263 	225 	89 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.645833  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.351852  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.547619  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.517857  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.200000 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.723404  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22085/8637 = 2.557022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       111       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       111       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       101       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       125       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       127 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       111       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:      71499     57839     67045     68268     51454     65715     82669     89271     79800     62884     44791     53256     64237     63614     56785     65255
dram[1]:      78045     69929     63695     66660     60388     49023     89245     92004     66768     61334     58545     62009     68465     59679     54968     69324
dram[2]:      70693     82289     63797     59522     66613     62433     94879     97055     75141     74721     48158     64573     66168     69329     56408     62143
dram[3]:      71001     79994     68514     56689     56046     58806     96194     97262     70817     82921     65208     52850     75810     76094     75927     64045
dram[4]:      77891     82111     65522     70602     62210     62553    106415    101163     59505     73430     53712     63094     66137     58060     64501     55362
dram[5]:      70589     75382     61045     60282     63822     66519     93611     90696     77542     60760     59636     58761     83457     66100     56721     63226
dram[6]:      75415     66026     55723     59237     71283     65594    108483     93671     58551     73792     53213     53987     54290     63379     64269     65702
dram[7]:      60139     69929     58663     73518     55072     54156     86498    100415     62397     54787     70079     60970     64954     63716     58217     57751
dram[8]:      64090     82748     58546     54760     63469     56759    104606    101054     63727     70400     63966     60534     70205     67930     60256     65780
dram[9]:      64968     67294     63515     54708     59748     70462     99932     98762     69342     67257     63080     63260     68525     54856     66401     68639
dram[10]:      70721     69868     76879     58040     52141     58272    100148     92316     67195     63324     58450     67191     83350     64169     57639     68986
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202771    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    196859    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202699    202700    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    196863    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    197160    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394365 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002761
n_activity=40175 dram_eff=0.3714
bk0: 516a 5398590i bk1: 512a 5398465i bk2: 508a 5399203i bk3: 508a 5399406i bk4: 448a 5399017i bk5: 448a 5398916i bk6: 408a 5399309i bk7: 408a 5399228i bk8: 384a 5399637i bk9: 384a 5399519i bk10: 412a 5398996i bk11: 412a 5398812i bk12: 448a 5399703i bk13: 448a 5399673i bk14: 512a 5399054i bk15: 512a 5398489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0176866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394307 n_act=800 n_pre=784 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002758
n_activity=40791 dram_eff=0.3654
bk0: 512a 5398159i bk1: 512a 5398020i bk2: 508a 5398763i bk3: 508a 5398866i bk4: 448a 5399179i bk5: 444a 5398850i bk6: 408a 5398886i bk7: 408a 5399205i bk8: 384a 5399046i bk9: 384a 5398573i bk10: 412a 5398640i bk11: 412a 5398404i bk12: 448a 5398478i bk13: 448a 5398852i bk14: 512a 5398552i bk15: 512a 5397912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0232784
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394315 n_act=796 n_pre=780 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002758
n_activity=40961 dram_eff=0.3639
bk0: 512a 5398526i bk1: 512a 5398629i bk2: 508a 5399151i bk3: 508a 5399253i bk4: 448a 5399557i bk5: 444a 5399243i bk6: 408a 5399278i bk7: 408a 5399356i bk8: 384a 5399768i bk9: 384a 5399417i bk10: 412a 5399191i bk11: 412a 5398704i bk12: 448a 5399501i bk13: 448a 5399091i bk14: 512a 5398822i bk15: 512a 5398804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0193887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394365 n_act=771 n_pre=755 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002758
n_activity=41455 dram_eff=0.3595
bk0: 512a 5398669i bk1: 512a 5398353i bk2: 508a 5398253i bk3: 508a 5398263i bk4: 448a 5398841i bk5: 448a 5398572i bk6: 404a 5399135i bk7: 408a 5399103i bk8: 384a 5399236i bk9: 384a 5399732i bk10: 412a 5399522i bk11: 412a 5398783i bk12: 448a 5398955i bk13: 448a 5399386i bk14: 512a 5398846i bk15: 512a 5398710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0252105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394288 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002763
n_activity=41107 dram_eff=0.3632
bk0: 512a 5398696i bk1: 512a 5398434i bk2: 508a 5398599i bk3: 508a 5398542i bk4: 448a 5398936i bk5: 448a 5398664i bk6: 408a 5398865i bk7: 408a 5399098i bk8: 384a 5399107i bk9: 384a 5399055i bk10: 412a 5398999i bk11: 412a 5398910i bk12: 448a 5398959i bk13: 448a 5398718i bk14: 516a 5398700i bk15: 516a 5398511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394259 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002763
n_activity=42761 dram_eff=0.3491
bk0: 512a 5398606i bk1: 512a 5398506i bk2: 508a 5398582i bk3: 508a 5398662i bk4: 448a 5399119i bk5: 448a 5399017i bk6: 408a 5399714i bk7: 408a 5399467i bk8: 384a 5400159i bk9: 384a 5399462i bk10: 412a 5399775i bk11: 412a 5399361i bk12: 448a 5399847i bk13: 448a 5399292i bk14: 516a 5398812i bk15: 516a 5398895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0160836
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394357 n_act=776 n_pre=760 n_req=2005 n_rd=7260 n_write=190 bw_util=0.002758
n_activity=41471 dram_eff=0.3593
bk0: 512a 5399002i bk1: 512a 5398636i bk2: 504a 5398835i bk3: 500a 5398713i bk4: 448a 5399187i bk5: 448a 5399030i bk6: 408a 5399411i bk7: 408a 5399203i bk8: 384a 5399850i bk9: 384a 5399460i bk10: 412a 5399779i bk11: 412a 5399632i bk12: 448a 5399657i bk13: 448a 5399676i bk14: 516a 5399329i bk15: 516a 5398827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0191524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394382 n_act=768 n_pre=752 n_req=2002 n_rd=7252 n_write=189 bw_util=0.002754
n_activity=41043 dram_eff=0.3626
bk0: 512a 5399074i bk1: 512a 5398956i bk2: 504a 5400245i bk3: 504a 5399147i bk4: 448a 5399312i bk5: 448a 5399385i bk6: 408a 5399657i bk7: 408a 5399366i bk8: 384a 5399921i bk9: 384a 5399311i bk10: 412a 5399958i bk11: 412a 5399911i bk12: 448a 5399461i bk13: 448a 5399562i bk14: 512a 5399468i bk15: 508a 5399306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.015035
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394358 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002762
n_activity=40726 dram_eff=0.3665
bk0: 512a 5398889i bk1: 512a 5398828i bk2: 504a 5398545i bk3: 504a 5399447i bk4: 448a 5399531i bk5: 448a 5399066i bk6: 408a 5399970i bk7: 408a 5399742i bk8: 384a 5399937i bk9: 384a 5399737i bk10: 416a 5399922i bk11: 416a 5399241i bk12: 452a 5399404i bk13: 448a 5399331i bk14: 512a 5399158i bk15: 512a 5398738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0160319
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394364 n_act=773 n_pre=757 n_req=2010 n_rd=7252 n_write=197 bw_util=0.002757
n_activity=40185 dram_eff=0.3707
bk0: 512a 5398962i bk1: 512a 5398824i bk2: 504a 5399339i bk3: 504a 5398667i bk4: 448a 5399731i bk5: 448a 5399604i bk6: 404a 5399340i bk7: 404a 5399444i bk8: 384a 5399715i bk9: 384a 5399621i bk10: 416a 5399608i bk11: 416a 5399626i bk12: 444a 5399368i bk13: 448a 5400007i bk14: 512a 5399360i bk15: 512a 5399262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0127532
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5403343 n_nop=5394318 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002756
n_activity=41490 dram_eff=0.359
bk0: 512a 5399158i bk1: 512a 5398771i bk2: 504a 5399284i bk3: 504a 5399205i bk4: 448a 5399670i bk5: 448a 5399517i bk6: 404a 5399606i bk7: 404a 5399512i bk8: 384a 5399974i bk9: 384a 5400115i bk10: 416a 5399686i bk11: 416a 5399309i bk12: 448a 5399363i bk13: 448a 5399437i bk14: 512a 5398801i bk15: 512a 5399004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0137124

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43219, Miss = 909, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 52466, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3509
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.2607
	minimum = 6
	maximum = 589
Network latency average = 37.8378
	minimum = 6
	maximum = 338
Slowest packet = 1928653
Flit latency average = 47.1086
	minimum = 6
	maximum = 337
Slowest flit = 3325437
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539814
	minimum = 0.0042173 (at node 9)
	maximum = 0.0318933 (at node 44)
Accepted packet rate average = 0.00539814
	minimum = 0.0042173 (at node 9)
	maximum = 0.0318933 (at node 44)
Injected flit rate average = 0.00809721
	minimum = 0.00606236 (at node 28)
	maximum = 0.0331058 (at node 44)
Accepted flit rate average= 0.00809721
	minimum = 0.00506076 (at node 9)
	maximum = 0.0625741 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4557 (14 samples)
	minimum = 6 (14 samples)
	maximum = 334.143 (14 samples)
Network latency average = 21.1694 (14 samples)
	minimum = 6 (14 samples)
	maximum = 234.286 (14 samples)
Flit latency average = 22.897 (14 samples)
	minimum = 6 (14 samples)
	maximum = 233.5 (14 samples)
Fragmentation average = 0.00616289 (14 samples)
	minimum = 0 (14 samples)
	maximum = 60.4286 (14 samples)
Injected packet rate average = 0.0145988 (14 samples)
	minimum = 0.01067 (14 samples)
	maximum = 0.0441197 (14 samples)
Accepted packet rate average = 0.0145988 (14 samples)
	minimum = 0.01067 (14 samples)
	maximum = 0.0441197 (14 samples)
Injected flit rate average = 0.0226696 (14 samples)
	minimum = 0.0137728 (14 samples)
	maximum = 0.0582741 (14 samples)
Accepted flit rate average = 0.0226696 (14 samples)
	minimum = 0.0165527 (14 samples)
	maximum = 0.0816888 (14 samples)
Injected packet size average = 1.55284 (14 samples)
Accepted packet size average = 1.55284 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 28 sec (5308 sec)
gpgpu_simulation_rate = 4274 (inst/sec)
gpgpu_simulation_rate = 1140 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 419665
gpu_sim_insn = 2978170
gpu_ipc =       7.0965
gpu_tot_sim_cycle = 6699911
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       3.8308
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 620543
gpu_stall_icnt2sh    = 1957960
partiton_reqs_in_parallel = 9085642
partiton_reqs_in_parallel_total    = 63545477
partiton_level_parallism =      21.6497
partiton_level_parallism_total  =      10.8406
partiton_reqs_in_parallel_util = 9085642
partiton_reqs_in_parallel_util_total    = 63545477
gpu_sim_cycle_parition_util = 419186
gpu_tot_sim_cycle_parition_util    = 2909597
partiton_level_parallism_util =      21.6745
partiton_level_parallism_util_total  =      21.8191
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      43.8545 GB/Sec
L2_BW_total  =      16.5156 GB/Sec
gpu_total_sim_rate=4233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184176
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1546, 1844, 1225, 1717, 1439, 1449, 1407, 1642, 1418, 1490, 1631, 1407, 1702, 1276, 1431, 1569, 1299, 1570, 1292, 1704, 1372, 1507, 1188, 1280, 1057, 1215, 1292, 1118, 1088, 1158, 1498, 1333, 1413, 1441, 987, 1558, 1131, 1542, 1466, 1454, 1324, 1162, 1321, 1253, 1292, 1262, 1450, 1383, 1086, 1211, 1236, 1268, 1244, 1181, 1334, 1237, 941, 1053, 1326, 1054, 1519, 1105, 1360, 1321, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2757397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2720238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32273
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2874178	W0_Idle:76976549	W0_Scoreboard:80429598	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1722 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 6698521 
mrq_lat_table:16093 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	926063 	195569 	7291 	4849 	2607 	2792 	6628 	7374 	4828 	5032 	3833 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	455591 	53177 	252399 	155451 	92896 	105017 	12178 	4276 	3147 	2478 	2893 	6507 	7364 	4789 	5032 	3833 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	302069 	228496 	307013 	35443 	2478 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	252586 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3460 	112 	79 	46 	71 	158 	294 	292 	135 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.612245  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.370370  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.511628  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.491228  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.152174 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.687500  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22091/8642 = 2.556237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       128 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:     105681     90765    102626    100366     75931     89001     96137    103004     99295     83202     63920     75146     84300     83523     73809     82173
dram[1]:     117060    105735     94216     97478     83917     73474    102351    102453     86562     81482     80904     82737     87819     79868     72799     86121
dram[2]:     106603    120308     98088     91762     91075     87163    107818    112680     97349     96228     69305     82845     87761     88979     73951     81633
dram[3]:     105994    116017    102758     87703     77887     79842    107178    107904     91879    106375     81600     74576     94155     95739     91906     82215
dram[4]:     113447    113530     95425    101402     81244     84458    120983    114054     75790     90646     70570     82873     85669     80476     83035     72198
dram[5]:     104454    108145     91887     92994     89415     91062    109504    104073     96628     77133     80180     79329    103883     86592     74223     79088
dram[6]:     107749     98319     82614     91486     95142     88334    123683    108786     75769     92574     75038     73076     76104     85548     80666     81895
dram[7]:      94847    101766     89569    106503     76817     77635    100364    118195     83048     74898     93831     81660     86321     82528     75847     74374
dram[8]:      98599    113248     88763     84356     86414     78602    118011    114468     85543     88617     87192     86143     89456     91439     76056     84426
dram[9]:      99243    102109     94989     82489     80093     90327    114554    112928     87056     83159     82327     86411     89930     76579     83913     83817
dram[10]:     103375    103683    111360     92204     74041     84024    110987    107447     85752     83970     80723     90990    101828     82736     72844     82355
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202971    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    200411    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202969    202969    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    200362    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    200389    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173620 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002413
n_activity=40175 dram_eff=0.3714
bk0: 516a 6177845i bk1: 512a 6177720i bk2: 508a 6178458i bk3: 508a 6178661i bk4: 448a 6178272i bk5: 448a 6178171i bk6: 408a 6178564i bk7: 408a 6178483i bk8: 384a 6178892i bk9: 384a 6178774i bk10: 412a 6178251i bk11: 412a 6178067i bk12: 448a 6178958i bk13: 448a 6178928i bk14: 512a 6178309i bk15: 512a 6177744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0154574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173556 n_act=801 n_pre=785 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002412
n_activity=40843 dram_eff=0.3651
bk0: 512a 6177415i bk1: 512a 6177276i bk2: 508a 6178019i bk3: 508a 6178122i bk4: 448a 6178435i bk5: 448a 6178074i bk6: 408a 6178140i bk7: 408a 6178459i bk8: 384a 6178300i bk9: 384a 6177827i bk10: 412a 6177894i bk11: 412a 6177658i bk12: 448a 6177733i bk13: 448a 6178107i bk14: 512a 6177807i bk15: 512a 6177167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0203444
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173566 n_act=796 n_pre=780 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002412
n_activity=40979 dram_eff=0.3639
bk0: 512a 6177781i bk1: 512a 6177884i bk2: 508a 6178406i bk3: 508a 6178508i bk4: 448a 6178812i bk5: 448a 6178491i bk6: 408a 6178533i bk7: 408a 6178611i bk8: 384a 6179023i bk9: 384a 6178672i bk10: 412a 6178446i bk11: 412a 6177959i bk12: 448a 6178756i bk13: 448a 6178346i bk14: 512a 6178077i bk15: 512a 6178059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173614 n_act=772 n_pre=756 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002412
n_activity=41507 dram_eff=0.3593
bk0: 512a 6177925i bk1: 512a 6177609i bk2: 508a 6177509i bk3: 508a 6177519i bk4: 448a 6178097i bk5: 448a 6177828i bk6: 408a 6178359i bk7: 408a 6178357i bk8: 384a 6178490i bk9: 384a 6178986i bk10: 412a 6178776i bk11: 412a 6178037i bk12: 448a 6178209i bk13: 448a 6178640i bk14: 512a 6178100i bk15: 512a 6177966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.022033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173543 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002415
n_activity=41107 dram_eff=0.3632
bk0: 512a 6177951i bk1: 512a 6177689i bk2: 508a 6177854i bk3: 508a 6177797i bk4: 448a 6178191i bk5: 448a 6177919i bk6: 408a 6178120i bk7: 408a 6178353i bk8: 384a 6178362i bk9: 384a 6178310i bk10: 412a 6178254i bk11: 412a 6178165i bk12: 448a 6178214i bk13: 448a 6177973i bk14: 516a 6177955i bk15: 516a 6177766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0201173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173514 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002415
n_activity=42761 dram_eff=0.3491
bk0: 512a 6177861i bk1: 512a 6177761i bk2: 508a 6177837i bk3: 508a 6177917i bk4: 448a 6178374i bk5: 448a 6178272i bk6: 408a 6178969i bk7: 408a 6178722i bk8: 384a 6179414i bk9: 384a 6178717i bk10: 412a 6179030i bk11: 412a 6178616i bk12: 448a 6179102i bk13: 448a 6178547i bk14: 516a 6178067i bk15: 516a 6178150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0140564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173606 n_act=777 n_pre=761 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002411
n_activity=41523 dram_eff=0.359
bk0: 512a 6178258i bk1: 512a 6177892i bk2: 504a 6178091i bk3: 504a 6177937i bk4: 448a 6178441i bk5: 448a 6178284i bk6: 408a 6178665i bk7: 408a 6178457i bk8: 384a 6179104i bk9: 384a 6178714i bk10: 412a 6179034i bk11: 412a 6178887i bk12: 448a 6178912i bk13: 448a 6178931i bk14: 516a 6178585i bk15: 516a 6178083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167384
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173631 n_act=769 n_pre=753 n_req=2003 n_rd=7256 n_write=189 bw_util=0.002408
n_activity=41095 dram_eff=0.3623
bk0: 512a 6178329i bk1: 512a 6178211i bk2: 504a 6179500i bk3: 504a 6178402i bk4: 448a 6178567i bk5: 448a 6178640i bk6: 408a 6178912i bk7: 408a 6178621i bk8: 384a 6179176i bk9: 384a 6178566i bk10: 412a 6179213i bk11: 412a 6179166i bk12: 448a 6178716i bk13: 448a 6178817i bk14: 512a 6178723i bk15: 512a 6178530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0131399
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173613 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002414
n_activity=40726 dram_eff=0.3665
bk0: 512a 6178144i bk1: 512a 6178083i bk2: 504a 6177800i bk3: 504a 6178702i bk4: 448a 6178786i bk5: 448a 6178321i bk6: 408a 6179225i bk7: 408a 6178997i bk8: 384a 6179192i bk9: 384a 6178992i bk10: 416a 6179177i bk11: 416a 6178496i bk12: 452a 6178659i bk13: 448a 6178586i bk14: 512a 6178413i bk15: 512a 6177993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0140113
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173613 n_act=774 n_pre=758 n_req=2011 n_rd=7256 n_write=197 bw_util=0.002411
n_activity=40237 dram_eff=0.3705
bk0: 512a 6178217i bk1: 512a 6178079i bk2: 504a 6178594i bk3: 504a 6177922i bk4: 448a 6178986i bk5: 448a 6178859i bk6: 404a 6178595i bk7: 404a 6178699i bk8: 384a 6178970i bk9: 384a 6178876i bk10: 416a 6178863i bk11: 416a 6178881i bk12: 448a 6178592i bk13: 448a 6179261i bk14: 512a 6178615i bk15: 512a 6178517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0111458
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6182598 n_nop=6173573 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002409
n_activity=41490 dram_eff=0.359
bk0: 512a 6178413i bk1: 512a 6178026i bk2: 504a 6178539i bk3: 504a 6178460i bk4: 448a 6178925i bk5: 448a 6178772i bk6: 404a 6178861i bk7: 404a 6178767i bk8: 384a 6179229i bk9: 384a 6179370i bk10: 416a 6178941i bk11: 416a 6178564i bk12: 448a 6178618i bk13: 448a 6178692i bk14: 512a 6178056i bk15: 512a 6178259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0119841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52121, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61387, Miss = 909, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3510
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.2442
	minimum = 6
	maximum = 1042
Network latency average = 32.4725
	minimum = 6
	maximum = 805
Slowest packet = 1956815
Flit latency average = 25.8099
	minimum = 6
	maximum = 805
Slowest flit = 3370387
Fragmentation average = 0.0104805
	minimum = 0
	maximum = 460
Injected packet rate average = 0.00925359
	minimum = 0.00674826 (at node 7)
	maximum = 0.0107002 (at node 46)
Accepted packet rate average = 0.00925359
	minimum = 0.00674826 (at node 7)
	maximum = 0.0107002 (at node 46)
Injected flit rate average = 0.0159221
	minimum = 0.00698416 (at node 7)
	maximum = 0.0258671 (at node 42)
Accepted flit rate average= 0.0159221
	minimum = 0.010568 (at node 39)
	maximum = 0.0232305 (at node 24)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9749 (15 samples)
	minimum = 6 (15 samples)
	maximum = 381.333 (15 samples)
Network latency average = 21.9229 (15 samples)
	minimum = 6 (15 samples)
	maximum = 272.333 (15 samples)
Flit latency average = 23.0912 (15 samples)
	minimum = 6 (15 samples)
	maximum = 271.6 (15 samples)
Fragmentation average = 0.00645073 (15 samples)
	minimum = 0 (15 samples)
	maximum = 87.0667 (15 samples)
Injected packet rate average = 0.0142425 (15 samples)
	minimum = 0.0104085 (15 samples)
	maximum = 0.0418918 (15 samples)
Accepted packet rate average = 0.0142425 (15 samples)
	minimum = 0.0104085 (15 samples)
	maximum = 0.0418918 (15 samples)
Injected flit rate average = 0.0222198 (15 samples)
	minimum = 0.0133203 (15 samples)
	maximum = 0.0561137 (15 samples)
Accepted flit rate average = 0.0222198 (15 samples)
	minimum = 0.0161537 (15 samples)
	maximum = 0.0777916 (15 samples)
Injected packet size average = 1.56011 (15 samples)
Accepted packet size average = 1.56011 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 3 sec (6063 sec)
gpgpu_simulation_rate = 4233 (inst/sec)
gpgpu_simulation_rate = 1105 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 37715
gpu_sim_insn = 1122762
gpu_ipc =      29.7696
gpu_tot_sim_cycle = 6959776
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       3.8490
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 620543
gpu_stall_icnt2sh    = 1957960
partiton_reqs_in_parallel = 829730
partiton_reqs_in_parallel_total    = 72631119
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5551
partiton_reqs_in_parallel_util = 829730
partiton_reqs_in_parallel_util_total    = 72631119
gpu_sim_cycle_parition_util = 37715
gpu_tot_sim_cycle_parition_util    = 3328783
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8211
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      12.2743 GB/Sec
L2_BW_total  =      15.9655 GB/Sec
gpu_total_sim_rate=4371

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1588, 1886, 1267, 1759, 1496, 1506, 1449, 1714, 1475, 1532, 1673, 1464, 1744, 1333, 1488, 1611, 1320, 1591, 1328, 1725, 1393, 1543, 1209, 1301, 1093, 1236, 1313, 1139, 1109, 1194, 1519, 1354, 1434, 1477, 1008, 1594, 1152, 1578, 1487, 1490, 1360, 1198, 1342, 1274, 1328, 1283, 1486, 1419, 1122, 1247, 1257, 1304, 1265, 1202, 1355, 1273, 962, 1089, 1362, 1090, 1555, 1141, 1381, 1342, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2776975
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2739789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32300
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2900458	W0_Idle:78991234	W0_Scoreboard:80447784	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1727 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 6959775 
mrq_lat_table:16093 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	929872 	196025 	7291 	4849 	2649 	2881 	6751 	7650 	4917 	5032 	3833 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	457526 	53327 	252527 	155831 	94045 	105540 	12178 	4276 	3147 	2520 	2982 	6630 	7640 	4878 	5032 	3833 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	303856 	228757 	307013 	35443 	2478 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	255422 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3465 	112 	79 	46 	72 	161 	297 	298 	136 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.612245  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.370370  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.511628  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.491228  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.152174 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.687500  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22091/8642 = 2.556237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       128 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:     105681     90765    102626    100366     76398     89330    102033    107032     99428     83341     64010     75234     84340     83561     73809     82173
dram[1]:     117060    105735     94216     97478     84364     74069    106378    106483     86687     81615     80990     82827     87865     79898     72799     86121
dram[2]:     106603    120308     98088     91762     91365     87885    112803    114572     97480     96371     69394     82927     87795     89000     73951     81633
dram[3]:     105994    116017    102758     87703     78649     80503    112438    114028     92010    106505     81696     74662     94191     95773     91906     82215
dram[4]:     113447    113530     95425    101402     81696     85342    126041    119193     75905     90795     70663     82958     85701     80507     83035     72198
dram[5]:     104454    108145     91887     92994     90318     91800    114212    109115     96779     77272     80273     79420    103905     86624     74223     79088
dram[6]:     107749     98319     82614     91486     95576     88868    128805    112461     75915     92718     75132     73168     76145     85582     80666     81895
dram[7]:      94847    101766     89569    106503     77659     78314    104742    120218     83168     75044     93925     81754     86351     82559     75847     74374
dram[8]:      98599    113248     88763     84356     86861     79198    123227    119282     85695     88767     87280     86227     90664     91464     76056     84426
dram[9]:      99243    102109     94989     82489     80764     90824    118298    117094     87199     83307     82412     86494     89971     76614     83913     83817
dram[10]:     103375    103683    111360     92204     74619     85005    114343    111861     85893     84093     80802     91071    101865     82776     72844     82355
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202971    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    200411    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202969    202969    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    200362    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    200389    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243650 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002386
n_activity=40175 dram_eff=0.3714
bk0: 516a 6247875i bk1: 512a 6247750i bk2: 508a 6248488i bk3: 508a 6248691i bk4: 448a 6248302i bk5: 448a 6248201i bk6: 408a 6248594i bk7: 408a 6248513i bk8: 384a 6248922i bk9: 384a 6248804i bk10: 412a 6248281i bk11: 412a 6248097i bk12: 448a 6248988i bk13: 448a 6248958i bk14: 512a 6248339i bk15: 512a 6247774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0152843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243586 n_act=801 n_pre=785 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002385
n_activity=40843 dram_eff=0.3651
bk0: 512a 6247445i bk1: 512a 6247306i bk2: 508a 6248049i bk3: 508a 6248152i bk4: 448a 6248465i bk5: 448a 6248104i bk6: 408a 6248170i bk7: 408a 6248489i bk8: 384a 6248330i bk9: 384a 6247857i bk10: 412a 6247924i bk11: 412a 6247688i bk12: 448a 6247763i bk13: 448a 6248137i bk14: 512a 6247837i bk15: 512a 6247197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0201165
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243596 n_act=796 n_pre=780 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002385
n_activity=40979 dram_eff=0.3639
bk0: 512a 6247811i bk1: 512a 6247914i bk2: 508a 6248436i bk3: 508a 6248538i bk4: 448a 6248842i bk5: 448a 6248521i bk6: 408a 6248563i bk7: 408a 6248641i bk8: 384a 6249053i bk9: 384a 6248702i bk10: 412a 6248476i bk11: 412a 6247989i bk12: 448a 6248786i bk13: 448a 6248376i bk14: 512a 6248107i bk15: 512a 6248089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243644 n_act=772 n_pre=756 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002385
n_activity=41507 dram_eff=0.3593
bk0: 512a 6247955i bk1: 512a 6247639i bk2: 508a 6247539i bk3: 508a 6247549i bk4: 448a 6248127i bk5: 448a 6247858i bk6: 408a 6248389i bk7: 408a 6248387i bk8: 384a 6248520i bk9: 384a 6249016i bk10: 412a 6248806i bk11: 412a 6248067i bk12: 448a 6248239i bk13: 448a 6248670i bk14: 512a 6248130i bk15: 512a 6247996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0217862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243573 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002388
n_activity=41107 dram_eff=0.3632
bk0: 512a 6247981i bk1: 512a 6247719i bk2: 508a 6247884i bk3: 508a 6247827i bk4: 448a 6248221i bk5: 448a 6247949i bk6: 408a 6248150i bk7: 408a 6248383i bk8: 384a 6248392i bk9: 384a 6248340i bk10: 412a 6248284i bk11: 412a 6248195i bk12: 448a 6248244i bk13: 448a 6248003i bk14: 516a 6247985i bk15: 516a 6247796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.019892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243544 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002387
n_activity=42761 dram_eff=0.3491
bk0: 512a 6247891i bk1: 512a 6247791i bk2: 508a 6247867i bk3: 508a 6247947i bk4: 448a 6248404i bk5: 448a 6248302i bk6: 408a 6248999i bk7: 408a 6248752i bk8: 384a 6249444i bk9: 384a 6248747i bk10: 412a 6249060i bk11: 412a 6248646i bk12: 448a 6249132i bk13: 448a 6248577i bk14: 516a 6248097i bk15: 516a 6248180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.013899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243636 n_act=777 n_pre=761 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002384
n_activity=41523 dram_eff=0.359
bk0: 512a 6248288i bk1: 512a 6247922i bk2: 504a 6248121i bk3: 504a 6247967i bk4: 448a 6248471i bk5: 448a 6248314i bk6: 408a 6248695i bk7: 408a 6248487i bk8: 384a 6249134i bk9: 384a 6248744i bk10: 412a 6249064i bk11: 412a 6248917i bk12: 448a 6248942i bk13: 448a 6248961i bk14: 516a 6248615i bk15: 516a 6248113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243661 n_act=769 n_pre=753 n_req=2003 n_rd=7256 n_write=189 bw_util=0.002381
n_activity=41095 dram_eff=0.3623
bk0: 512a 6248359i bk1: 512a 6248241i bk2: 504a 6249530i bk3: 504a 6248432i bk4: 448a 6248597i bk5: 448a 6248670i bk6: 408a 6248942i bk7: 408a 6248651i bk8: 384a 6249206i bk9: 384a 6248596i bk10: 412a 6249243i bk11: 412a 6249196i bk12: 448a 6248746i bk13: 448a 6248847i bk14: 512a 6248753i bk15: 512a 6248560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0129928
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243643 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002387
n_activity=40726 dram_eff=0.3665
bk0: 512a 6248174i bk1: 512a 6248113i bk2: 504a 6247830i bk3: 504a 6248732i bk4: 448a 6248816i bk5: 448a 6248351i bk6: 408a 6249255i bk7: 408a 6249027i bk8: 384a 6249222i bk9: 384a 6249022i bk10: 416a 6249207i bk11: 416a 6248526i bk12: 452a 6248689i bk13: 448a 6248616i bk14: 512a 6248443i bk15: 512a 6248023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0138543
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243643 n_act=774 n_pre=758 n_req=2011 n_rd=7256 n_write=197 bw_util=0.002384
n_activity=40237 dram_eff=0.3705
bk0: 512a 6248247i bk1: 512a 6248109i bk2: 504a 6248624i bk3: 504a 6247952i bk4: 448a 6249016i bk5: 448a 6248889i bk6: 404a 6248625i bk7: 404a 6248729i bk8: 384a 6249000i bk9: 384a 6248906i bk10: 416a 6248893i bk11: 416a 6248911i bk12: 448a 6248622i bk13: 448a 6249291i bk14: 512a 6248645i bk15: 512a 6248547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.011021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6252628 n_nop=6243603 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002382
n_activity=41490 dram_eff=0.359
bk0: 512a 6248443i bk1: 512a 6248056i bk2: 504a 6248569i bk3: 504a 6248490i bk4: 448a 6248955i bk5: 448a 6248802i bk6: 404a 6248891i bk7: 404a 6248797i bk8: 384a 6249259i bk9: 384a 6249400i bk10: 416a 6248971i bk11: 416a 6248594i bk12: 448a 6248648i bk13: 448a 6248722i bk14: 512a 6248086i bk15: 512a 6248289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0118499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52314, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62293, Miss = 909, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3510
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292442
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.6996
	minimum = 6
	maximum = 500
Network latency average = 28.2611
	minimum = 6
	maximum = 337
Slowest packet = 2337425
Flit latency average = 32.9881
	minimum = 6
	maximum = 336
Slowest flit = 4024526
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259002
	minimum = 0.00175001 (at node 17)
	maximum = 0.0120115 (at node 44)
Accepted packet rate average = 0.00259002
	minimum = 0.00175001 (at node 17)
	maximum = 0.0120115 (at node 44)
Injected flit rate average = 0.00388503
	minimum = 0.00265154 (at node 17)
	maximum = 0.0132312 (at node 44)
Accepted flit rate average= 0.00388503
	minimum = 0.0025985 (at node 17)
	maximum = 0.0228032 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.7702 (16 samples)
	minimum = 6 (16 samples)
	maximum = 388.75 (16 samples)
Network latency average = 22.319 (16 samples)
	minimum = 6 (16 samples)
	maximum = 276.375 (16 samples)
Flit latency average = 23.7098 (16 samples)
	minimum = 6 (16 samples)
	maximum = 275.625 (16 samples)
Fragmentation average = 0.00604756 (16 samples)
	minimum = 0 (16 samples)
	maximum = 81.625 (16 samples)
Injected packet rate average = 0.0135142 (16 samples)
	minimum = 0.00986738 (16 samples)
	maximum = 0.0400242 (16 samples)
Accepted packet rate average = 0.0135142 (16 samples)
	minimum = 0.00986738 (16 samples)
	maximum = 0.0400242 (16 samples)
Injected flit rate average = 0.0210738 (16 samples)
	minimum = 0.0126535 (16 samples)
	maximum = 0.0534335 (16 samples)
Accepted flit rate average = 0.0210738 (16 samples)
	minimum = 0.0153065 (16 samples)
	maximum = 0.0743548 (16 samples)
Injected packet size average = 1.55939 (16 samples)
Accepted packet size average = 1.55939 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 8 sec (6128 sec)
gpgpu_simulation_rate = 4371 (inst/sec)
gpgpu_simulation_rate = 1135 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 342879
gpu_sim_insn = 1288129
gpu_ipc =       3.7568
gpu_tot_sim_cycle = 7529877
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       3.7287
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 620543
gpu_stall_icnt2sh    = 1957960
partiton_reqs_in_parallel = 7543338
partiton_reqs_in_parallel_total    = 73460849
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7577
partiton_reqs_in_parallel_util = 7543338
partiton_reqs_in_parallel_util_total    = 73460849
gpu_sim_cycle_parition_util = 342879
gpu_tot_sim_cycle_parition_util    = 3366498
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8377
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       2.4246 GB/Sec
L2_BW_total  =      14.8671 GB/Sec
gpu_total_sim_rate=4218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251917
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1674, 1932, 1383, 1875, 1542, 1637, 1595, 1815, 1576, 1693, 1719, 1510, 1845, 1464, 1574, 1823, 1343, 1614, 1351, 1748, 1471, 1566, 1232, 1409, 1186, 1259, 1336, 1162, 1172, 1217, 1542, 1461, 1457, 1500, 1031, 1617, 1230, 1671, 1595, 1553, 1383, 1351, 1365, 1297, 1351, 1306, 1509, 1442, 1185, 1325, 1280, 1327, 1288, 1295, 1378, 1296, 1040, 1112, 1385, 1113, 1578, 1234, 1474, 1365, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2777664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2740478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32300
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2907013	W0_Idle:86241342	W0_Scoreboard:90105785	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1738 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 7467966 
mrq_lat_table:16093 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	938219 	196025 	7291 	4849 	2661 	2903 	6790 	7720 	5045 	5126 	3892 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	463700 	53371 	252527 	155831 	96174 	105540 	12178 	4276 	3147 	2532 	3004 	6669 	7710 	5006 	5126 	3892 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	311701 	228960 	307013 	35443 	2478 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	256145 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3679 	112 	80 	47 	77 	165 	313 	328 	182 	52 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.612245  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.370370  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.511628  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.491228  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.152174 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.687500  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22091/8642 = 2.556237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       128 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:     107546     90812    103257    104039     78430     89735    103060    109238    100802     86059     64067     75283     86474     84917     74731     82621
dram[1]:     117717    105891     95391     99074     85028     74589    106545    107506     86739     81650     81963     85182     90033     79989     74673     87333
dram[2]:     109194    123075     98921     93719     93496     89580    113832    114728     98178     96931     69454     84561     88483     93394     76703     83000
dram[3]:     106972    117098    103887     88128     82173     80921    115178    115205     92059    106547     83695     76640     94598     99193     94053     84753
dram[4]:     115073    114605     95474    101871     84781     87533    130274    121254     76840     92628     72011     83591     86539     81949     83932     73673
dram[5]:     105802    108389     92720     93804     91221     93232    114370    111157     98957     78487     80326     80435    104414     87566     76344     81991
dram[6]:     111555     99154     84029     91778     95643     93583    128979    113948     75946     96893     75184     73226     77195     85664     82912     82451
dram[7]:      97029    102122     90790    110950     80186     80299    105947    122674     84736     75072     95517     82965     87630     85191     77403     74393
dram[8]:      99101    115931     88979     85771     88662     79857    123401    120353     85736     90150     89295     87222     91773     92989     77612     85809
dram[9]:      99669    102381     95365     83149     80916     91606    122126    117246     87235     86637     83424     86862     90995     76705     84863     83852
dram[10]:     104554    106150    112437     93003     75138     85103    115779    115480     87278     84935     82057     92062    101934     84674     73988     83648
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202971    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    200411    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202969    202969    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    200362    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    200389    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880325 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002166
n_activity=40175 dram_eff=0.3714
bk0: 516a 6884550i bk1: 512a 6884425i bk2: 508a 6885163i bk3: 508a 6885366i bk4: 448a 6884977i bk5: 448a 6884876i bk6: 408a 6885269i bk7: 408a 6885188i bk8: 384a 6885597i bk9: 384a 6885479i bk10: 412a 6884956i bk11: 412a 6884772i bk12: 448a 6885663i bk13: 448a 6885633i bk14: 512a 6885014i bk15: 512a 6884449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0138718
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880261 n_act=801 n_pre=785 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002165
n_activity=40843 dram_eff=0.3651
bk0: 512a 6884120i bk1: 512a 6883981i bk2: 508a 6884724i bk3: 508a 6884827i bk4: 448a 6885140i bk5: 448a 6884779i bk6: 408a 6884845i bk7: 408a 6885164i bk8: 384a 6885005i bk9: 384a 6884532i bk10: 412a 6884599i bk11: 412a 6884363i bk12: 448a 6884438i bk13: 448a 6884812i bk14: 512a 6884512i bk15: 512a 6883872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880271 n_act=796 n_pre=780 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002165
n_activity=40979 dram_eff=0.3639
bk0: 512a 6884486i bk1: 512a 6884589i bk2: 508a 6885111i bk3: 508a 6885213i bk4: 448a 6885517i bk5: 448a 6885196i bk6: 408a 6885238i bk7: 408a 6885316i bk8: 384a 6885728i bk9: 384a 6885377i bk10: 412a 6885151i bk11: 412a 6884664i bk12: 448a 6885461i bk13: 448a 6885051i bk14: 512a 6884782i bk15: 512a 6884764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0152068
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880319 n_act=772 n_pre=756 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002165
n_activity=41507 dram_eff=0.3593
bk0: 512a 6884630i bk1: 512a 6884314i bk2: 508a 6884214i bk3: 508a 6884224i bk4: 448a 6884802i bk5: 448a 6884533i bk6: 408a 6885064i bk7: 408a 6885062i bk8: 384a 6885195i bk9: 384a 6885691i bk10: 412a 6885481i bk11: 412a 6884742i bk12: 448a 6884914i bk13: 448a 6885345i bk14: 512a 6884805i bk15: 512a 6884671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0197728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880248 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002167
n_activity=41107 dram_eff=0.3632
bk0: 512a 6884656i bk1: 512a 6884394i bk2: 508a 6884559i bk3: 508a 6884502i bk4: 448a 6884896i bk5: 448a 6884624i bk6: 408a 6884825i bk7: 408a 6885058i bk8: 384a 6885067i bk9: 384a 6885015i bk10: 412a 6884959i bk11: 412a 6884870i bk12: 448a 6884919i bk13: 448a 6884678i bk14: 516a 6884660i bk15: 516a 6884471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180536
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880219 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002167
n_activity=42761 dram_eff=0.3491
bk0: 512a 6884566i bk1: 512a 6884466i bk2: 508a 6884542i bk3: 508a 6884622i bk4: 448a 6885079i bk5: 448a 6884977i bk6: 408a 6885674i bk7: 408a 6885427i bk8: 384a 6886119i bk9: 384a 6885422i bk10: 412a 6885735i bk11: 412a 6885321i bk12: 448a 6885807i bk13: 448a 6885252i bk14: 516a 6884772i bk15: 516a 6884855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0126145
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880311 n_act=777 n_pre=761 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002164
n_activity=41523 dram_eff=0.359
bk0: 512a 6884963i bk1: 512a 6884597i bk2: 504a 6884796i bk3: 504a 6884642i bk4: 448a 6885146i bk5: 448a 6884989i bk6: 408a 6885370i bk7: 408a 6885162i bk8: 384a 6885809i bk9: 384a 6885419i bk10: 412a 6885739i bk11: 412a 6885592i bk12: 448a 6885617i bk13: 448a 6885636i bk14: 516a 6885290i bk15: 516a 6884788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880336 n_act=769 n_pre=753 n_req=2003 n_rd=7256 n_write=189 bw_util=0.002161
n_activity=41095 dram_eff=0.3623
bk0: 512a 6885034i bk1: 512a 6884916i bk2: 504a 6886205i bk3: 504a 6885107i bk4: 448a 6885272i bk5: 448a 6885345i bk6: 408a 6885617i bk7: 408a 6885326i bk8: 384a 6885881i bk9: 384a 6885271i bk10: 412a 6885918i bk11: 412a 6885871i bk12: 448a 6885421i bk13: 448a 6885522i bk14: 512a 6885428i bk15: 512a 6885235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.011792
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880318 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002167
n_activity=40726 dram_eff=0.3665
bk0: 512a 6884849i bk1: 512a 6884788i bk2: 504a 6884505i bk3: 504a 6885407i bk4: 448a 6885491i bk5: 448a 6885026i bk6: 408a 6885930i bk7: 408a 6885702i bk8: 384a 6885897i bk9: 384a 6885697i bk10: 416a 6885882i bk11: 416a 6885201i bk12: 452a 6885364i bk13: 448a 6885291i bk14: 512a 6885118i bk15: 512a 6884698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.012574
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880318 n_act=774 n_pre=758 n_req=2011 n_rd=7256 n_write=197 bw_util=0.002164
n_activity=40237 dram_eff=0.3705
bk0: 512a 6884922i bk1: 512a 6884784i bk2: 504a 6885299i bk3: 504a 6884627i bk4: 448a 6885691i bk5: 448a 6885564i bk6: 404a 6885300i bk7: 404a 6885404i bk8: 384a 6885675i bk9: 384a 6885581i bk10: 416a 6885568i bk11: 416a 6885586i bk12: 448a 6885297i bk13: 448a 6885966i bk14: 512a 6885320i bk15: 512a 6885222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0100025
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6889303 n_nop=6880278 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002162
n_activity=41490 dram_eff=0.359
bk0: 512a 6885118i bk1: 512a 6884731i bk2: 504a 6885244i bk3: 504a 6885165i bk4: 448a 6885630i bk5: 448a 6885477i bk6: 404a 6885566i bk7: 404a 6885472i bk8: 384a 6885934i bk9: 384a 6886075i bk10: 416a 6885646i bk11: 416a 6885269i bk12: 448a 6885323i bk13: 448a 6885397i bk14: 512a 6884761i bk15: 512a 6884964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0107548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52702, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62683, Miss = 909, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3510
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.24513
	minimum = 6
	maximum = 29
Network latency average = 7.23874
	minimum = 6
	maximum = 26
Slowest packet = 2344677
Flit latency average = 6.79169
	minimum = 6
	maximum = 26
Slowest flit = 4038122
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000511611
	minimum = 0.000328105 (at node 5)
	maximum = 0.000659127 (at node 42)
Accepted packet rate average = 0.000511611
	minimum = 0.000328105 (at node 5)
	maximum = 0.000659127 (at node 42)
Injected flit rate average = 0.000780103
	minimum = 0.000352895 (at node 5)
	maximum = 0.00128763 (at node 42)
Accepted flit rate average= 0.000780103
	minimum = 0.000571632 (at node 46)
	maximum = 0.00121763 (at node 20)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0335 (17 samples)
	minimum = 6 (17 samples)
	maximum = 367.588 (17 samples)
Network latency average = 21.432 (17 samples)
	minimum = 6 (17 samples)
	maximum = 261.647 (17 samples)
Flit latency average = 22.7146 (17 samples)
	minimum = 6 (17 samples)
	maximum = 260.941 (17 samples)
Fragmentation average = 0.00569182 (17 samples)
	minimum = 0 (17 samples)
	maximum = 76.8235 (17 samples)
Injected packet rate average = 0.0127493 (17 samples)
	minimum = 0.00930625 (17 samples)
	maximum = 0.0377086 (17 samples)
Accepted packet rate average = 0.0127493 (17 samples)
	minimum = 0.00930625 (17 samples)
	maximum = 0.0377086 (17 samples)
Injected flit rate average = 0.0198801 (17 samples)
	minimum = 0.0119299 (17 samples)
	maximum = 0.0503661 (17 samples)
Accepted flit rate average = 0.0198801 (17 samples)
	minimum = 0.0144398 (17 samples)
	maximum = 0.0700526 (17 samples)
Injected packet size average = 1.5593 (17 samples)
Accepted packet size average = 1.5593 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 55 sec (6655 sec)
gpgpu_simulation_rate = 4218 (inst/sec)
gpgpu_simulation_rate = 1131 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1098
gpu_sim_insn = 1114172
gpu_ipc =    1014.7286
gpu_tot_sim_cycle = 7753125
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       3.7650
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 620543
gpu_stall_icnt2sh    = 1957964
partiton_reqs_in_parallel = 24156
partiton_reqs_in_parallel_total    = 81004187
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4511
partiton_reqs_in_parallel_util = 24156
partiton_reqs_in_parallel_util_total    = 81004187
gpu_sim_cycle_parition_util = 1098
gpu_tot_sim_cycle_parition_util    = 3709377
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8377
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.8638 GB/Sec
L2_BW_total  =      14.4643 GB/Sec
gpu_total_sim_rate=4381

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1716, 1974, 1425, 1917, 1584, 1679, 1637, 1857, 1618, 1735, 1761, 1552, 1887, 1506, 1616, 1865, 1364, 1635, 1372, 1769, 1492, 1587, 1253, 1430, 1207, 1280, 1357, 1183, 1193, 1238, 1563, 1482, 1478, 1521, 1052, 1638, 1251, 1692, 1616, 1574, 1404, 1372, 1386, 1318, 1372, 1327, 1530, 1463, 1206, 1346, 1301, 1348, 1309, 1316, 1399, 1317, 1061, 1133, 1406, 1134, 1599, 1255, 1495, 1386, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2777664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2740478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32300
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2911312	W0_Idle:86245020	W0_Scoreboard:90117226	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1735 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 7753124 
mrq_lat_table:16093 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	940291 	196025 	7291 	4849 	2661 	2903 	6790 	7720 	5045 	5126 	3892 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	465732 	53409 	252527 	155831 	96176 	105540 	12178 	4276 	3147 	2532 	3004 	6669 	7710 	5006 	5126 	3892 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	313544 	229156 	307022 	35443 	2478 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	256169 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3682 	112 	80 	47 	77 	165 	313 	328 	182 	52 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.612245  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.370370  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.511628  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.491228  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.152174 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.687500  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22091/8642 = 2.556237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       128 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:     107546     90812    103257    104039     78430     89735    103060    109238    100881     86136     64110     75326     86474     84917     74731     82621
dram[1]:     117717    105891     95391     99074     85028     74589    106545    107506     86815     81728     82007     85226     90033     79989     74673     87333
dram[2]:     109194    123075     98921     93719     93496     89580    113833    114730     98255     97006     69496     84605     88483     93394     76703     83000
dram[3]:     106972    117098    103887     88128     82173     80921    115178    115205     92135    106623     83738     76683     94599     99193     94053     84753
dram[4]:     115073    114605     95474    101871     84781     87533    130274    121254     76916     92705     72054     83634     86540     81950     83932     73673
dram[5]:     105802    108389     92720     93804     91221     93232    114370    111157     99041     78571     80369     80478    104414     87566     76344     81991
dram[6]:     111555     99154     84029     91778     95643     93583    128979    113948     76029     96975     75227     73269     77195     85664     82912     82451
dram[7]:      97029    102122     90790    110950     80186     80301    105947    122674     84818     75154     95559     83008     87630     85191     77403     74393
dram[8]:      99101    115931     88979     85771     88662     79857    123402    120353     85818     90232     89334     87261     91779     92989     77612     85809
dram[9]:      99669    102381     95365     83149     80916     91606    122127    117247     87316     86719     83461     86899     90995     76705     84863     83852
dram[10]:     104554    106150    112437     93003     75138     85103    115779    115480     87361     85019     82095     92100    101934     84674     73988     83648
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202971    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    200411    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202969    202969    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    200362    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    200389    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882362 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002165
n_activity=40175 dram_eff=0.3714
bk0: 516a 6886587i bk1: 512a 6886462i bk2: 508a 6887200i bk3: 508a 6887403i bk4: 448a 6887014i bk5: 448a 6886913i bk6: 408a 6887306i bk7: 408a 6887225i bk8: 384a 6887634i bk9: 384a 6887516i bk10: 412a 6886993i bk11: 412a 6886809i bk12: 448a 6887700i bk13: 448a 6887670i bk14: 512a 6887051i bk15: 512a 6886486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0138677
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882298 n_act=801 n_pre=785 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002164
n_activity=40843 dram_eff=0.3651
bk0: 512a 6886157i bk1: 512a 6886018i bk2: 508a 6886761i bk3: 508a 6886864i bk4: 448a 6887177i bk5: 448a 6886816i bk6: 408a 6886882i bk7: 408a 6887201i bk8: 384a 6887042i bk9: 384a 6886569i bk10: 412a 6886636i bk11: 412a 6886400i bk12: 448a 6886475i bk13: 448a 6886849i bk14: 512a 6886549i bk15: 512a 6885909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.018252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882308 n_act=796 n_pre=780 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002164
n_activity=40979 dram_eff=0.3639
bk0: 512a 6886523i bk1: 512a 6886626i bk2: 508a 6887148i bk3: 508a 6887250i bk4: 448a 6887554i bk5: 448a 6887233i bk6: 408a 6887275i bk7: 408a 6887353i bk8: 384a 6887765i bk9: 384a 6887414i bk10: 412a 6887188i bk11: 412a 6886701i bk12: 448a 6887498i bk13: 448a 6887088i bk14: 512a 6886819i bk15: 512a 6886801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0152023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882356 n_act=772 n_pre=756 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002164
n_activity=41507 dram_eff=0.3593
bk0: 512a 6886667i bk1: 512a 6886351i bk2: 508a 6886251i bk3: 508a 6886261i bk4: 448a 6886839i bk5: 448a 6886570i bk6: 408a 6887101i bk7: 408a 6887099i bk8: 384a 6887232i bk9: 384a 6887728i bk10: 412a 6887518i bk11: 412a 6886779i bk12: 448a 6886951i bk13: 448a 6887382i bk14: 512a 6886842i bk15: 512a 6886708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.019767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882285 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002166
n_activity=41107 dram_eff=0.3632
bk0: 512a 6886693i bk1: 512a 6886431i bk2: 508a 6886596i bk3: 508a 6886539i bk4: 448a 6886933i bk5: 448a 6886661i bk6: 408a 6886862i bk7: 408a 6887095i bk8: 384a 6887104i bk9: 384a 6887052i bk10: 412a 6886996i bk11: 412a 6886907i bk12: 448a 6886956i bk13: 448a 6886715i bk14: 516a 6886697i bk15: 516a 6886508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882256 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002166
n_activity=42761 dram_eff=0.3491
bk0: 512a 6886603i bk1: 512a 6886503i bk2: 508a 6886579i bk3: 508a 6886659i bk4: 448a 6887116i bk5: 448a 6887014i bk6: 408a 6887711i bk7: 408a 6887464i bk8: 384a 6888156i bk9: 384a 6887459i bk10: 412a 6887772i bk11: 412a 6887358i bk12: 448a 6887844i bk13: 448a 6887289i bk14: 516a 6886809i bk15: 516a 6886892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0126108
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882348 n_act=777 n_pre=761 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002163
n_activity=41523 dram_eff=0.359
bk0: 512a 6887000i bk1: 512a 6886634i bk2: 504a 6886833i bk3: 504a 6886679i bk4: 448a 6887183i bk5: 448a 6887026i bk6: 408a 6887407i bk7: 408a 6887199i bk8: 384a 6887846i bk9: 384a 6887456i bk10: 412a 6887776i bk11: 412a 6887629i bk12: 448a 6887654i bk13: 448a 6887673i bk14: 516a 6887327i bk15: 516a 6886825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.015017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882373 n_act=769 n_pre=753 n_req=2003 n_rd=7256 n_write=189 bw_util=0.002161
n_activity=41095 dram_eff=0.3623
bk0: 512a 6887071i bk1: 512a 6886953i bk2: 504a 6888242i bk3: 504a 6887144i bk4: 448a 6887309i bk5: 448a 6887382i bk6: 408a 6887654i bk7: 408a 6887363i bk8: 384a 6887918i bk9: 384a 6887308i bk10: 412a 6887955i bk11: 412a 6887908i bk12: 448a 6887458i bk13: 448a 6887559i bk14: 512a 6887465i bk15: 512a 6887272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0117886
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882355 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002166
n_activity=40726 dram_eff=0.3665
bk0: 512a 6886886i bk1: 512a 6886825i bk2: 504a 6886542i bk3: 504a 6887444i bk4: 448a 6887528i bk5: 448a 6887063i bk6: 408a 6887967i bk7: 408a 6887739i bk8: 384a 6887934i bk9: 384a 6887734i bk10: 416a 6887919i bk11: 416a 6887238i bk12: 452a 6887401i bk13: 448a 6887328i bk14: 512a 6887155i bk15: 512a 6886735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0125703
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882355 n_act=774 n_pre=758 n_req=2011 n_rd=7256 n_write=197 bw_util=0.002163
n_activity=40237 dram_eff=0.3705
bk0: 512a 6886959i bk1: 512a 6886821i bk2: 504a 6887336i bk3: 504a 6886664i bk4: 448a 6887728i bk5: 448a 6887601i bk6: 404a 6887337i bk7: 404a 6887441i bk8: 384a 6887712i bk9: 384a 6887618i bk10: 416a 6887605i bk11: 416a 6887623i bk12: 448a 6887334i bk13: 448a 6888003i bk14: 512a 6887357i bk15: 512a 6887259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00999951
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6891340 n_nop=6882315 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002161
n_activity=41490 dram_eff=0.359
bk0: 512a 6887155i bk1: 512a 6886768i bk2: 504a 6887281i bk3: 504a 6887202i bk4: 448a 6887667i bk5: 448a 6887514i bk6: 404a 6887603i bk7: 404a 6887509i bk8: 384a 6887971i bk9: 384a 6888112i bk10: 416a 6887683i bk11: 416a 6887306i bk12: 448a 6887360i bk13: 448a 6887434i bk14: 512a 6886798i bk15: 512a 6887001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0107516

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52795, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62783, Miss = 909, Miss_rate = 0.014, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3510
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.08229
	minimum = 6
	maximum = 40
Network latency average = 8.00338
	minimum = 6
	maximum = 29
Slowest packet = 2362288
Flit latency average = 7.72796
	minimum = 6
	maximum = 28
Slowest flit = 4063201
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0377758
	minimum = 0.0291705 (at node 5)
	maximum = 0.0455789 (at node 44)
Accepted packet rate average = 0.0377758
	minimum = 0.0291705 (at node 5)
	maximum = 0.0455789 (at node 44)
Injected flit rate average = 0.0566636
	minimum = 0.0291705 (at node 5)
	maximum = 0.0879672 (at node 38)
Accepted flit rate average= 0.0566636
	minimum = 0.0419325 (at node 29)
	maximum = 0.0765725 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5362 (18 samples)
	minimum = 6 (18 samples)
	maximum = 349.389 (18 samples)
Network latency average = 20.6859 (18 samples)
	minimum = 6 (18 samples)
	maximum = 248.722 (18 samples)
Flit latency average = 21.882 (18 samples)
	minimum = 6 (18 samples)
	maximum = 248 (18 samples)
Fragmentation average = 0.00537561 (18 samples)
	minimum = 0 (18 samples)
	maximum = 72.5556 (18 samples)
Injected packet rate average = 0.0141397 (18 samples)
	minimum = 0.0104098 (18 samples)
	maximum = 0.0381459 (18 samples)
Accepted packet rate average = 0.0141397 (18 samples)
	minimum = 0.0104098 (18 samples)
	maximum = 0.0381459 (18 samples)
Injected flit rate average = 0.0219236 (18 samples)
	minimum = 0.0128877 (18 samples)
	maximum = 0.0524551 (18 samples)
Accepted flit rate average = 0.0219236 (18 samples)
	minimum = 0.0159671 (18 samples)
	maximum = 0.0704148 (18 samples)
Injected packet size average = 1.5505 (18 samples)
Accepted packet size average = 1.5505 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 2 sec (6662 sec)
gpgpu_simulation_rate = 4381 (inst/sec)
gpgpu_simulation_rate = 1163 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 3882
gpu_sim_insn = 1245371
gpu_ipc =     320.8065
gpu_tot_sim_cycle = 7984229
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       3.8120
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 620543
gpu_stall_icnt2sh    = 1957964
partiton_reqs_in_parallel = 85404
partiton_reqs_in_parallel_total    = 81028343
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1592
partiton_reqs_in_parallel_util = 85404
partiton_reqs_in_parallel_util_total    = 81028343
gpu_sim_cycle_parition_util = 3882
gpu_tot_sim_cycle_parition_util    = 3710475
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8379
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      50.7859 GB/Sec
L2_BW_total  =      14.0704 GB/Sec
gpu_total_sim_rate=4561

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1739, 1997, 1448, 1940, 1607, 1702, 1660, 1880, 1641, 1758, 1784, 1575, 1910, 1529, 1639, 1888, 1387, 1658, 1395, 1792, 1515, 1610, 1276, 1453, 1230, 1303, 1380, 1206, 1216, 1261, 1586, 1505, 1501, 1544, 1075, 1661, 1274, 1715, 1639, 1597, 1427, 1395, 1409, 1341, 1395, 1350, 1553, 1486, 1229, 1369, 1324, 1371, 1332, 1339, 1422, 1340, 1084, 1156, 1429, 1157, 1622, 1278, 1518, 1409, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2777664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2740478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32300
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2917308	W0_Idle:86339048	W0_Scoreboard:90133921	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1732 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 7981508 
mrq_lat_table:16093 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	942370 	196025 	7291 	4849 	2662 	2903 	6790 	7720 	5045 	5126 	3892 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	467263 	53412 	252527 	155831 	96721 	105540 	12178 	4276 	3147 	2533 	3004 	6669 	7710 	5006 	5126 	3892 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315563 	229211 	307022 	35443 	2478 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	256175 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3688 	112 	80 	47 	77 	165 	313 	328 	182 	52 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.612245  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.370370  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.511628  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.491228  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.152174 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.687500  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22091/8642 = 2.556237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       128 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:     107546     90812    103257    104039     78456     89760    103152    109331    100896     86150     64110     75326     86474     84917     74731     82621
dram[1]:     117717    105893     95391     99075     85057     74619    106636    107595     86828     81741     82007     85226     90033     79989     74673     87333
dram[2]:     109194    123075     98924     93719     93530     89613    113925    114822     98267     97017     69496     84605     88483     93395     76703     83000
dram[3]:     106972    117098    103887     88128     82205     80973    115271    115298     92145    106634     83738     76683     94601     99195     94053     84753
dram[4]:     115073    114605     95474    101871     84814     87561    130365    121347     76927     92716     72054     83634     86540     81950     83932     73673
dram[5]:     105802    108389     92724     93804     91251     93261    114462    111249     99047     78576     80369     80478    104414     87566     76344     81991
dram[6]:     111555     99154     84029     91778     95677     93614    129070    114039     76034     96980     75227     73269     77195     85665     82912     82453
dram[7]:      97029    102124     90790    110950     80222     80335    106038    122764     84824     75160     95559     83008     87630     85191     77403     74393
dram[8]:      99101    115931     88979     85771     88697     79890    123494    120444     85824     90237     89334     87261     91779     92989     77612     85809
dram[9]:      99669    102381     95365     83149     80947     91636    122225    117342     87321     86724     83461     86903     90995     76705     84863     83852
dram[10]:     104554    106150    112437     93003     75168     85132    115877    115576     87366     85025     82095     92100    101934     84675     73988     83648
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202971    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    200411    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202969    202969    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    200362    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    200389    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889569 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002163
n_activity=40175 dram_eff=0.3714
bk0: 516a 6893794i bk1: 512a 6893669i bk2: 508a 6894407i bk3: 508a 6894610i bk4: 448a 6894221i bk5: 448a 6894120i bk6: 408a 6894513i bk7: 408a 6894432i bk8: 384a 6894841i bk9: 384a 6894723i bk10: 412a 6894200i bk11: 412a 6894016i bk12: 448a 6894907i bk13: 448a 6894877i bk14: 512a 6894258i bk15: 512a 6893693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0138532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889505 n_act=801 n_pre=785 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002162
n_activity=40843 dram_eff=0.3651
bk0: 512a 6893364i bk1: 512a 6893225i bk2: 508a 6893968i bk3: 508a 6894071i bk4: 448a 6894384i bk5: 448a 6894023i bk6: 408a 6894089i bk7: 408a 6894408i bk8: 384a 6894249i bk9: 384a 6893776i bk10: 412a 6893843i bk11: 412a 6893607i bk12: 448a 6893682i bk13: 448a 6894056i bk14: 512a 6893756i bk15: 512a 6893116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.018233
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889515 n_act=796 n_pre=780 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002162
n_activity=40979 dram_eff=0.3639
bk0: 512a 6893730i bk1: 512a 6893833i bk2: 508a 6894355i bk3: 508a 6894457i bk4: 448a 6894761i bk5: 448a 6894440i bk6: 408a 6894482i bk7: 408a 6894560i bk8: 384a 6894972i bk9: 384a 6894621i bk10: 412a 6894395i bk11: 412a 6893908i bk12: 448a 6894705i bk13: 448a 6894295i bk14: 512a 6894026i bk15: 512a 6894008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0151864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889563 n_act=772 n_pre=756 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002162
n_activity=41507 dram_eff=0.3593
bk0: 512a 6893874i bk1: 512a 6893558i bk2: 508a 6893458i bk3: 508a 6893468i bk4: 448a 6894046i bk5: 448a 6893777i bk6: 408a 6894308i bk7: 408a 6894306i bk8: 384a 6894439i bk9: 384a 6894935i bk10: 412a 6894725i bk11: 412a 6893986i bk12: 448a 6894158i bk13: 448a 6894589i bk14: 512a 6894049i bk15: 512a 6893915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0197463
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889492 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002164
n_activity=41107 dram_eff=0.3632
bk0: 512a 6893900i bk1: 512a 6893638i bk2: 508a 6893803i bk3: 508a 6893746i bk4: 448a 6894140i bk5: 448a 6893868i bk6: 408a 6894069i bk7: 408a 6894302i bk8: 384a 6894311i bk9: 384a 6894259i bk10: 412a 6894203i bk11: 412a 6894114i bk12: 448a 6894163i bk13: 448a 6893922i bk14: 516a 6893904i bk15: 516a 6893715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889463 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002164
n_activity=42761 dram_eff=0.3491
bk0: 512a 6893810i bk1: 512a 6893710i bk2: 508a 6893786i bk3: 508a 6893866i bk4: 448a 6894323i bk5: 448a 6894221i bk6: 408a 6894918i bk7: 408a 6894671i bk8: 384a 6895363i bk9: 384a 6894666i bk10: 412a 6894979i bk11: 412a 6894565i bk12: 448a 6895051i bk13: 448a 6894496i bk14: 516a 6894016i bk15: 516a 6894099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0125976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889555 n_act=777 n_pre=761 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002161
n_activity=41523 dram_eff=0.359
bk0: 512a 6894207i bk1: 512a 6893841i bk2: 504a 6894040i bk3: 504a 6893886i bk4: 448a 6894390i bk5: 448a 6894233i bk6: 408a 6894614i bk7: 408a 6894406i bk8: 384a 6895053i bk9: 384a 6894663i bk10: 412a 6894983i bk11: 412a 6894836i bk12: 448a 6894861i bk13: 448a 6894880i bk14: 516a 6894534i bk15: 516a 6894032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150013
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889580 n_act=769 n_pre=753 n_req=2003 n_rd=7256 n_write=189 bw_util=0.002158
n_activity=41095 dram_eff=0.3623
bk0: 512a 6894278i bk1: 512a 6894160i bk2: 504a 6895449i bk3: 504a 6894351i bk4: 448a 6894516i bk5: 448a 6894589i bk6: 408a 6894861i bk7: 408a 6894570i bk8: 384a 6895125i bk9: 384a 6894515i bk10: 412a 6895162i bk11: 412a 6895115i bk12: 448a 6894665i bk13: 448a 6894766i bk14: 512a 6894672i bk15: 512a 6894479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0117762
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889562 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002164
n_activity=40726 dram_eff=0.3665
bk0: 512a 6894093i bk1: 512a 6894032i bk2: 504a 6893749i bk3: 504a 6894651i bk4: 448a 6894735i bk5: 448a 6894270i bk6: 408a 6895174i bk7: 408a 6894946i bk8: 384a 6895141i bk9: 384a 6894941i bk10: 416a 6895126i bk11: 416a 6894445i bk12: 452a 6894608i bk13: 448a 6894535i bk14: 512a 6894362i bk15: 512a 6893942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0125571
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889562 n_act=774 n_pre=758 n_req=2011 n_rd=7256 n_write=197 bw_util=0.002161
n_activity=40237 dram_eff=0.3705
bk0: 512a 6894166i bk1: 512a 6894028i bk2: 504a 6894543i bk3: 504a 6893871i bk4: 448a 6894935i bk5: 448a 6894808i bk6: 404a 6894544i bk7: 404a 6894648i bk8: 384a 6894919i bk9: 384a 6894825i bk10: 416a 6894812i bk11: 416a 6894830i bk12: 448a 6894541i bk13: 448a 6895210i bk14: 512a 6894564i bk15: 512a 6894466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00998906
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6898547 n_nop=6889522 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002159
n_activity=41490 dram_eff=0.359
bk0: 512a 6894362i bk1: 512a 6893975i bk2: 504a 6894488i bk3: 504a 6894409i bk4: 448a 6894874i bk5: 448a 6894721i bk6: 404a 6894810i bk7: 404a 6894716i bk8: 384a 6895178i bk9: 384a 6895319i bk10: 416a 6894890i bk11: 416a 6894513i bk12: 448a 6894567i bk13: 448a 6894641i bk14: 512a 6894005i bk15: 512a 6894208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0107404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52887, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62876, Miss = 909, Miss_rate = 0.014, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3510
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.24615
	minimum = 6
	maximum = 22
Network latency average = 7.24111
	minimum = 6
	maximum = 21
Slowest packet = 2367440
Flit latency average = 6.86202
	minimum = 6
	maximum = 20
Slowest flit = 4069691
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107189
	minimum = 0.0082453 (at node 0)
	maximum = 0.0128833 (at node 32)
Accepted packet rate average = 0.0107189
	minimum = 0.0082453 (at node 0)
	maximum = 0.0128833 (at node 32)
Injected flit rate average = 0.0160783
	minimum = 0.0082453 (at node 0)
	maximum = 0.0256377 (at node 32)
Accepted flit rate average= 0.0160783
	minimum = 0.0118526 (at node 28)
	maximum = 0.0222881 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1525 (19 samples)
	minimum = 6 (19 samples)
	maximum = 332.158 (19 samples)
Network latency average = 19.9783 (19 samples)
	minimum = 6 (19 samples)
	maximum = 236.737 (19 samples)
Flit latency average = 21.0915 (19 samples)
	minimum = 6 (19 samples)
	maximum = 236 (19 samples)
Fragmentation average = 0.00509268 (19 samples)
	minimum = 0 (19 samples)
	maximum = 68.7368 (19 samples)
Injected packet rate average = 0.0139597 (19 samples)
	minimum = 0.0102959 (19 samples)
	maximum = 0.0368163 (19 samples)
Accepted packet rate average = 0.0139597 (19 samples)
	minimum = 0.0102959 (19 samples)
	maximum = 0.0368163 (19 samples)
Injected flit rate average = 0.021616 (19 samples)
	minimum = 0.0126434 (19 samples)
	maximum = 0.0510436 (19 samples)
Accepted flit rate average = 0.021616 (19 samples)
	minimum = 0.0157506 (19 samples)
	maximum = 0.0678818 (19 samples)
Injected packet size average = 1.54846 (19 samples)
Accepted packet size average = 1.54846 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 12 sec (6672 sec)
gpgpu_simulation_rate = 4561 (inst/sec)
gpgpu_simulation_rate = 1196 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 973
gpu_sim_insn = 1114112
gpu_ipc =    1145.0277
gpu_tot_sim_cycle = 8207352
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       3.8441
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 620543
gpu_stall_icnt2sh    = 1957969
partiton_reqs_in_parallel = 21406
partiton_reqs_in_parallel_total    = 81113747
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.8857
partiton_reqs_in_parallel_util = 21406
partiton_reqs_in_parallel_util_total    = 81113747
gpu_sim_cycle_parition_util = 973
gpu_tot_sim_cycle_parition_util    = 3714357
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8379
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     199.5042 GB/Sec
L2_BW_total  =      13.7115 GB/Sec
gpu_total_sim_rate=4724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5506
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16484
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315539
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5506
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1760, 2018, 1469, 1961, 1628, 1723, 1681, 1901, 1662, 1779, 1805, 1596, 1931, 1550, 1660, 1909, 1408, 1679, 1416, 1813, 1536, 1631, 1297, 1474, 1251, 1324, 1401, 1227, 1237, 1282, 1607, 1526, 1522, 1565, 1096, 1682, 1295, 1736, 1660, 1618, 1448, 1416, 1430, 1362, 1416, 1371, 1574, 1507, 1250, 1390, 1345, 1392, 1353, 1360, 1443, 1361, 1105, 1177, 1450, 1178, 1643, 1299, 1539, 1430, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2777664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2740478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32300
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2921653	W0_Idle:86342191	W0_Scoreboard:90145377	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 736 
maxdqlatency = 0 
maxmflatency = 411390 
averagemflatency = 1731 
max_icnt2mem_latency = 411150 
max_icnt2sh_latency = 7981508 
mrq_lat_table:16093 	258 	356 	1363 	659 	745 	917 	1041 	579 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	944418 	196025 	7291 	4849 	2662 	2903 	6790 	7720 	5045 	5126 	3892 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	469190 	53533 	252527 	155831 	96721 	105540 	12178 	4276 	3147 	2533 	3004 	6669 	7710 	5006 	5126 	3892 	391 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	317247 	229560 	307037 	35443 	2478 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	38156 	256175 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3689 	112 	80 	48 	77 	165 	313 	328 	182 	52 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        12        16        12        20        13        16        16        16        16        11        14        11        10        16        14 
dram[1]:        12        14        14        22        13        16        16        15        17        16         9        12         9         9        14        12 
dram[2]:        14        16        18        16        12        10        16        16        16        18        14        12        12        14        10        13 
dram[3]:        14        11         9        11        10        23        16        16        17        16        13        13        10        10        17        12 
dram[4]:        12        12        12        10        17         9        16        16        17        16        12        12         8        11        18        22 
dram[5]:        10         9        18        14        12        10        16        16        16        16        12        10        11        10        11        14 
dram[6]:        12        10        12        12        12        20        16        16        16        16        11        10        12         8        12        12 
dram[7]:        11        14        18        10        12        10        16        16        16        16        10         9        10        10        16        22 
dram[8]:        18        10        12        14        19         9        16        16        16        16        15        11        10        10        16        11 
dram[9]:        12        11        13        12        10        14        16        16        17        16        12         9        10        19        20        20 
dram[10]:        11        16         8        12        18        20        16        16        16        16        11         9        18         9        13        18 
maximum service time to same row:
dram[0]:    190348    303598    205789    172156    329631    195357    205232    218021    111329    119304    201191    375463    259024    304977    209926    171922 
dram[1]:    231840    213531    253820    265812    314727    272317    243370    305094    166464    177138    250103    156972    445300    367502    296080    161714 
dram[2]:    391238    207593    237635    221424    239659    215501    153575    198037    130242    241971    153697    278593    419600    228868    218929    175269 
dram[3]:    302471    256648    161498    180523    344331    172798    193876    134916    242494    197426    259073    278928    273721    295384    117418    126170 
dram[4]:    192400    252879    290307    169533    298154    140862    296354    111502    192219    216216    426700    237127    284919    461280    198562    267813 
dram[5]:    243792    211238    222819    194928    119830    197888    150357    301615    206637    204293    166900    153697    261897    312406    236193    237053 
dram[6]:    226857    201315    372716    245927    172205    262939    169325    263629    111154    138060    232329    331033    467078    287930    258275    301272 
dram[7]:    291761    292523    208399    250081    229749    271840    227851    292114    179749    157918    295155    375317    282748    453316    290738    300554 
dram[8]:    302373    331292    375110    237049    203189    232042    158323    128995    216217    125039    256180    357625    471258    304982    302180    302861 
dram[9]:    254909    357514    303447    222583    201991    185178    294094    291274    210792    255290    265125    238870    279289    505104    174745    195932 
dram[10]:    226842    244873    292127    207255    237325    299068    218122    225234    114625    164112    298640    237251    239946    301393    390085    248885 
average row accesses per activate:
dram[0]:  2.788461  2.666667  2.648148  3.042553  2.433962  2.632653  2.400000  2.400000  2.086957  2.133333  2.522727  2.312500  2.804348  2.844445  3.295455  2.938776 
dram[1]:  2.938776  2.769231  2.600000  2.465517  2.600000  2.612245  2.297872  2.200000  2.309524  2.232558  2.466667  2.391304  2.415094  2.370370  2.823529  2.526316 
dram[2]:  2.571429  2.440678  2.600000  2.543860  2.612245  2.370370  2.400000  2.160000  2.042553  2.333333  2.800000  2.558140  3.047619  2.612245  2.618182  2.716981 
dram[3]:  3.063830  2.526316  2.200000  2.465517  2.612245  2.888889  2.511628  2.204082  2.552632  2.666667  2.391304  2.444444  2.931818  2.804348  2.843137  2.716981 
dram[4]:  2.823529  2.440678  2.553571  2.383333  2.632653  2.480769  2.270833  2.400000  2.365854  2.232558  2.200000  2.558140  2.723404  2.509804  2.826923  2.607143 
dram[5]:  2.571429  2.338710  2.600000  2.344262  2.327273  2.612245  2.160000  2.400000  2.232558  2.400000  2.265306  2.115385  2.744681  2.687500  2.654546  2.862745 
dram[6]:  2.716981  2.788461  2.553571  2.491228  2.509804  2.782609  2.571429  2.700000  2.181818  2.133333  2.340425  2.361702  2.976744  2.723404  2.735849  2.703704 
dram[7]:  3.063830  2.666667  2.679245  2.535714  2.560000  2.560000  2.511628  2.454545  2.086957  2.181818  2.200000  2.820513  2.600000  2.560000  3.063830  3.152174 
dram[8]:  2.880000  2.843137  2.406780  2.327869  2.529412  2.612245  2.634146  2.454545  2.461539  2.086957  2.642857  2.488889  2.812500  2.909091  2.938776  2.880000 
dram[9]:  2.921569  2.938776  2.491228  2.535714  2.804348  2.723404  2.163265  2.864865  2.309524  2.133333  2.434783  2.074074  2.687500  2.673469  2.880000  3.000000 
dram[10]:  2.716981  2.880000  2.366667  2.553571  2.560000  2.909091  2.120000  2.465116  2.086957  2.042553  2.196079  2.113208  2.782609  2.866667  2.788461  2.862745 
average row locality = 22091/8642 = 2.556237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[1]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[2]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[3]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       128       128 
dram[4]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[5]:       128       128       127       127       112       112       102       102        96        96       103       103       112       112       129       129 
dram[6]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       129       129 
dram[7]:       128       128       126       126       112       112       102       102        96        96       103       103       112       112       128       128 
dram[8]:       128       128       126       126       112       112       102       102        96        96       104       104       113       112       128       128 
dram[9]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
dram[10]:       128       128       126       126       112       112       101       101        96        96       104       104       112       112       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16        17        17         6         6         0         0         8         8        17        16        17        16 
dram[1]:        16        16        16        16        18        16         6         8         1         0         8         7        16        16        16        16 
dram[2]:        16        16        16        18        16        16         6         6         0         2         9         7        16        16        16        16 
dram[3]:        16        16        16        16        16        18         6         6         1         0         7         7        17        17        17        16 
dram[4]:        16        16        16        16        17        17         7         6         1         0         7         7        16        16        18        17 
dram[5]:        16        17        16        16        16        16         6         6         0         0         8         7        17        17        17        17 
dram[6]:        16        17        17        16        16        16         6         6         0         0         7         8        16        16        16        17 
dram[7]:        16        16        16        16        16        16         6         6         0         0         7         7        18        16        16        17 
dram[8]:        16        17        16        16        17        16         6         6         0         0         7         8        22        16        16        16 
dram[9]:        21        16        16        16        17        16         5         5         1         0         8         8        17        19        16        16 
dram[10]:        16        16        16        17        16        16         5         5         0         0         8         8        16        17        17        18 
total reads: 2115
min_bank_accesses = 0!
chip skew: 197/189 = 1.04
average mf latency per bank:
dram[0]:     107546     90812    103257    104039     78456     89760    103152    109331    100974     86228     64153     75368     86474     84917     74731     82621
dram[1]:     117717    105893     95391     99075     85057     74619    106636    107595     86906     81819     82049     85270     90033     79989     74673     87333
dram[2]:     109194    123075     98924     93719     93530     89613    113925    114822     98346     97093     69539     84648     88483     93395     76703     83000
dram[3]:     106972    117098    103887     88128     82205     80973    115271    115298     92223    106712     83781     76726     94601     99195     94053     84753
dram[4]:     115073    114605     95474    101871     84814     87561    130365    121347     77003     92793     72097     83677     86540     81950     83932     73673
dram[5]:     105802    108389     92724     93804     91251     93261    114462    111249     99131     78660     80412     80521    104414     87566     76344     81991
dram[6]:     111555     99154     84029     91778     95677     93614    129070    114039     76119     97063     75270     73311     77195     85665     82912     82453
dram[7]:      97029    102124     90790    110950     80222     80335    106038    122764     84907     75243     95603     83051     87630     85191     77403     74393
dram[8]:      99101    115931     88979     85771     88697     79890    123494    120444     85907     90320     89372     87298     91779     92989     77612     85809
dram[9]:      99669    102381     95365     83149     80947     91636    122225    117342     87403     86807     83499     86940     90995     76705     84863     83852
dram[10]:     104554    106150    112437     93003     75168     85132    115877    115576     87449     85108     82132     92137    101934     84675     73988     83648
maximum mf latency per bank:
dram[0]:     377506    377510    325041    390556    406184    406190    364490    207068    293797    293868    227911    364517    273054    288656    367122    390533
dram[1]:     400958    354058    374921    393127    400985    202971    361912    359299    296766    293794    364498    270409    406170    217609    298396    385362
dram[2]:     359302    377528    330263    325056    343753    406184    343264    359299    411370    298367    230854    367100    217611    298198    367116    380154
dram[3]:     374915    400947    374909    325056    280860    343614    343256    364501    327635    408772    335494    226248    395762    408785    390536    390541
dram[4]:     356674    400957    390556    325080    406172    348832    359307    364502    262597    408784    297977    367101    298264    217480    382755    390537
dram[5]:     304276    400959    390558    369737    400983    400986    314602    314602    327638    230409    260002    335471    406184    217481    296450    387954
dram[6]:     400959    212282    225066    372310    346242    400983    364500    314603    262627    327692    229995    196836    200411    408772    382753    390533
dram[7]:     398334    398374    325080    374926    202969    202969    364501    361899    229985    229986    364517    228537    217610    204619    385313    367123
dram[8]:     265161    377522    372335    332899    348846    254839    314661    314588    327693    408785    260005    230929    200362    393172    382752    385325
dram[9]:     359289    380125    390555    393144    406184    406169    361886    361899    278218    411390    230940    364517    408792    200389    385362    387944
dram[10]:     400959    400966    393142    332803    403584    348852    361906    361893    296753    340659    298109    364498    408760    247012    382747    385348
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891374 n_act=767 n_pre=751 n_req=2009 n_rd=7268 n_write=192 bw_util=0.002162
n_activity=40175 dram_eff=0.3714
bk0: 516a 6895599i bk1: 512a 6895474i bk2: 508a 6896212i bk3: 508a 6896415i bk4: 448a 6896026i bk5: 448a 6895925i bk6: 408a 6896318i bk7: 408a 6896237i bk8: 384a 6896646i bk9: 384a 6896528i bk10: 412a 6896005i bk11: 412a 6895821i bk12: 448a 6896712i bk13: 448a 6896682i bk14: 512a 6896063i bk15: 512a 6895498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0138496
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891310 n_act=801 n_pre=785 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002161
n_activity=40843 dram_eff=0.3651
bk0: 512a 6895169i bk1: 512a 6895030i bk2: 508a 6895773i bk3: 508a 6895876i bk4: 448a 6896189i bk5: 448a 6895828i bk6: 408a 6895894i bk7: 408a 6896213i bk8: 384a 6896054i bk9: 384a 6895581i bk10: 412a 6895648i bk11: 412a 6895412i bk12: 448a 6895487i bk13: 448a 6895861i bk14: 512a 6895561i bk15: 512a 6894921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891320 n_act=796 n_pre=780 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002161
n_activity=40979 dram_eff=0.3639
bk0: 512a 6895535i bk1: 512a 6895638i bk2: 508a 6896160i bk3: 508a 6896262i bk4: 448a 6896566i bk5: 448a 6896245i bk6: 408a 6896287i bk7: 408a 6896365i bk8: 384a 6896777i bk9: 384a 6896426i bk10: 412a 6896200i bk11: 412a 6895713i bk12: 448a 6896510i bk13: 448a 6896100i bk14: 512a 6895831i bk15: 512a 6895813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0151824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891368 n_act=772 n_pre=756 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002161
n_activity=41507 dram_eff=0.3593
bk0: 512a 6895679i bk1: 512a 6895363i bk2: 508a 6895263i bk3: 508a 6895273i bk4: 448a 6895851i bk5: 448a 6895582i bk6: 408a 6896113i bk7: 408a 6896111i bk8: 384a 6896244i bk9: 384a 6896740i bk10: 412a 6896530i bk11: 412a 6895791i bk12: 448a 6895963i bk13: 448a 6896394i bk14: 512a 6895854i bk15: 512a 6895720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0197412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891297 n_act=803 n_pre=787 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002164
n_activity=41107 dram_eff=0.3632
bk0: 512a 6895705i bk1: 512a 6895443i bk2: 508a 6895608i bk3: 508a 6895551i bk4: 448a 6895945i bk5: 448a 6895673i bk6: 408a 6895874i bk7: 408a 6896107i bk8: 384a 6896116i bk9: 384a 6896064i bk10: 412a 6896008i bk11: 412a 6895919i bk12: 448a 6895968i bk13: 448a 6895727i bk14: 516a 6895709i bk15: 516a 6895520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180247
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891268 n_act=818 n_pre=802 n_req=2010 n_rd=7272 n_write=192 bw_util=0.002163
n_activity=42761 dram_eff=0.3491
bk0: 512a 6895615i bk1: 512a 6895515i bk2: 508a 6895591i bk3: 508a 6895671i bk4: 448a 6896128i bk5: 448a 6896026i bk6: 408a 6896723i bk7: 408a 6896476i bk8: 384a 6897168i bk9: 384a 6896471i bk10: 412a 6896784i bk11: 412a 6896370i bk12: 448a 6896856i bk13: 448a 6896301i bk14: 516a 6895821i bk15: 516a 6895904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0125943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891360 n_act=777 n_pre=761 n_req=2006 n_rd=7264 n_write=190 bw_util=0.00216
n_activity=41523 dram_eff=0.359
bk0: 512a 6896012i bk1: 512a 6895646i bk2: 504a 6895845i bk3: 504a 6895691i bk4: 448a 6896195i bk5: 448a 6896038i bk6: 408a 6896419i bk7: 408a 6896211i bk8: 384a 6896858i bk9: 384a 6896468i bk10: 412a 6896788i bk11: 412a 6896641i bk12: 448a 6896666i bk13: 448a 6896685i bk14: 516a 6896339i bk15: 516a 6895837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0149974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891385 n_act=769 n_pre=753 n_req=2003 n_rd=7256 n_write=189 bw_util=0.002158
n_activity=41095 dram_eff=0.3623
bk0: 512a 6896083i bk1: 512a 6895965i bk2: 504a 6897254i bk3: 504a 6896156i bk4: 448a 6896321i bk5: 448a 6896394i bk6: 408a 6896666i bk7: 408a 6896375i bk8: 384a 6896930i bk9: 384a 6896320i bk10: 412a 6896967i bk11: 412a 6896920i bk12: 448a 6896470i bk13: 448a 6896571i bk14: 512a 6896477i bk15: 512a 6896284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0117732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891367 n_act=769 n_pre=753 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002163
n_activity=40726 dram_eff=0.3665
bk0: 512a 6895898i bk1: 512a 6895837i bk2: 504a 6895554i bk3: 504a 6896456i bk4: 448a 6896540i bk5: 448a 6896075i bk6: 408a 6896979i bk7: 408a 6896751i bk8: 384a 6896946i bk9: 384a 6896746i bk10: 416a 6896931i bk11: 416a 6896250i bk12: 452a 6896413i bk13: 448a 6896340i bk14: 512a 6896167i bk15: 512a 6895747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0125539
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891367 n_act=774 n_pre=758 n_req=2011 n_rd=7256 n_write=197 bw_util=0.00216
n_activity=40237 dram_eff=0.3705
bk0: 512a 6895971i bk1: 512a 6895833i bk2: 504a 6896348i bk3: 504a 6895676i bk4: 448a 6896740i bk5: 448a 6896613i bk6: 404a 6896349i bk7: 404a 6896453i bk8: 384a 6896724i bk9: 384a 6896630i bk10: 416a 6896617i bk11: 416a 6896635i bk12: 448a 6896346i bk13: 448a 6897015i bk14: 512a 6896369i bk15: 512a 6896271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00998645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6900352 n_nop=6891327 n_act=797 n_pre=781 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002158
n_activity=41490 dram_eff=0.359
bk0: 512a 6896167i bk1: 512a 6895780i bk2: 504a 6896293i bk3: 504a 6896214i bk4: 448a 6896679i bk5: 448a 6896526i bk6: 404a 6896615i bk7: 404a 6896521i bk8: 384a 6896983i bk9: 384a 6897124i bk10: 416a 6896695i bk11: 416a 6896318i bk12: 448a 6896372i bk13: 448a 6896446i bk14: 512a 6895810i bk15: 512a 6896013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0107376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52979, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[8]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62968, Miss = 909, Miss_rate = 0.014, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[21]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3510
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.10693
	minimum = 6
	maximum = 37
Network latency average = 8.92896
	minimum = 6
	maximum = 35
Slowest packet = 2372560
Flit latency average = 8.63672
	minimum = 6
	maximum = 34
Slowest flit = 4077243
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0421399
	minimum = 0.0329218 (at node 0)
	maximum = 0.0493827 (at node 38)
Accepted packet rate average = 0.0421399
	minimum = 0.0329218 (at node 0)
	maximum = 0.0493827 (at node 38)
Injected flit rate average = 0.0632099
	minimum = 0.0329218 (at node 0)
	maximum = 0.0987654 (at node 38)
Accepted flit rate average= 0.0632099
	minimum = 0.0473251 (at node 28)
	maximum = 0.0823045 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.0002 (20 samples)
	minimum = 6 (20 samples)
	maximum = 317.4 (20 samples)
Network latency average = 19.4258 (20 samples)
	minimum = 6 (20 samples)
	maximum = 226.65 (20 samples)
Flit latency average = 20.4687 (20 samples)
	minimum = 6 (20 samples)
	maximum = 225.9 (20 samples)
Fragmentation average = 0.00483805 (20 samples)
	minimum = 0 (20 samples)
	maximum = 65.3 (20 samples)
Injected packet rate average = 0.0153687 (20 samples)
	minimum = 0.0114272 (20 samples)
	maximum = 0.0374446 (20 samples)
Accepted packet rate average = 0.0153687 (20 samples)
	minimum = 0.0114272 (20 samples)
	maximum = 0.0374446 (20 samples)
Injected flit rate average = 0.0236957 (20 samples)
	minimum = 0.0136573 (20 samples)
	maximum = 0.0534297 (20 samples)
Accepted flit rate average = 0.0236957 (20 samples)
	minimum = 0.0173293 (20 samples)
	maximum = 0.068603 (20 samples)
Injected packet size average = 1.54182 (20 samples)
Accepted packet size average = 1.54182 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 18 sec (6678 sec)
gpgpu_simulation_rate = 4724 (inst/sec)
gpgpu_simulation_rate = 1229 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 38241 Tlb_hit: 36081 Tlb_miss: 2160 Tlb_hit_rate: 0.943516
Shader1: Tlb_access: 41154 Tlb_hit: 38962 Tlb_miss: 2192 Tlb_hit_rate: 0.946737
Shader2: Tlb_access: 41734 Tlb_hit: 39479 Tlb_miss: 2255 Tlb_hit_rate: 0.945967
Shader3: Tlb_access: 41589 Tlb_hit: 39335 Tlb_miss: 2254 Tlb_hit_rate: 0.945803
Shader4: Tlb_access: 39584 Tlb_hit: 37413 Tlb_miss: 2171 Tlb_hit_rate: 0.945155
Shader5: Tlb_access: 43917 Tlb_hit: 41574 Tlb_miss: 2343 Tlb_hit_rate: 0.946649
Shader6: Tlb_access: 43890 Tlb_hit: 41539 Tlb_miss: 2351 Tlb_hit_rate: 0.946434
Shader7: Tlb_access: 44252 Tlb_hit: 41918 Tlb_miss: 2334 Tlb_hit_rate: 0.947257
Shader8: Tlb_access: 44515 Tlb_hit: 42174 Tlb_miss: 2341 Tlb_hit_rate: 0.947411
Shader9: Tlb_access: 45801 Tlb_hit: 43336 Tlb_miss: 2465 Tlb_hit_rate: 0.946180
Shader10: Tlb_access: 47106 Tlb_hit: 44593 Tlb_miss: 2513 Tlb_hit_rate: 0.946652
Shader11: Tlb_access: 45881 Tlb_hit: 43459 Tlb_miss: 2422 Tlb_hit_rate: 0.947211
Shader12: Tlb_access: 46751 Tlb_hit: 44316 Tlb_miss: 2435 Tlb_hit_rate: 0.947916
Shader13: Tlb_access: 44813 Tlb_hit: 42364 Tlb_miss: 2449 Tlb_hit_rate: 0.945351
Shader14: Tlb_access: 44604 Tlb_hit: 42213 Tlb_miss: 2391 Tlb_hit_rate: 0.946395
Shader15: Tlb_access: 43288 Tlb_hit: 40880 Tlb_miss: 2408 Tlb_hit_rate: 0.944373
Shader16: Tlb_access: 44108 Tlb_hit: 41681 Tlb_miss: 2427 Tlb_hit_rate: 0.944976
Shader17: Tlb_access: 42558 Tlb_hit: 40176 Tlb_miss: 2382 Tlb_hit_rate: 0.944029
Shader18: Tlb_access: 42271 Tlb_hit: 39926 Tlb_miss: 2345 Tlb_hit_rate: 0.944525
Shader19: Tlb_access: 41875 Tlb_hit: 39547 Tlb_miss: 2328 Tlb_hit_rate: 0.944406
Shader20: Tlb_access: 42344 Tlb_hit: 39959 Tlb_miss: 2385 Tlb_hit_rate: 0.943676
Shader21: Tlb_access: 37752 Tlb_hit: 35580 Tlb_miss: 2172 Tlb_hit_rate: 0.942467
Shader22: Tlb_access: 38953 Tlb_hit: 36767 Tlb_miss: 2186 Tlb_hit_rate: 0.943881
Shader23: Tlb_access: 39316 Tlb_hit: 37106 Tlb_miss: 2210 Tlb_hit_rate: 0.943789
Shader24: Tlb_access: 38065 Tlb_hit: 35890 Tlb_miss: 2175 Tlb_hit_rate: 0.942861
Shader25: Tlb_access: 37675 Tlb_hit: 35627 Tlb_miss: 2048 Tlb_hit_rate: 0.945640
Shader26: Tlb_access: 38990 Tlb_hit: 36877 Tlb_miss: 2113 Tlb_hit_rate: 0.945807
Shader27: Tlb_access: 37700 Tlb_hit: 35567 Tlb_miss: 2133 Tlb_hit_rate: 0.943422
Tlb_tot_access: 1178727 Tlb_tot_hit: 1114339, Tlb_tot_miss: 64388, Tlb_tot_hit_rate: 0.945375
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 265 Tlb_invalidate: 222 Tlb_evict: 0 Tlb_page_evict: 222
Shader1: Tlb_validate: 268 Tlb_invalidate: 230 Tlb_evict: 0 Tlb_page_evict: 230
Shader2: Tlb_validate: 266 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Shader3: Tlb_validate: 271 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader4: Tlb_validate: 273 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader5: Tlb_validate: 276 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader6: Tlb_validate: 275 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader7: Tlb_validate: 269 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Shader8: Tlb_validate: 267 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader9: Tlb_validate: 279 Tlb_invalidate: 246 Tlb_evict: 0 Tlb_page_evict: 246
Shader10: Tlb_validate: 279 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader11: Tlb_validate: 275 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader12: Tlb_validate: 269 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Shader13: Tlb_validate: 274 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader14: Tlb_validate: 272 Tlb_invalidate: 229 Tlb_evict: 0 Tlb_page_evict: 229
Shader15: Tlb_validate: 273 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader16: Tlb_validate: 266 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader17: Tlb_validate: 274 Tlb_invalidate: 227 Tlb_evict: 0 Tlb_page_evict: 227
Shader18: Tlb_validate: 272 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader19: Tlb_validate: 274 Tlb_invalidate: 227 Tlb_evict: 0 Tlb_page_evict: 227
Shader20: Tlb_validate: 266 Tlb_invalidate: 221 Tlb_evict: 0 Tlb_page_evict: 221
Shader21: Tlb_validate: 268 Tlb_invalidate: 219 Tlb_evict: 0 Tlb_page_evict: 219
Shader22: Tlb_validate: 264 Tlb_invalidate: 221 Tlb_evict: 0 Tlb_page_evict: 221
Shader23: Tlb_validate: 264 Tlb_invalidate: 221 Tlb_evict: 0 Tlb_page_evict: 221
Shader24: Tlb_validate: 267 Tlb_invalidate: 217 Tlb_evict: 0 Tlb_page_evict: 217
Shader25: Tlb_validate: 269 Tlb_invalidate: 227 Tlb_evict: 0 Tlb_page_evict: 227
Shader26: Tlb_validate: 271 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader27: Tlb_validate: 264 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Tlb_tot_valiate: 7570 Tlb_invalidate: 6464, Tlb_tot_evict: 0, Tlb_tot_evict page: 6464
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 1 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 1 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 2 | Total 37
Shader1: Page: 524821 Trashed: 1 | Page: 524949 Trashed: 2 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 1 | Page: 524997 Trashed: 1 | Total 40
Shader2: Page: 524938 Trashed: 1 | Page: 524949 Trashed: 2 | Page: 524950 Trashed: 1 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 1 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 1 | Page: 525349 Trashed: 1 | Total 38
Shader3: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 1 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 2 | Total 38
Shader4: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 1 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 1 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 2 | Page: 525333 Trashed: 1 | Page: 525354 Trashed: 1 | Total 39
Shader5: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Page: 525081 Trashed: 1 | Total 40
Shader6: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 1 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 1 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 37
Shader7: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 1 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 1 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Page: 525363 Trashed: 1 | Total 38
Shader8: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 1 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 38
Shader9: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 1 | Page: 524964 Trashed: 3 | Total 38
Shader10: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 1 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 1 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 37
Shader11: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 1 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 1 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 38
Shader12: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 1 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 3 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 1 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 3 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 37
Shader13: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 2 | Total 38
Shader14: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 1 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 1 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 2 | Total 37
Shader15: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 1 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 1 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 37
Shader16: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 2 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 3 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 1 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 2 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 3 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 1 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 2 | Total 36
Shader17: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 2 | Total 39
Shader18: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 1 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 1 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 2 | Total 36
Shader19: Page: 524859 Trashed: 1 | Page: 524949 Trashed: 3 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 1 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 1 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 2 | Page: 525112 Trashed: 1 | Page: 525113 Trashed: 1 | Total 39
Shader20: Page: 524949 Trashed: 3 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 1 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 2 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 3 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 1 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 2 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 1 | Total 36
Shader21: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 1 | Page: 525034 Trashed: 1 | Total 38
Shader22: Page: 524949 Trashed: 1 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 1 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 2 | Page: 525038 Trashed: 1 | Total 37
Shader23: Page: 524949 Trashed: 1 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 1 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 1 | Total 36
Shader24: Page: 524949 Trashed: 1 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 2 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 3 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 1 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 2 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 3 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 2 | Page: 525139 Trashed: 1 | Total 38
Shader25: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 2 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 2 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 2 | Page: 524964 Trashed: 3 | Total 39
Shader26: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 1 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 1 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 3 | Total 38
Shader27: Page: 524949 Trashed: 2 | Page: 524950 Trashed: 3 | Page: 524951 Trashed: 3 | Page: 524952 Trashed: 2 | Page: 524953 Trashed: 1 | Page: 524954 Trashed: 3 | Page: 524955 Trashed: 2 | Page: 524956 Trashed: 2 | Page: 524957 Trashed: 3 | Page: 524958 Trashed: 3 | Page: 524959 Trashed: 2 | Page: 524960 Trashed: 1 | Page: 524961 Trashed: 3 | Page: 524962 Trashed: 2 | Page: 524963 Trashed: 3 | Page: 524964 Trashed: 3 | Total 38
Tlb_tot_thrash: 1057
========================================Page fault statistics==============================
Shader0: Page_table_access:2160 Page_hit: 1609 Page_miss: 551 Page_hit_rate: 0.744907
Shader1: Page_table_access:2192 Page_hit: 1358 Page_miss: 834 Page_hit_rate: 0.619526
Shader2: Page_table_access:2255 Page_hit: 1643 Page_miss: 612 Page_hit_rate: 0.728603
Shader3: Page_table_access:2254 Page_hit: 1518 Page_miss: 736 Page_hit_rate: 0.673469
Shader4: Page_table_access:2171 Page_hit: 1420 Page_miss: 751 Page_hit_rate: 0.654076
Shader5: Page_table_access:2343 Page_hit: 1472 Page_miss: 871 Page_hit_rate: 0.628254
Shader6: Page_table_access:2351 Page_hit: 1528 Page_miss: 823 Page_hit_rate: 0.649936
Shader7: Page_table_access:2334 Page_hit: 1296 Page_miss: 1038 Page_hit_rate: 0.555270
Shader8: Page_table_access:2341 Page_hit: 1428 Page_miss: 913 Page_hit_rate: 0.609996
Shader9: Page_table_access:2465 Page_hit: 1462 Page_miss: 1003 Page_hit_rate: 0.593103
Shader10: Page_table_access:2513 Page_hit: 1510 Page_miss: 1003 Page_hit_rate: 0.600875
Shader11: Page_table_access:2422 Page_hit: 1330 Page_miss: 1092 Page_hit_rate: 0.549133
Shader12: Page_table_access:2435 Page_hit: 1480 Page_miss: 955 Page_hit_rate: 0.607803
Shader13: Page_table_access:2449 Page_hit: 1289 Page_miss: 1160 Page_hit_rate: 0.526337
Shader14: Page_table_access:2391 Page_hit: 1442 Page_miss: 949 Page_hit_rate: 0.603095
Shader15: Page_table_access:2408 Page_hit: 1285 Page_miss: 1123 Page_hit_rate: 0.533638
Shader16: Page_table_access:2427 Page_hit: 1585 Page_miss: 842 Page_hit_rate: 0.653070
Shader17: Page_table_access:2382 Page_hit: 1362 Page_miss: 1020 Page_hit_rate: 0.571788
Shader18: Page_table_access:2345 Page_hit: 1435 Page_miss: 910 Page_hit_rate: 0.611940
Shader19: Page_table_access:2328 Page_hit: 1419 Page_miss: 909 Page_hit_rate: 0.609536
Shader20: Page_table_access:2385 Page_hit: 1471 Page_miss: 914 Page_hit_rate: 0.616771
Shader21: Page_table_access:2172 Page_hit: 1398 Page_miss: 774 Page_hit_rate: 0.643646
Shader22: Page_table_access:2186 Page_hit: 1362 Page_miss: 824 Page_hit_rate: 0.623056
Shader23: Page_table_access:2210 Page_hit: 1454 Page_miss: 756 Page_hit_rate: 0.657919
Shader24: Page_table_access:2175 Page_hit: 1426 Page_miss: 749 Page_hit_rate: 0.655632
Shader25: Page_table_access:2048 Page_hit: 1403 Page_miss: 645 Page_hit_rate: 0.685059
Shader26: Page_table_access:2113 Page_hit: 1430 Page_miss: 683 Page_hit_rate: 0.676763
Shader27: Page_table_access:2133 Page_hit: 1589 Page_miss: 544 Page_hit_rate: 0.744960
Page_table_tot_access: 64388 Page_tot_hit: 40404, Page_tot_miss 23984, Page_tot_hit_rate: 0.627508 Page_tot_fault: 1090 Page_tot_pending: 22894
Total_memory_access_page_fault: 1090, Average_latency: 4840896.500000
========================================Page thrashing statistics==============================
Page_validate: 1822 Page_evict_dirty: 202 Page_evict_not_dirty: 1088
Page: 524821 Thrashed: 2
Page: 524822 Thrashed: 2
Page: 524823 Thrashed: 2
Page: 524825 Thrashed: 2
Page: 524826 Thrashed: 2
Page: 524827 Thrashed: 2
Page: 524828 Thrashed: 1
Page: 524829 Thrashed: 1
Page: 524830 Thrashed: 1
Page: 524831 Thrashed: 2
Page: 524832 Thrashed: 2
Page: 524833 Thrashed: 1
Page: 524834 Thrashed: 1
Page: 524835 Thrashed: 1
Page: 524836 Thrashed: 2
Page: 524837 Thrashed: 2
Page: 524838 Thrashed: 3
Page: 524839 Thrashed: 2
Page: 524841 Thrashed: 3
Page: 524842 Thrashed: 1
Page: 524843 Thrashed: 1
Page: 524844 Thrashed: 2
Page: 524845 Thrashed: 1
Page: 524846 Thrashed: 1
Page: 524847 Thrashed: 2
Page: 524848 Thrashed: 3
Page: 524849 Thrashed: 2
Page: 524850 Thrashed: 1
Page: 524851 Thrashed: 1
Page: 524852 Thrashed: 1
Page: 524853 Thrashed: 2
Page: 524854 Thrashed: 2
Page: 524855 Thrashed: 3
Page: 524856 Thrashed: 1
Page: 524857 Thrashed: 2
Page: 524858 Thrashed: 2
Page: 524859 Thrashed: 3
Page: 524860 Thrashed: 2
Page: 524861 Thrashed: 3
Page: 524862 Thrashed: 3
Page: 524863 Thrashed: 1
Page: 524864 Thrashed: 2
Page: 524865 Thrashed: 1
Page: 524866 Thrashed: 2
Page: 524868 Thrashed: 1
Page: 524869 Thrashed: 2
Page: 524870 Thrashed: 1
Page: 524872 Thrashed: 1
Page: 524873 Thrashed: 1
Page: 524874 Thrashed: 1
Page: 524875 Thrashed: 3
Page: 524876 Thrashed: 2
Page: 524877 Thrashed: 2
Page: 524878 Thrashed: 1
Page: 524879 Thrashed: 1
Page: 524880 Thrashed: 1
Page: 524881 Thrashed: 1
Page: 524882 Thrashed: 1
Page: 524883 Thrashed: 1
Page: 524884 Thrashed: 1
Page: 524885 Thrashed: 2
Page: 524886 Thrashed: 1
Page: 524887 Thrashed: 1
Page: 524888 Thrashed: 1
Page: 524889 Thrashed: 1
Page: 524890 Thrashed: 1
Page: 524891 Thrashed: 2
Page: 524892 Thrashed: 1
Page: 524893 Thrashed: 1
Page: 524894 Thrashed: 1
Page: 524895 Thrashed: 1
Page: 524896 Thrashed: 1
Page: 524897 Thrashed: 1
Page: 524898 Thrashed: 1
Page: 524901 Thrashed: 2
Page: 524903 Thrashed: 1
Page: 524905 Thrashed: 1
Page: 524907 Thrashed: 1
Page: 524908 Thrashed: 1
Page: 524909 Thrashed: 1
Page: 524910 Thrashed: 1
Page: 524911 Thrashed: 1
Page: 524913 Thrashed: 2
Page: 524914 Thrashed: 1
Page: 524915 Thrashed: 1
Page: 524917 Thrashed: 1
Page: 524918 Thrashed: 1
Page: 524919 Thrashed: 1
Page: 524920 Thrashed: 1
Page: 524922 Thrashed: 1
Page: 524924 Thrashed: 1
Page: 524925 Thrashed: 1
Page: 524926 Thrashed: 1
Page: 524928 Thrashed: 1
Page: 524930 Thrashed: 1
Page: 524932 Thrashed: 1
Page: 524933 Thrashed: 5
Page: 524934 Thrashed: 5
Page: 524935 Thrashed: 6
Page: 524936 Thrashed: 5
Page: 524937 Thrashed: 6
Page: 524938 Thrashed: 6
Page: 524939 Thrashed: 6
Page: 524940 Thrashed: 6
Page: 524941 Thrashed: 5
Page: 524942 Thrashed: 5
Page: 524943 Thrashed: 5
Page: 524944 Thrashed: 6
Page: 524945 Thrashed: 5
Page: 524946 Thrashed: 6
Page: 524947 Thrashed: 5
Page: 524948 Thrashed: 5
Page: 524949 Thrashed: 4
Page: 524950 Thrashed: 4
Page: 524951 Thrashed: 4
Page: 524952 Thrashed: 4
Page: 524953 Thrashed: 4
Page: 524954 Thrashed: 4
Page: 524955 Thrashed: 4
Page: 524956 Thrashed: 4
Page: 524957 Thrashed: 4
Page: 524958 Thrashed: 4
Page: 524959 Thrashed: 4
Page: 524960 Thrashed: 4
Page: 524961 Thrashed: 4
Page: 524962 Thrashed: 4
Page: 524963 Thrashed: 4
Page: 524964 Thrashed: 4
Page: 524997 Thrashed: 3
Page: 524998 Thrashed: 3
Page: 524999 Thrashed: 3
Page: 525000 Thrashed: 1
Page: 525001 Thrashed: 3
Page: 525002 Thrashed: 3
Page: 525003 Thrashed: 3
Page: 525004 Thrashed: 3
Page: 525005 Thrashed: 2
Page: 525006 Thrashed: 3
Page: 525007 Thrashed: 2
Page: 525008 Thrashed: 3
Page: 525009 Thrashed: 3
Page: 525010 Thrashed: 2
Page: 525011 Thrashed: 3
Page: 525012 Thrashed: 2
Page: 525013 Thrashed: 2
Page: 525014 Thrashed: 2
Page: 525015 Thrashed: 2
Page: 525016 Thrashed: 2
Page: 525017 Thrashed: 2
Page: 525018 Thrashed: 1
Page: 525019 Thrashed: 2
Page: 525020 Thrashed: 2
Page: 525021 Thrashed: 3
Page: 525022 Thrashed: 3
Page: 525023 Thrashed: 2
Page: 525024 Thrashed: 3
Page: 525025 Thrashed: 1
Page: 525026 Thrashed: 3
Page: 525027 Thrashed: 2
Page: 525028 Thrashed: 2
Page: 525029 Thrashed: 1
Page: 525030 Thrashed: 3
Page: 525031 Thrashed: 3
Page: 525032 Thrashed: 2
Page: 525033 Thrashed: 2
Page: 525034 Thrashed: 2
Page: 525035 Thrashed: 2
Page: 525036 Thrashed: 2
Page: 525037 Thrashed: 2
Page: 525038 Thrashed: 2
Page: 525039 Thrashed: 3
Page: 525040 Thrashed: 2
Page: 525041 Thrashed: 2
Page: 525042 Thrashed: 1
Page: 525043 Thrashed: 2
Page: 525044 Thrashed: 3
Page: 525045 Thrashed: 2
Page: 525046 Thrashed: 2
Page: 525047 Thrashed: 3
Page: 525048 Thrashed: 3
Page: 525049 Thrashed: 3
Page: 525050 Thrashed: 3
Page: 525051 Thrashed: 3
Page: 525052 Thrashed: 3
Page: 525053 Thrashed: 2
Page: 525054 Thrashed: 2
Page: 525055 Thrashed: 1
Page: 525056 Thrashed: 3
Page: 525057 Thrashed: 4
Page: 525058 Thrashed: 3
Page: 525059 Thrashed: 3
Page: 525060 Thrashed: 2
Page: 525061 Thrashed: 3
Page: 525062 Thrashed: 2
Page: 525063 Thrashed: 2
Page: 525064 Thrashed: 3
Page: 525065 Thrashed: 1
Page: 525066 Thrashed: 3
Page: 525067 Thrashed: 2
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 3
Page: 525070 Thrashed: 2
Page: 525071 Thrashed: 3
Page: 525072 Thrashed: 2
Page: 525073 Thrashed: 1
Page: 525074 Thrashed: 3
Page: 525075 Thrashed: 3
Page: 525076 Thrashed: 3
Page: 525077 Thrashed: 2
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 2
Page: 525080 Thrashed: 1
Page: 525081 Thrashed: 2
Page: 525082 Thrashed: 3
Page: 525083 Thrashed: 2
Page: 525084 Thrashed: 1
Page: 525086 Thrashed: 2
Page: 525087 Thrashed: 1
Page: 525088 Thrashed: 1
Page: 525089 Thrashed: 2
Page: 525090 Thrashed: 3
Page: 525091 Thrashed: 2
Page: 525092 Thrashed: 2
Page: 525093 Thrashed: 3
Page: 525094 Thrashed: 2
Page: 525095 Thrashed: 2
Page: 525096 Thrashed: 3
Page: 525097 Thrashed: 2
Page: 525098 Thrashed: 3
Page: 525099 Thrashed: 3
Page: 525100 Thrashed: 3
Page: 525101 Thrashed: 2
Page: 525103 Thrashed: 2
Page: 525105 Thrashed: 2
Page: 525106 Thrashed: 1
Page: 525107 Thrashed: 2
Page: 525108 Thrashed: 1
Page: 525109 Thrashed: 2
Page: 525110 Thrashed: 2
Page: 525111 Thrashed: 3
Page: 525112 Thrashed: 3
Page: 525113 Thrashed: 3
Page: 525114 Thrashed: 2
Page: 525115 Thrashed: 3
Page: 525116 Thrashed: 1
Page: 525117 Thrashed: 3
Page: 525118 Thrashed: 3
Page: 525119 Thrashed: 3
Page: 525120 Thrashed: 3
Page: 525121 Thrashed: 3
Page: 525122 Thrashed: 3
Page: 525123 Thrashed: 2
Page: 525124 Thrashed: 1
Page: 525125 Thrashed: 2
Page: 525126 Thrashed: 2
Page: 525127 Thrashed: 3
Page: 525128 Thrashed: 2
Page: 525129 Thrashed: 1
Page: 525130 Thrashed: 3
Page: 525131 Thrashed: 2
Page: 525132 Thrashed: 2
Page: 525133 Thrashed: 2
Page: 525134 Thrashed: 1
Page: 525135 Thrashed: 2
Page: 525136 Thrashed: 2
Page: 525137 Thrashed: 2
Page: 525138 Thrashed: 2
Page: 525139 Thrashed: 2
Page: 525140 Thrashed: 2
Page: 525141 Thrashed: 2
Page: 525142 Thrashed: 2
Page: 525143 Thrashed: 2
Page: 525144 Thrashed: 2
Page: 525145 Thrashed: 1
Page: 525146 Thrashed: 2
Page: 525147 Thrashed: 2
Page: 525148 Thrashed: 1
Page: 525149 Thrashed: 2
Page: 525150 Thrashed: 2
Page: 525151 Thrashed: 2
Page: 525152 Thrashed: 1
Page: 525153 Thrashed: 2
Page: 525154 Thrashed: 1
Page: 525155 Thrashed: 2
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 1
Page: 525159 Thrashed: 2
Page: 525160 Thrashed: 2
Page: 525161 Thrashed: 1
Page: 525162 Thrashed: 1
Page: 525163 Thrashed: 2
Page: 525164 Thrashed: 1
Page: 525165 Thrashed: 1
Page: 525166 Thrashed: 2
Page: 525167 Thrashed: 2
Page: 525168 Thrashed: 1
Page: 525169 Thrashed: 2
Page: 525170 Thrashed: 1
Page: 525171 Thrashed: 1
Page: 525173 Thrashed: 1
Page: 525174 Thrashed: 1
Page: 525175 Thrashed: 2
Page: 525176 Thrashed: 1
Page: 525177 Thrashed: 1
Page: 525178 Thrashed: 1
Page: 525179 Thrashed: 1
Page: 525180 Thrashed: 1
Page: 525181 Thrashed: 1
Page: 525182 Thrashed: 2
Page: 525183 Thrashed: 1
Page: 525184 Thrashed: 2
Page: 525185 Thrashed: 1
Page: 525186 Thrashed: 2
Page: 525187 Thrashed: 1
Page: 525188 Thrashed: 2
Page: 525189 Thrashed: 1
Page: 525190 Thrashed: 2
Page: 525191 Thrashed: 3
Page: 525192 Thrashed: 2
Page: 525193 Thrashed: 2
Page: 525194 Thrashed: 1
Page: 525195 Thrashed: 2
Page: 525196 Thrashed: 1
Page: 525197 Thrashed: 2
Page: 525198 Thrashed: 1
Page: 525199 Thrashed: 2
Page: 525200 Thrashed: 1
Page: 525201 Thrashed: 2
Page: 525202 Thrashed: 3
Page: 525203 Thrashed: 1
Page: 525204 Thrashed: 1
Page: 525205 Thrashed: 3
Page: 525206 Thrashed: 1
Page: 525207 Thrashed: 2
Page: 525208 Thrashed: 3
Page: 525209 Thrashed: 2
Page: 525210 Thrashed: 1
Page: 525211 Thrashed: 1
Page: 525212 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525215 Thrashed: 1
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525219 Thrashed: 1
Page: 525220 Thrashed: 2
Page: 525222 Thrashed: 1
Page: 525224 Thrashed: 1
Page: 525225 Thrashed: 1
Page: 525226 Thrashed: 1
Page: 525227 Thrashed: 1
Page: 525228 Thrashed: 2
Page: 525229 Thrashed: 1
Page: 525230 Thrashed: 1
Page: 525231 Thrashed: 1
Page: 525233 Thrashed: 1
Page: 525237 Thrashed: 1
Page: 525238 Thrashed: 2
Page: 525239 Thrashed: 1
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 1
Page: 525243 Thrashed: 1
Page: 525244 Thrashed: 1
Page: 525245 Thrashed: 1
Page: 525247 Thrashed: 2
Page: 525248 Thrashed: 1
Page: 525249 Thrashed: 2
Page: 525250 Thrashed: 1
Page: 525251 Thrashed: 1
Page: 525254 Thrashed: 1
Page: 525255 Thrashed: 1
Page: 525256 Thrashed: 1
Page: 525259 Thrashed: 1
Page: 525260 Thrashed: 1
Page: 525261 Thrashed: 1
Page: 525263 Thrashed: 1
Page: 525266 Thrashed: 2
Page: 525268 Thrashed: 1
Page: 525269 Thrashed: 1
Page: 525270 Thrashed: 1
Page: 525271 Thrashed: 1
Page: 525272 Thrashed: 1
Page: 525273 Thrashed: 1
Page: 525274 Thrashed: 3
Page: 525275 Thrashed: 2
Page: 525277 Thrashed: 1
Page: 525278 Thrashed: 1
Page: 525279 Thrashed: 1
Page: 525281 Thrashed: 2
Page: 525283 Thrashed: 1
Page: 525284 Thrashed: 1
Page: 525286 Thrashed: 1
Page: 525287 Thrashed: 1
Page: 525288 Thrashed: 1
Page: 525289 Thrashed: 1
Page: 525290 Thrashed: 1
Page: 525291 Thrashed: 1
Page: 525293 Thrashed: 1
Page: 525294 Thrashed: 1
Page: 525295 Thrashed: 1
Page: 525297 Thrashed: 1
Page: 525298 Thrashed: 1
Page: 525300 Thrashed: 1
Page: 525301 Thrashed: 1
Page: 525302 Thrashed: 1
Page: 525305 Thrashed: 1
Page: 525306 Thrashed: 1
Page: 525307 Thrashed: 1
Page: 525308 Thrashed: 2
Page: 525310 Thrashed: 1
Page: 525311 Thrashed: 1
Page: 525312 Thrashed: 1
Page: 525313 Thrashed: 1
Page: 525314 Thrashed: 1
Page: 525315 Thrashed: 1
Page: 525316 Thrashed: 1
Page: 525318 Thrashed: 1
Page: 525319 Thrashed: 1
Page: 525320 Thrashed: 1
Page: 525321 Thrashed: 1
Page: 525322 Thrashed: 1
Page: 525323 Thrashed: 1
Page: 525325 Thrashed: 1
Page: 525326 Thrashed: 1
Page: 525328 Thrashed: 1
Page: 525329 Thrashed: 1
Page: 525331 Thrashed: 1
Page: 525332 Thrashed: 1
Page: 525333 Thrashed: 2
Page: 525334 Thrashed: 6
Page: 525335 Thrashed: 4
Page: 525336 Thrashed: 5
Page: 525337 Thrashed: 5
Page: 525338 Thrashed: 5
Page: 525339 Thrashed: 5
Page: 525340 Thrashed: 5
Page: 525341 Thrashed: 5
Page: 525342 Thrashed: 4
Page: 525343 Thrashed: 5
Page: 525344 Thrashed: 5
Page: 525345 Thrashed: 5
Page: 525346 Thrashed: 5
Page: 525347 Thrashed: 6
Page: 525348 Thrashed: 5
Page: 525349 Thrashed: 6
Page: 525350 Thrashed: 6
Page: 525351 Thrashed: 6
Page: 525352 Thrashed: 6
Page: 525353 Thrashed: 5
Page: 525354 Thrashed: 6
Page: 525355 Thrashed: 6
Page: 525356 Thrashed: 6
Page: 525357 Thrashed: 6
Page: 525358 Thrashed: 4
Page: 525359 Thrashed: 5
Page: 525360 Thrashed: 5
Page: 525361 Thrashed: 4
Page: 525362 Thrashed: 5
Page: 525363 Thrashed: 5
Page: 525364 Thrashed: 5
Page: 525365 Thrashed: 5
Page: 525366 Thrashed: 6
Page: 525367 Thrashed: 6
Page: 525368 Thrashed: 6
Page: 525369 Thrashed: 4
Page: 525370 Thrashed: 5
Page: 525371 Thrashed: 4
Page: 525372 Thrashed: 5
Page: 525373 Thrashed: 6
Page: 525374 Thrashed: 5
Page: 525375 Thrashed: 4
Page: 525376 Thrashed: 5
Page: 525377 Thrashed: 4
Page: 525378 Thrashed: 4
Page: 525379 Thrashed: 5
Page: 525380 Thrashed: 4
Page_tot_thrash: 1065
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.293400
[0-25]: 0.875010, [26-50]: 0.000875, [51-75]: 0.006669, [76-100]: 0.117446
Pcie_write_utilization: 0.204709
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317775 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.855503)
F:   225609----T:   229039 	 St: 80295000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 80299000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80216000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802c6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802b5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802b9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804c6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802a5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802a9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 804f5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 804d5000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 804e6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539925----T:   541985 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.390952)
F:   541985----T:   544520 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544521----T:   547056 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769207----T:   911118 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(95.821068)
F:   769828----T:   776240 	 St: 80225000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   776240----T:   780052 	 St: 80230000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   780052----T:   788754 	 St: 80235000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   788754----T:   797456 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   797456----T:   802097 	 St: 80255000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802097----T:   829999 	 St: 8025c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829999----T:   837779 	 St: 802f5000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837779----T:   840579 	 St: 80303000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840579----T:   849281 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849281----T:   855242 	 St: 80335000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855242----T:   859461 	 St: 8033f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859461----T:   867701 	 St: 80345000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867701----T:   870306 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870306----T:   874525 	 St: 80385000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874525----T:   880486 	 St: 8038b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880486----T:   883916 	 St: 80395000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883916----T:   890781 	 St: 80399000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890781----T:   895422 	 St: 80425000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   895422----T:   900937 	 St: 8042c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   900937----T:   905156 	 St: 80435000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   905156----T:   911117 	 St: 8043b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1133268----T:  1134572 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.880486)
F:  1134572----T:  1137107 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1137108----T:  1139643 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1361794----T:  1994685 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(427.340302)
F:  1362881----T:  1376703 	 St: 802d5000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  1362881----T:  1365486 	 St: 80216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1365486----T:  1368091 	 St: 80219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368091----T:  1370696 	 St: 8021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1370696----T:  1373301 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1373301----T:  1375906 	 St: 8021d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1375906----T:  1378511 	 St: 8021e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1376703----T:  1380515 	 St: 802f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1378511----T:  1381116 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1380515----T:  1396678 	 St: 80315000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1381116----T:  1383721 	 St: 80221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1383721----T:  1386326 	 St: 80224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1386326----T:  1388931 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1388931----T:  1391536 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1391536----T:  1394141 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1394141----T:  1396746 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1396678----T:  1420350 	 St: 80355000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1396746----T:  1399351 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1399351----T:  1401956 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1401956----T:  1404561 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1404561----T:  1407166 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1407166----T:  1409771 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1409771----T:  1412376 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1412376----T:  1414981 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1414981----T:  1417586 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1417586----T:  1420191 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1420191----T:  1422796 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1422796----T:  1425401 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1425401----T:  1428006 	 St: 80225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1428006----T:  1430611 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1430611----T:  1433216 	 St: 80227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1433216----T:  1435821 	 St: 8022a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1435821----T:  1438426 	 St: 8022b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1438426----T:  1441031 	 St: 8022c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1441031----T:  1443636 	 St: 8022d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1443636----T:  1446241 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1446241----T:  1448846 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1448846----T:  1451451 	 St: 80232000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1451451----T:  1454056 	 St: 80234000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1454056----T:  1456661 	 St: 80236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1456661----T:  1459266 	 St: 80238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1459266----T:  1461871 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1461871----T:  1464476 	 St: 8023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1464476----T:  1467081 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1467081----T:  1469686 	 St: 8023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1469686----T:  1472291 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1472291----T:  1474896 	 St: 8023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1474896----T:  1477501 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1477501----T:  1480106 	 St: 80241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1480106----T:  1482711 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1482711----T:  1485316 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1485316----T:  1487921 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1487921----T:  1490526 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1490526----T:  1493131 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1493131----T:  1495736 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1495736----T:  1498341 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1498341----T:  1500946 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1500946----T:  1503551 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1503551----T:  1506156 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1506156----T:  1508761 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1508761----T:  1511366 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1511366----T:  1513971 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1513971----T:  1516576 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1516576----T:  1519181 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1519181----T:  1521786 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1521786----T:  1524391 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1524391----T:  1526996 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1526996----T:  1529601 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1529601----T:  1532206 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1532206----T:  1534811 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1534811----T:  1537416 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1537416----T:  1540021 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1540021----T:  1542626 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1542626----T:  1545231 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1545231----T:  1547836 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1547836----T:  1550441 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1550441----T:  1553046 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1553046----T:  1555651 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1555651----T:  1558256 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1558256----T:  1560861 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1560861----T:  1563466 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1563466----T:  1566071 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1566071----T:  1568676 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1568676----T:  1571281 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1571281----T:  1573886 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1573886----T:  1576491 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1576491----T:  1579096 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1579096----T:  1581701 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1581701----T:  1584306 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1584306----T:  1586911 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1586911----T:  1589516 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1589516----T:  1592121 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1592121----T:  1594726 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1594726----T:  1597331 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1597331----T:  1599936 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1599936----T:  1661243 	 St: 803a5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1599936----T:  1602541 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1602541----T:  1605146 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1605146----T:  1607751 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1607751----T:  1610356 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1610356----T:  1612961 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1612961----T:  1615566 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1615566----T:  1618171 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1618171----T:  1620776 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1620776----T:  1623381 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1623381----T:  1625986 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1625986----T:  1628591 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1628591----T:  1631196 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1631196----T:  1633801 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1633801----T:  1636406 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1636406----T:  1639011 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1639011----T:  1641616 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1641616----T:  1644221 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1644221----T:  1646826 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1646826----T:  1649431 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1649431----T:  1652036 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1652036----T:  1654641 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1654641----T:  1657246 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1657246----T:  1659851 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1659851----T:  1662456 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1662456----T:  1665061 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1665061----T:  1667666 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1667666----T:  1670271 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1670271----T:  1672876 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1672876----T:  1675481 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1675481----T:  1678086 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1678086----T:  1680691 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1680691----T:  1683296 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1683296----T:  1685901 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1685901----T:  1688506 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1688506----T:  1691111 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1691111----T:  1693716 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1693716----T:  1696321 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1696321----T:  1698926 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1698926----T:  1701531 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1701531----T:  1704136 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1704136----T:  1706741 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1706741----T:  1709346 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1709346----T:  1711951 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1711951----T:  1714556 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1714556----T:  1717161 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1717161----T:  1719766 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1719766----T:  1722371 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1722371----T:  1724976 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1724976----T:  1727581 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1727581----T:  1730186 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1730186----T:  1732791 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1732791----T:  1735396 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1735396----T:  1738001 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1738001----T:  1740606 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1740606----T:  1743211 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1743211----T:  1745816 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1745816----T:  1748421 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1748421----T:  1751026 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1751026----T:  1753631 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1753631----T:  1756236 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1756236----T:  1758841 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1758841----T:  1761446 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1761446----T:  1764051 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1764051----T:  1766656 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1766656----T:  1769261 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1769261----T:  1771866 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1771866----T:  1774471 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1774471----T:  1777076 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1777076----T:  1779681 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1779681----T:  1782286 	 St: 80244000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1782286----T:  1784891 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1784891----T:  1787496 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1787496----T:  1790101 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1790101----T:  1792706 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1792706----T:  1795311 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1795311----T:  1797916 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1797916----T:  1800521 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1800521----T:  1803126 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1803126----T:  1805731 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1805731----T:  1808336 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1808336----T:  1810941 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1810941----T:  1813546 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1813546----T:  1816151 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1816151----T:  1818756 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1818756----T:  1821361 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1821361----T:  1823966 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1823966----T:  1826571 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1826571----T:  1829176 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1829176----T:  1831781 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1831781----T:  1834386 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1834386----T:  1836991 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1836991----T:  1839596 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1839596----T:  1842201 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1842201----T:  1844806 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1844806----T:  1847411 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1847411----T:  1850016 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1850016----T:  1852621 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1852621----T:  1855226 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1855226----T:  1857831 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1857831----T:  1860436 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1860436----T:  1863041 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1863041----T:  1865646 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1865646----T:  1868251 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1868251----T:  1870856 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1870856----T:  1873461 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1873461----T:  1876066 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1876066----T:  1878671 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1878671----T:  1881276 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1881276----T:  1883881 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1883881----T:  1886486 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1886486----T:  1889091 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1889091----T:  1891696 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1891696----T:  1894301 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1894301----T:  1896906 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1896906----T:  1899511 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1899511----T:  1902116 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1902116----T:  1904721 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1904721----T:  1907326 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1907326----T:  1909931 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1909931----T:  1912536 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1912536----T:  1915141 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1915141----T:  1917746 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1917746----T:  1920351 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1920351----T:  1922956 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1922956----T:  1925561 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1925561----T:  1928166 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1928166----T:  1930771 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1930771----T:  1933376 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1933377----T:  1994684 	 St: 80445000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1933377----T:  1935982 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2216835----T:  2218253 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.957461)
F:  2218253----T:  2220788 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2220789----T:  2223324 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2445475----T:  2874104 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(289.418640)
F:  2446009----T:  2448614 	 St: 80219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446009----T:  2448614 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2448614----T:  2451219 	 St: 8021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448614----T:  2451219 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2451219----T:  2453824 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2451219----T:  2453824 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2453824----T:  2456429 	 St: 8022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453824----T:  2456429 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2456429----T:  2459034 	 St: 8022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456429----T:  2459034 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2459034----T:  2461639 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459034----T:  2461639 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2461639----T:  2464244 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461639----T:  2464244 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2464244----T:  2466849 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2464244----T:  2466849 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2466849----T:  2469454 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466849----T:  2469454 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2469454----T:  2472059 	 St: 80241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469454----T:  2472059 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2472059----T:  2474664 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472059----T:  2474664 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2474664----T:  2477269 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474664----T:  2477269 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2477269----T:  2479874 	 St: 80244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477269----T:  2479874 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2479874----T:  2482479 	 St: 80238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479874----T:  2482479 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2482479----T:  2485084 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482479----T:  2485084 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2485084----T:  2487689 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485084----T:  2487689 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2487689----T:  2490294 	 St: 8023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487689----T:  2490294 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2490294----T:  2492899 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490294----T:  2492899 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2492899----T:  2495504 	 St: 80224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492899----T:  2495504 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2495504----T:  2498109 	 St: 8023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495504----T:  2498109 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2498109----T:  2500714 	 St: 80232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498109----T:  2500714 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2500714----T:  2503319 	 St: 8023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500714----T:  2503319 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2503319----T:  2505924 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503319----T:  2505924 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2505924----T:  2508529 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505924----T:  2508529 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2508529----T:  2511134 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508529----T:  2511134 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2511134----T:  2513739 	 St: 80221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511134----T:  2513739 	 St: 802e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2513739----T:  2516344 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513739----T:  2516344 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2516344----T:  2518949 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2516344----T:  2518949 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2518949----T:  2521554 	 St: 8021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518949----T:  2521554 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2521554----T:  2524159 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521554----T:  2524159 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2524159----T:  2526764 	 St: 8021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524159----T:  2526764 	 St: 802ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2526764----T:  2529369 	 St: 80227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526764----T:  2529369 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2529369----T:  2531974 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529369----T:  2531974 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2531974----T:  2534579 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531974----T:  2534579 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2534579----T:  2537184 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534579----T:  2537184 	 St: 802f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2537184----T:  2539789 	 St: 8022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2537184----T:  2539789 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2539789----T:  2542394 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539789----T:  2542394 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2542394----T:  2544999 	 St: 80216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2542394----T:  2544999 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2544999----T:  2547604 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544999----T:  2547604 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2547604----T:  2550209 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547604----T:  2550209 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2550209----T:  2552814 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2550209----T:  2552814 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2552814----T:  2555419 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552814----T:  2555419 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2555419----T:  2558024 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555419----T:  2558024 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2558024----T:  2560629 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2558024----T:  2560629 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2560629----T:  2563234 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560629----T:  2563234 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2563234----T:  2565839 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2563234----T:  2565839 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2565839----T:  2568444 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565839----T:  2568444 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2568444----T:  2571049 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568444----T:  2571049 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2571049----T:  2573654 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2571049----T:  2573654 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2573654----T:  2576259 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573654----T:  2576259 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2576259----T:  2578864 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2576259----T:  2578864 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2578864----T:  2581469 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578864----T:  2581469 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2581469----T:  2584074 	 St: 80234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581469----T:  2584074 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2584074----T:  2586679 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2584074----T:  2586679 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2586679----T:  2589284 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586679----T:  2589284 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2589284----T:  2591889 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2589284----T:  2591889 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2591889----T:  2594494 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591889----T:  2594494 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2594494----T:  2597099 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594494----T:  2597099 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2597099----T:  2599704 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2597099----T:  2599704 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2599704----T:  2602309 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599704----T:  2602309 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2602309----T:  2604914 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2602309----T:  2604914 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2604914----T:  2607519 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604914----T:  2607519 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2607519----T:  2610124 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607519----T:  2610124 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2610124----T:  2612729 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2610124----T:  2612729 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2612729----T:  2615334 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612729----T:  2615334 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2615334----T:  2617939 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2615334----T:  2617939 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2617939----T:  2620544 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617939----T:  2620544 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2620544----T:  2623149 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620544----T:  2623149 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2623149----T:  2625754 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2623149----T:  2625754 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2625754----T:  2628359 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625754----T:  2628359 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2628359----T:  2630964 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2628359----T:  2630964 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2630964----T:  2633569 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630964----T:  2633569 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2633569----T:  2636174 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633569----T:  2636174 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2636174----T:  2638779 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2636174----T:  2638779 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2638779----T:  2641384 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638779----T:  2641384 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2641384----T:  2643989 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2641384----T:  2643989 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2643989----T:  2646594 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643989----T:  2646594 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2646594----T:  2649199 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646594----T:  2649199 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2649199----T:  2651804 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2649199----T:  2651804 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2651804----T:  2654409 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651804----T:  2654409 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2654409----T:  2657014 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654409----T:  2657014 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2657014----T:  2659619 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2657014----T:  2659619 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2659619----T:  2662224 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659619----T:  2662224 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2662224----T:  2664829 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2662224----T:  2664829 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2664829----T:  2667434 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664829----T:  2667434 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2667434----T:  2670039 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667434----T:  2670039 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2670039----T:  2672644 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2670039----T:  2672644 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2672644----T:  2675249 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672644----T:  2675249 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2675249----T:  2677854 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2675249----T:  2677854 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2677854----T:  2680459 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677854----T:  2680459 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2680459----T:  2683064 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680459----T:  2683064 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2683064----T:  2685669 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2683064----T:  2685669 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2685669----T:  2688274 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685669----T:  2688274 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2688274----T:  2690879 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2688274----T:  2690879 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2690879----T:  2693484 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690879----T:  2693484 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2693484----T:  2696089 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693484----T:  2696089 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2696089----T:  2698694 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2696089----T:  2698694 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2698694----T:  2701299 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698694----T:  2701299 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2701299----T:  2703904 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701299----T:  2703904 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2703904----T:  2706509 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703904----T:  2706509 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2706509----T:  2709114 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706509----T:  2709114 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2709114----T:  2711719 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2709114----T:  2711719 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2711719----T:  2714324 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711719----T:  2714324 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2714324----T:  2716929 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2714324----T:  2716929 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2716929----T:  2719534 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716929----T:  2719534 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2719534----T:  2722139 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719534----T:  2722139 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2722139----T:  2724744 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2722139----T:  2724744 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2724744----T:  2727349 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724744----T:  2727349 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2727349----T:  2729954 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2727349----T:  2729954 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2729954----T:  2732559 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729954----T:  2732559 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2732559----T:  2735164 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732559----T:  2735164 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2735164----T:  2737769 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2735164----T:  2737769 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2737769----T:  2740374 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737769----T:  2740374 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2740374----T:  2742979 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2740374----T:  2742979 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2742979----T:  2745584 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742979----T:  2745584 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2745584----T:  2748189 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745584----T:  2748189 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2748189----T:  2750794 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2748189----T:  2750794 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2750794----T:  2753399 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750794----T:  2753399 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2753399----T:  2756004 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753399----T:  2756004 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2756004----T:  2758609 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2756004----T:  2758609 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2758609----T:  2761214 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758609----T:  2761214 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2761214----T:  2763819 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2761214----T:  2763819 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2763819----T:  2766424 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763819----T:  2766424 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2766424----T:  2769029 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2766424----T:  2769029 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2769029----T:  2771634 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2769029----T:  2771634 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2771635----T:  2774240 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2771635----T:  2774240 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2774604----T:  2777209 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2774604----T:  2777209 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2777209----T:  2779814 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2777209----T:  2779814 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2779814----T:  2782419 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2779814----T:  2782419 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2782419----T:  2785024 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2782419----T:  2785024 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2785024----T:  2787629 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2785024----T:  2787629 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2787629----T:  2790234 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2787629----T:  2790234 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2790234----T:  2792839 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2790234----T:  2792839 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2792839----T:  2795444 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2792839----T:  2795444 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2795444----T:  2798049 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2795444----T:  2798049 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2798049----T:  2800654 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2798049----T:  2800654 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2800654----T:  2803259 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2800654----T:  2803259 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2803259----T:  2805864 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2803259----T:  2805864 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2805864----T:  2808469 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2805864----T:  2808469 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2808469----T:  2811074 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2808469----T:  2811074 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2811074----T:  2813679 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2811074----T:  2813679 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2813679----T:  2816284 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2813679----T:  2816284 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2816284----T:  2818889 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2816284----T:  2818889 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2818889----T:  2821494 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2818889----T:  2821494 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2821494----T:  2824099 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2821494----T:  2824099 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2824099----T:  2826704 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2824099----T:  2826704 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2826704----T:  2829309 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2826704----T:  2829309 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2829309----T:  2831914 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2829309----T:  2831914 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2831914----T:  2834519 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2831914----T:  2834519 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2834519----T:  2837124 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2834519----T:  2837124 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2837124----T:  2839729 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2837124----T:  2839729 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2839729----T:  2842334 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2839729----T:  2842334 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2842334----T:  2844939 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2842334----T:  2844939 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2844939----T:  2847544 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2844939----T:  2847544 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2847544----T:  2850149 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2847544----T:  2850149 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2850149----T:  2852754 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2850149----T:  2852754 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2852754----T:  2855359 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2852754----T:  2855359 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2855359----T:  2857964 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2855359----T:  2857964 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2857964----T:  2860569 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2857964----T:  2860569 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2860569----T:  2863174 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2860569----T:  2863174 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2863174----T:  2865779 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2863174----T:  2865779 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2865780----T:  2868385 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2865780----T:  2868385 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3096254----T:  3099181 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.976367)
F:  3099181----T:  3101716 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3101717----T:  3104252 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3326403----T:  3960416 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(428.097900)
F:  3326944----T:  3329549 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326944----T:  3329549 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3329549----T:  3332154 	 St: 80236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329549----T:  3332154 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3332154----T:  3334759 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3332154----T:  3334759 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3334759----T:  3337364 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3334759----T:  3337364 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3337364----T:  3339969 	 St: 80225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337364----T:  3339969 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3339969----T:  3342574 	 St: 8022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339969----T:  3342574 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3342574----T:  3345179 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3342574----T:  3345179 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3345179----T:  3347784 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3345179----T:  3347784 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3347784----T:  3350389 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347784----T:  3350389 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3350389----T:  3352994 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3350389----T:  3352994 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3352994----T:  3355599 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352994----T:  3355599 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3355599----T:  3358204 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355599----T:  3358204 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3358204----T:  3360809 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3358204----T:  3360809 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3360809----T:  3363414 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360809----T:  3363414 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3363414----T:  3366019 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3363414----T:  3366019 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3366019----T:  3368624 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3366019----T:  3368624 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3368624----T:  3371229 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368624----T:  3371229 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3371229----T:  3373834 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3371229----T:  3373834 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3373834----T:  3376439 	 St: 802f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373834----T:  3376439 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3376439----T:  3379044 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3376439----T:  3379044 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3379044----T:  3381649 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3379044----T:  3381649 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3381649----T:  3384254 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381649----T:  3384254 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3384254----T:  3386859 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3384254----T:  3386859 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3386859----T:  3389464 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386859----T:  3389464 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3389464----T:  3392069 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389464----T:  3392069 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3392069----T:  3394674 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3392069----T:  3394674 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3394674----T:  3397279 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394674----T:  3397279 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3397279----T:  3399884 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3397279----T:  3399884 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3399884----T:  3402489 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399884----T:  3402489 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3402489----T:  3405094 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402489----T:  3405094 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3405094----T:  3407699 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3405094----T:  3407699 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3407699----T:  3410304 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407699----T:  3410304 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3410304----T:  3412909 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410304----T:  3412909 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412909----T:  3415514 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412909----T:  3415514 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3415514----T:  3418119 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415514----T:  3418119 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3418119----T:  3420724 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3418119----T:  3420724 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3420724----T:  3423329 	 St: 802e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420724----T:  3423329 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3423329----T:  3425934 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423329----T:  3425934 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425934----T:  3428539 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425934----T:  3428539 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3428539----T:  3431144 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428539----T:  3431144 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3431144----T:  3433749 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431144----T:  3433749 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3433749----T:  3436354 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433749----T:  3436354 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3436354----T:  3438959 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436354----T:  3438959 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438959----T:  3441564 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438959----T:  3441564 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3441564----T:  3444169 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441564----T:  3444169 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3444169----T:  3446774 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3444169----T:  3446774 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3446774----T:  3449379 	 St: 802ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446774----T:  3449379 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3449379----T:  3451984 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449379----T:  3451984 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3451984----T:  3454589 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451984----T:  3454589 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3454589----T:  3457194 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454589----T:  3457194 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3457194----T:  3459799 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3457194----T:  3459799 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3459799----T:  3462404 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459799----T:  3462404 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3462404----T:  3465009 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462404----T:  3465009 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3465009----T:  3467614 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465009----T:  3467614 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3467614----T:  3470219 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467614----T:  3470219 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3470219----T:  3472824 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470219----T:  3472824 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3472824----T:  3475429 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472824----T:  3475429 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3475429----T:  3478034 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475429----T:  3478034 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3478034----T:  3480639 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478034----T:  3480639 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3480639----T:  3483244 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480639----T:  3483244 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3483244----T:  3485849 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483244----T:  3485849 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3485849----T:  3488454 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485849----T:  3488454 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3488454----T:  3491059 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488454----T:  3491059 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3491059----T:  3493664 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491059----T:  3493664 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3493664----T:  3496269 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493664----T:  3496269 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3496269----T:  3498874 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3496269----T:  3498874 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3498874----T:  3501479 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498874----T:  3501479 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3501479----T:  3504084 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501479----T:  3504084 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3504084----T:  3506689 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3504084----T:  3506689 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3506689----T:  3509294 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506689----T:  3509294 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3509294----T:  3511899 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509294----T:  3511899 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3511899----T:  3514504 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511899----T:  3514504 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3514504----T:  3517109 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514504----T:  3517109 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3517109----T:  3519714 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517109----T:  3519714 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3519714----T:  3522319 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519714----T:  3522319 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3522319----T:  3524924 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522319----T:  3524924 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3524924----T:  3527529 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524924----T:  3527529 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3527529----T:  3530134 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527529----T:  3530134 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3530134----T:  3532739 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530134----T:  3532739 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3532739----T:  3535344 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532739----T:  3535344 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3535344----T:  3537949 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3535344----T:  3537949 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3537949----T:  3540554 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537949----T:  3540554 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3540554----T:  3543159 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540554----T:  3543159 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3543159----T:  3545764 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3543159----T:  3545764 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3545764----T:  3548369 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545764----T:  3548369 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3548369----T:  3550974 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3548369----T:  3550974 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3550974----T:  3553579 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550974----T:  3553579 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3553579----T:  3556184 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553579----T:  3556184 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3556184----T:  3558789 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3556184----T:  3558789 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3558789----T:  3561394 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558789----T:  3561394 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3561394----T:  3563999 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3561394----T:  3563999 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3563999----T:  3566604 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563999----T:  3566604 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3566604----T:  3569209 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566604----T:  3569209 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3569209----T:  3571814 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3569209----T:  3571814 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3571814----T:  3574419 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571814----T:  3574419 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3574419----T:  3577024 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574419----T:  3577024 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3577024----T:  3579629 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577024----T:  3579629 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3579629----T:  3582234 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579629----T:  3582234 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3582234----T:  3584839 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582234----T:  3584839 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3584839----T:  3587444 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584839----T:  3587444 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3587444----T:  3590049 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587444----T:  3590049 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3590049----T:  3592654 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3590049----T:  3592654 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3592654----T:  3595259 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592654----T:  3595259 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3595259----T:  3597864 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595259----T:  3597864 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3597864----T:  3600469 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597864----T:  3600469 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3600469----T:  3603074 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600469----T:  3603074 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3603074----T:  3605679 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3603074----T:  3605679 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3605679----T:  3608284 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605679----T:  3608284 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3608284----T:  3610889 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3608284----T:  3610889 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3610889----T:  3613494 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610889----T:  3613494 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3613494----T:  3616099 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613494----T:  3616099 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3616099----T:  3618704 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3616099----T:  3618704 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3618704----T:  3621309 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618704----T:  3621309 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3621309----T:  3623914 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621309----T:  3623914 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3623914----T:  3626519 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623914----T:  3626519 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3626519----T:  3629124 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626519----T:  3629124 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3629124----T:  3631729 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3629124----T:  3631729 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3631729----T:  3634334 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631729----T:  3634334 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3634334----T:  3636939 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3634334----T:  3636939 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3636939----T:  3639544 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636939----T:  3639544 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3639544----T:  3642149 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639544----T:  3642149 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3642149----T:  3644754 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3642149----T:  3644754 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3644754----T:  3647359 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644754----T:  3647359 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3647359----T:  3649964 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647359----T:  3649964 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3649964----T:  3652569 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649964----T:  3652569 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3652569----T:  3655174 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652569----T:  3655174 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3655174----T:  3657779 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3655174----T:  3657779 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3657779----T:  3660384 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657779----T:  3660384 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3660384----T:  3662989 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3660384----T:  3662989 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3662989----T:  3665594 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662989----T:  3665594 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3665594----T:  3668199 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665594----T:  3668199 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3668199----T:  3670804 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3668199----T:  3670804 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3670804----T:  3673409 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3670804----T:  3673409 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3673409----T:  3676014 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3673409----T:  3676014 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3676014----T:  3678619 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3676014----T:  3678619 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3678619----T:  3681224 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3678619----T:  3681224 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3681224----T:  3683829 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3681224----T:  3683829 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3683829----T:  3686434 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3683829----T:  3686434 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3686434----T:  3689039 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3686434----T:  3689039 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3689039----T:  3691644 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3689039----T:  3691644 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3691644----T:  3694249 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3691644----T:  3694249 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3694249----T:  3696854 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3694249----T:  3696854 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3696854----T:  3699459 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3696854----T:  3699459 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3699459----T:  3702064 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3699459----T:  3702064 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3702064----T:  3704669 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3702064----T:  3704669 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3704669----T:  3707274 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3704669----T:  3707274 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3707274----T:  3709879 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3707274----T:  3709879 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3709879----T:  3712484 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3709879----T:  3712484 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3712484----T:  3715089 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3712484----T:  3715089 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3715089----T:  3717694 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3715089----T:  3717694 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3717694----T:  3720299 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717694----T:  3720299 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3720299----T:  3722904 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3720299----T:  3722904 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3722904----T:  3725509 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3722904----T:  3725509 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3725509----T:  3728114 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3725509----T:  3728114 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3728114----T:  3730719 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3728114----T:  3730719 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3730719----T:  3733324 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3730719----T:  3733324 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3733324----T:  3735929 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3733324----T:  3735929 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3735929----T:  3738534 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3735929----T:  3738534 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3738534----T:  3741139 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3738534----T:  3741139 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3741139----T:  3743744 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3741139----T:  3743744 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3743744----T:  3746349 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3743744----T:  3746349 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3746349----T:  3748954 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3746349----T:  3748954 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3748954----T:  3751559 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3748954----T:  3751559 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3751559----T:  3754164 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3751559----T:  3754164 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3754164----T:  3756769 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3754164----T:  3756769 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3756769----T:  3759374 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3756769----T:  3759374 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3759374----T:  3761979 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3759374----T:  3761979 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3761979----T:  3764584 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3761979----T:  3764584 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3764584----T:  3767189 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3764584----T:  3767189 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3767189----T:  3769794 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3767189----T:  3769794 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3769794----T:  3772399 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3769794----T:  3772399 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3772399----T:  3775004 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3772399----T:  3775004 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3775004----T:  3777609 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3775004----T:  3777609 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3777609----T:  3780214 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3777609----T:  3780214 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3780215----T:  3782820 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3780215----T:  3782820 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3783012----T:  3785617 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3783012----T:  3785617 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3785618----T:  3788223 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3785618----T:  3788223 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3788223----T:  3790828 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3788223----T:  3790828 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3790828----T:  3793433 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3790828----T:  3793433 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3793433----T:  3796038 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3793433----T:  3796038 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3796038----T:  3798643 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3796038----T:  3798643 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3798643----T:  3801248 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3798643----T:  3801248 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3801248----T:  3803853 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3801248----T:  3803853 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3803853----T:  3806458 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3803853----T:  3806458 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3806458----T:  3809063 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3806458----T:  3809063 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3809063----T:  3811668 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3809063----T:  3811668 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3811668----T:  3814273 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3811668----T:  3814273 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3814273----T:  3816878 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3814273----T:  3816878 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3816878----T:  3819483 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3816878----T:  3819483 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3819483----T:  3822088 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3819483----T:  3822088 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3822088----T:  3824693 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3822088----T:  3824693 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3824693----T:  3827298 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3824693----T:  3827298 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3827298----T:  3829903 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3827298----T:  3829903 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3829903----T:  3832508 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3829903----T:  3832508 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3832508----T:  3835113 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3832508----T:  3835113 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3835113----T:  3837718 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3835113----T:  3837718 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3837718----T:  3840323 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3837718----T:  3840323 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3840323----T:  3842928 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3840323----T:  3842928 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3842928----T:  3845533 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3842928----T:  3845533 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3845533----T:  3848138 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3845533----T:  3848138 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3848138----T:  3850743 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3848138----T:  3850743 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3850743----T:  3853348 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3850743----T:  3853348 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3853348----T:  3855953 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3853348----T:  3855953 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3855953----T:  3858558 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3855953----T:  3858558 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3858558----T:  3861163 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3858558----T:  3861163 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3861163----T:  3863768 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3861163----T:  3863768 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3863768----T:  3866373 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3863768----T:  3866373 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3866373----T:  3868978 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3866373----T:  3868978 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3868978----T:  3871583 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3868978----T:  3871583 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3871583----T:  3874188 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3871583----T:  3874188 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3874188----T:  3876793 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3874188----T:  3876793 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3876793----T:  3879398 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3876793----T:  3879398 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3879398----T:  3882003 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3879398----T:  3882003 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3882003----T:  3884608 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3882003----T:  3884608 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3884608----T:  3887213 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3884608----T:  3887213 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3887213----T:  3889818 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3887213----T:  3889818 	 St: 802eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3889818----T:  3892423 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3889818----T:  3892423 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3892423----T:  3895028 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3892423----T:  3895028 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3895028----T:  3897633 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3895028----T:  3897633 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3897633----T:  3900238 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3897633----T:  3900238 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3900238----T:  3902843 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3900238----T:  3902843 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3902843----T:  3905448 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3902843----T:  3905448 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3905448----T:  3908053 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3905448----T:  3908053 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3908053----T:  3910658 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3908053----T:  3910658 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3910658----T:  3913263 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3910658----T:  3913263 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3913263----T:  3915868 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3913263----T:  3915868 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3915868----T:  3918473 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3915868----T:  3918473 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3918473----T:  3921078 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3918473----T:  3921078 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3921078----T:  3923683 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3921078----T:  3923683 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3923683----T:  3926288 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3923683----T:  3926288 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3926288----T:  3928893 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3926288----T:  3928893 	 St: 802f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3928893----T:  3931498 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3928893----T:  3931498 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3931498----T:  3934103 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3931498----T:  3934103 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3934103----T:  3936708 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3934103----T:  3936708 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3936708----T:  3939313 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3936708----T:  3939313 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3939313----T:  3941918 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3939313----T:  3941918 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3941918----T:  3944523 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3941918----T:  3944523 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3944523----T:  3947128 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3944523----T:  3947128 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3947128----T:  3949733 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3947128----T:  3949733 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3949734----T:  3952339 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3949734----T:  3952339 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4182566----T:  4220490 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.607021)
F:  4183178----T:  4185783 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4183178----T:  4185783 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4185783----T:  4188388 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4185783----T:  4188388 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4188388----T:  4190993 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4188388----T:  4190993 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4190993----T:  4193598 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190993----T:  4193598 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4193598----T:  4196203 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193598----T:  4196203 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4196203----T:  4198808 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4196203----T:  4198808 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4198808----T:  4201413 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4198808----T:  4201413 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4201413----T:  4204018 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4201413----T:  4204018 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4204018----T:  4206623 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4204018----T:  4206623 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4206623----T:  4209228 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4206623----T:  4209228 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4209228----T:  4211833 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209228----T:  4211833 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4211833----T:  4214438 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4211833----T:  4214438 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4214438----T:  4217043 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4214438----T:  4217043 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4217044----T:  4219649 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4217044----T:  4219649 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4220490----T:  4223025 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4223026----T:  4225561 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4447712----T:  4872419 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(286.770416)
F:  4448404----T:  4451009 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4448404----T:  4451009 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4451009----T:  4453614 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4451009----T:  4453614 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4453614----T:  4456219 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4453614----T:  4456219 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4456219----T:  4458824 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4456219----T:  4458824 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4458824----T:  4461429 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458824----T:  4461429 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4461429----T:  4464034 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4461429----T:  4464034 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4464034----T:  4466639 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4464034----T:  4466639 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4466639----T:  4469244 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4466639----T:  4469244 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4469244----T:  4471849 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4469244----T:  4471849 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4471849----T:  4474454 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471849----T:  4474454 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4474454----T:  4477059 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4474454----T:  4477059 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4477059----T:  4479664 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4477059----T:  4479664 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4479664----T:  4482269 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479664----T:  4482269 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4482269----T:  4484874 	 St: 802f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4482269----T:  4484874 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4484874----T:  4487479 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484874----T:  4487479 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4487479----T:  4490084 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487479----T:  4490084 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4490084----T:  4492689 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490084----T:  4492689 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4492689----T:  4495294 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492689----T:  4495294 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4495294----T:  4497899 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495294----T:  4497899 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4497899----T:  4500504 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497899----T:  4500504 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4500504----T:  4503109 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4500504----T:  4503109 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4503109----T:  4505714 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503109----T:  4505714 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4505714----T:  4508319 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505714----T:  4508319 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4508319----T:  4510924 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508319----T:  4510924 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4510924----T:  4513529 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510924----T:  4513529 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4513529----T:  4516134 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513529----T:  4516134 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4516134----T:  4518739 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516134----T:  4518739 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4518739----T:  4521344 	 St: 802eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518739----T:  4521344 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4521344----T:  4523949 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521344----T:  4523949 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4523949----T:  4526554 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4523949----T:  4526554 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4526554----T:  4529159 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4526554----T:  4529159 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4529159----T:  4531764 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529159----T:  4531764 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4531764----T:  4534369 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4531764----T:  4534369 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4534369----T:  4536974 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4534369----T:  4536974 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4536974----T:  4539579 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4536974----T:  4539579 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4539579----T:  4542184 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4539579----T:  4542184 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4542184----T:  4544789 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542184----T:  4544789 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4544789----T:  4547394 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4544789----T:  4547394 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4547394----T:  4549999 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4547394----T:  4549999 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4549999----T:  4552604 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4549999----T:  4552604 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4552604----T:  4555209 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4552604----T:  4555209 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4555209----T:  4557814 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4555209----T:  4557814 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4557814----T:  4560419 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4557814----T:  4560419 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4560419----T:  4563024 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4560419----T:  4563024 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4563024----T:  4565629 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4563024----T:  4565629 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4565629----T:  4568234 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4565629----T:  4568234 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4568234----T:  4570839 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4568234----T:  4570839 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4570839----T:  4573444 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570839----T:  4573444 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4573444----T:  4576049 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573444----T:  4576049 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4576049----T:  4578654 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4576049----T:  4578654 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4578654----T:  4581259 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4578654----T:  4581259 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4581259----T:  4583864 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4581259----T:  4583864 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4583864----T:  4586469 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4583864----T:  4586469 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4586469----T:  4589074 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4586469----T:  4589074 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4589074----T:  4591679 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589074----T:  4591679 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4591679----T:  4594284 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4591679----T:  4594284 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4594284----T:  4596889 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594284----T:  4596889 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4596889----T:  4599494 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4596889----T:  4599494 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4599494----T:  4602099 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4599494----T:  4602099 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4602099----T:  4604704 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4602099----T:  4604704 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4604704----T:  4607309 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4604704----T:  4607309 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4607309----T:  4609914 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607309----T:  4609914 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4609914----T:  4612519 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4609914----T:  4612519 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4612519----T:  4615124 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4612519----T:  4615124 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4615124----T:  4617729 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4615124----T:  4617729 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4617729----T:  4620334 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617729----T:  4620334 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4620334----T:  4622939 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620334----T:  4622939 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4622939----T:  4625544 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4622939----T:  4625544 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4625544----T:  4628149 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4625544----T:  4628149 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4628149----T:  4630754 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4628149----T:  4630754 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4630754----T:  4633359 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630754----T:  4633359 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4633359----T:  4635964 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4633359----T:  4635964 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4635964----T:  4638569 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4635964----T:  4638569 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4638569----T:  4641174 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4638569----T:  4641174 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4641174----T:  4643779 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4641174----T:  4643779 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4643779----T:  4646384 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4643779----T:  4646384 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4646384----T:  4648989 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4646384----T:  4648989 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4648989----T:  4651594 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4648989----T:  4651594 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4651594----T:  4654199 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4651594----T:  4654199 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4654199----T:  4656804 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4654199----T:  4656804 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4656804----T:  4659409 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656804----T:  4659409 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4659409----T:  4662014 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4659409----T:  4662014 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4662014----T:  4664619 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4662014----T:  4664619 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4664619----T:  4667224 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4664619----T:  4667224 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4667224----T:  4669829 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4667224----T:  4669829 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4669829----T:  4672434 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669829----T:  4672434 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4672434----T:  4675039 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4672434----T:  4675039 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4675039----T:  4677644 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4675039----T:  4677644 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4677644----T:  4680249 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4677644----T:  4680249 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4680249----T:  4682854 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4680249----T:  4682854 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4682854----T:  4685459 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682854----T:  4685459 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4685459----T:  4688064 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685459----T:  4688064 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4688064----T:  4690669 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688064----T:  4690669 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4690670----T:  4693275 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4690670----T:  4693275 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4693467----T:  4696072 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693467----T:  4696072 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4696073----T:  4698678 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4696073----T:  4698678 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4698678----T:  4701283 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4698678----T:  4701283 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4701283----T:  4703888 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4701283----T:  4703888 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4703888----T:  4706493 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4703888----T:  4706493 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4706493----T:  4709098 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4706493----T:  4709098 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4709098----T:  4711703 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4709098----T:  4711703 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4711703----T:  4714308 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4711703----T:  4714308 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4714308----T:  4716913 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4714308----T:  4716913 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4716913----T:  4719518 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4716913----T:  4719518 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4719518----T:  4722123 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4719518----T:  4722123 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4722123----T:  4724728 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4722123----T:  4724728 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4724728----T:  4727333 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4724728----T:  4727333 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4727333----T:  4729938 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4727333----T:  4729938 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4729938----T:  4732543 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4729938----T:  4732543 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4732543----T:  4735148 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4732543----T:  4735148 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4735148----T:  4737753 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4735148----T:  4737753 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4737753----T:  4740358 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4737753----T:  4740358 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4740358----T:  4742963 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740358----T:  4742963 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4742963----T:  4745568 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4742963----T:  4745568 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4745568----T:  4748173 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4745568----T:  4748173 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4748173----T:  4750778 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4748173----T:  4750778 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4750778----T:  4753383 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4750778----T:  4753383 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4753383----T:  4755988 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4753383----T:  4755988 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4755988----T:  4758593 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4755988----T:  4758593 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4758593----T:  4761198 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758593----T:  4761198 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4761198----T:  4763803 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4761198----T:  4763803 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4763803----T:  4766408 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4763803----T:  4766408 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4766408----T:  4769013 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4766408----T:  4769013 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4769013----T:  4771618 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4769013----T:  4771618 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4771618----T:  4774223 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771618----T:  4774223 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4774223----T:  4776828 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4774223----T:  4776828 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4776828----T:  4779433 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4776828----T:  4779433 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4779433----T:  4782038 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4779433----T:  4782038 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4782038----T:  4784643 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4782038----T:  4784643 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4784643----T:  4787248 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4784643----T:  4787248 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4787248----T:  4789853 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4787248----T:  4789853 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4789853----T:  4792458 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4789853----T:  4792458 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4792458----T:  4795063 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4792458----T:  4795063 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4795063----T:  4797668 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4795063----T:  4797668 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4797668----T:  4800273 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4797668----T:  4800273 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4800273----T:  4802878 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4800273----T:  4802878 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4802878----T:  4805483 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4802878----T:  4805483 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4805483----T:  4808088 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4805483----T:  4808088 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4808088----T:  4810693 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4808088----T:  4810693 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4810693----T:  4813298 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4810693----T:  4813298 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4813298----T:  4815903 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4813298----T:  4815903 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4815903----T:  4818508 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4815903----T:  4818508 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4818508----T:  4821113 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4818508----T:  4821113 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4821113----T:  4823718 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4821113----T:  4823718 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4823718----T:  4826323 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4823718----T:  4826323 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4826323----T:  4828928 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4826323----T:  4828928 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4828928----T:  4831533 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4828928----T:  4831533 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4831533----T:  4834138 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4831533----T:  4834138 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4834138----T:  4836743 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4834138----T:  4836743 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4836743----T:  4839348 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4836743----T:  4839348 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4839348----T:  4841953 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4839348----T:  4841953 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4841953----T:  4844558 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4841953----T:  4844558 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4844558----T:  4847163 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4844558----T:  4847163 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4847163----T:  4849768 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4847163----T:  4849768 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4849768----T:  4852373 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4849768----T:  4852373 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4852373----T:  4854978 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4852373----T:  4854978 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4854978----T:  4857583 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4854978----T:  4857583 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4857583----T:  4860188 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4857583----T:  4860188 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4860189----T:  4862794 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4860189----T:  4862794 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5094569----T:  5132497 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.609724)
F:  5095181----T:  5097786 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5095181----T:  5097786 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5097786----T:  5100391 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5097786----T:  5100391 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5100391----T:  5102996 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5100391----T:  5102996 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5102996----T:  5105601 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5102996----T:  5105601 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5105601----T:  5108206 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5105601----T:  5108206 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5108206----T:  5110811 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5108206----T:  5110811 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5110811----T:  5113416 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5110811----T:  5113416 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5113416----T:  5116021 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5113416----T:  5116021 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5116021----T:  5118626 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5116021----T:  5118626 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5118626----T:  5121231 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5118626----T:  5121231 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5121231----T:  5123836 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5121231----T:  5123836 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5123836----T:  5126441 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5123836----T:  5126441 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5126441----T:  5129046 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5126441----T:  5129046 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5129047----T:  5131652 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5129047----T:  5131652 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5132497----T:  5135032 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5135033----T:  5137568 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5359719----T:  5792934 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(292.515198)
F:  5360329----T:  5362934 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5360329----T:  5362934 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5362934----T:  5365539 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5362934----T:  5365539 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5365539----T:  5368144 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5365539----T:  5368144 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5368144----T:  5370749 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5368144----T:  5370749 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5370749----T:  5373354 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5370749----T:  5373354 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5373354----T:  5375959 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5373354----T:  5375959 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5375959----T:  5378564 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5375959----T:  5378564 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5378564----T:  5381169 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5378564----T:  5381169 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5381169----T:  5383774 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5381169----T:  5383774 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5383774----T:  5386379 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5383774----T:  5386379 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5386379----T:  5388984 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5386379----T:  5388984 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5388984----T:  5391589 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5388984----T:  5391589 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5391589----T:  5394194 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5391589----T:  5394194 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5394194----T:  5396799 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5394194----T:  5396799 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5396799----T:  5399404 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5396799----T:  5399404 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5399404----T:  5402009 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5399404----T:  5402009 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5402009----T:  5404614 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5402009----T:  5404614 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5404614----T:  5407219 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5404614----T:  5407219 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5407219----T:  5409824 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5407219----T:  5409824 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5409824----T:  5412429 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5409824----T:  5412429 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5412429----T:  5415034 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5412429----T:  5415034 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5415034----T:  5417639 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5415034----T:  5417639 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5417639----T:  5420244 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5417639----T:  5420244 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5420244----T:  5422849 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5420244----T:  5422849 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5422849----T:  5425454 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5422849----T:  5425454 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5425454----T:  5428059 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425454----T:  5428059 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5428059----T:  5430664 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5428059----T:  5430664 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5430664----T:  5433269 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5430664----T:  5433269 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5433269----T:  5435874 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5433269----T:  5435874 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5435874----T:  5438479 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5435874----T:  5438479 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5438479----T:  5441084 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438479----T:  5441084 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5441084----T:  5443689 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5441084----T:  5443689 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5443689----T:  5446294 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5443689----T:  5446294 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5446294----T:  5448899 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5446294----T:  5448899 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5448899----T:  5451504 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5448899----T:  5451504 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5451504----T:  5454109 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451504----T:  5454109 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5454109----T:  5456714 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5454109----T:  5456714 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5456714----T:  5459319 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5456714----T:  5459319 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5459319----T:  5461924 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5459319----T:  5461924 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5461924----T:  5464529 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5461924----T:  5464529 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5464529----T:  5467134 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5464529----T:  5467134 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5467134----T:  5469739 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5467134----T:  5469739 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5469739----T:  5472344 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5469739----T:  5472344 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5472344----T:  5474949 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5472344----T:  5474949 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5474949----T:  5477554 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5474949----T:  5477554 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5477554----T:  5480159 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5477554----T:  5480159 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5480159----T:  5482764 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5480159----T:  5482764 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5482764----T:  5485369 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5482764----T:  5485369 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5485369----T:  5487974 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5485369----T:  5487974 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5487974----T:  5490579 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5487974----T:  5490579 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5490579----T:  5493184 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5490579----T:  5493184 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5493184----T:  5495789 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5493184----T:  5495789 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5495789----T:  5498394 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5495789----T:  5498394 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5498394----T:  5500999 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5498394----T:  5500999 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5500999----T:  5503604 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5500999----T:  5503604 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5503604----T:  5506209 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5503604----T:  5506209 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5506209----T:  5508814 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5506209----T:  5508814 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5508814----T:  5511419 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5508814----T:  5511419 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5511419----T:  5514024 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5511419----T:  5514024 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5514024----T:  5516629 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5514024----T:  5516629 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5516629----T:  5519234 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5516629----T:  5519234 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5519234----T:  5521839 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5519234----T:  5521839 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5521839----T:  5524444 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5521839----T:  5524444 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5524444----T:  5527049 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524444----T:  5527049 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5527049----T:  5529654 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5527049----T:  5529654 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5529654----T:  5532259 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5529654----T:  5532259 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5532259----T:  5534864 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5532259----T:  5534864 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5534864----T:  5537469 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5534864----T:  5537469 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5537469----T:  5540074 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5537469----T:  5540074 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5540074----T:  5542679 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5540074----T:  5542679 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5542679----T:  5545284 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5542679----T:  5545284 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5545284----T:  5547889 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5545284----T:  5547889 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5547889----T:  5550494 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5547889----T:  5550494 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5550494----T:  5553099 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5550494----T:  5553099 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5553099----T:  5555704 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5553099----T:  5555704 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5555704----T:  5558309 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5555704----T:  5558309 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5558309----T:  5560914 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5558309----T:  5560914 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5560914----T:  5563519 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5560914----T:  5563519 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5563519----T:  5566124 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5563519----T:  5566124 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5566124----T:  5568729 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5566124----T:  5568729 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5568729----T:  5571334 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5568729----T:  5571334 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5571334----T:  5573939 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571334----T:  5573939 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5573939----T:  5576544 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5573939----T:  5576544 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5576544----T:  5579149 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5576544----T:  5579149 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5579149----T:  5581754 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5579149----T:  5581754 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5581754----T:  5584359 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5581754----T:  5584359 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5584359----T:  5586964 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5584359----T:  5586964 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5586964----T:  5589569 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5586964----T:  5589569 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5589569----T:  5592174 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5589569----T:  5592174 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5592174----T:  5594779 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5592174----T:  5594779 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5594779----T:  5597384 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5594779----T:  5597384 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5597384----T:  5599989 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5597384----T:  5599989 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5599989----T:  5602594 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5599989----T:  5602594 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5602594----T:  5605199 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5602594----T:  5605199 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5605199----T:  5607804 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5605199----T:  5607804 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5607804----T:  5610409 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5607804----T:  5610409 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5610410----T:  5613015 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5610410----T:  5613015 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5613207----T:  5615812 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5613207----T:  5615812 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5615813----T:  5618418 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5615813----T:  5618418 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5618418----T:  5621023 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5618418----T:  5621023 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5621023----T:  5623628 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5621023----T:  5623628 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5623628----T:  5626233 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5623628----T:  5626233 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5626233----T:  5628838 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5626233----T:  5628838 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5628838----T:  5631443 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5628838----T:  5631443 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5631443----T:  5634048 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5631443----T:  5634048 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5634048----T:  5636653 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5634048----T:  5636653 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5636653----T:  5639258 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5636653----T:  5639258 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5639258----T:  5641863 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639258----T:  5641863 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5641863----T:  5644468 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5641863----T:  5644468 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5644468----T:  5647073 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5644468----T:  5647073 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5647073----T:  5649678 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647073----T:  5649678 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5649678----T:  5652283 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5649678----T:  5652283 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5652283----T:  5654888 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5652283----T:  5654888 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5654888----T:  5657493 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5654888----T:  5657493 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5657493----T:  5660098 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657493----T:  5660098 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5660098----T:  5662703 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660098----T:  5662703 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5662703----T:  5665308 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5662703----T:  5665308 	 St: 80233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5665308----T:  5667913 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5665308----T:  5667913 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5667913----T:  5670518 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5667913----T:  5670518 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5670518----T:  5673123 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5670518----T:  5673123 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5673123----T:  5675728 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673123----T:  5675728 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5675728----T:  5678333 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5675728----T:  5678333 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5678333----T:  5680938 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5678333----T:  5680938 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5680938----T:  5683543 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680938----T:  5683543 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5683543----T:  5686148 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683543----T:  5686148 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5686148----T:  5688753 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686148----T:  5688753 	 St: 80222000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5688753----T:  5691358 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5688753----T:  5691358 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5691358----T:  5693963 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5691358----T:  5693963 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5693963----T:  5696568 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5693963----T:  5696568 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5696568----T:  5699173 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696568----T:  5699173 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5699173----T:  5701778 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699173----T:  5701778 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5701778----T:  5704383 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5701778----T:  5704383 	 St: 802eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5704383----T:  5706988 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704383----T:  5706988 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5706988----T:  5709593 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706988----T:  5709593 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5709593----T:  5712198 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709593----T:  5712198 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5712198----T:  5714803 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712198----T:  5714803 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5714803----T:  5717408 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5714803----T:  5717408 	 St: 8023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5717408----T:  5720013 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717408----T:  5720013 	 St: 80219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5720013----T:  5722618 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5720013----T:  5722618 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5722618----T:  5725223 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5722618----T:  5725223 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5725223----T:  5727828 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725223----T:  5727828 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5727828----T:  5730433 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727828----T:  5730433 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5730433----T:  5733038 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730433----T:  5733038 	 St: 8021a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5733038----T:  5735643 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5733038----T:  5735643 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5735643----T:  5738248 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735643----T:  5738248 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5738248----T:  5740853 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5738248----T:  5740853 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5740853----T:  5743458 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740853----T:  5743458 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5743458----T:  5746063 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743458----T:  5746063 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5746063----T:  5748668 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5746063----T:  5748668 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5748668----T:  5751273 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748668----T:  5751273 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5751273----T:  5753878 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751273----T:  5753878 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5753878----T:  5756483 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5753878----T:  5756483 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5756483----T:  5759088 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756483----T:  5759088 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5759088----T:  5761693 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759088----T:  5761693 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5761693----T:  5764298 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5761693----T:  5764298 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5764298----T:  5766903 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5764298----T:  5766903 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5766903----T:  5769508 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766903----T:  5769508 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5769508----T:  5772113 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769508----T:  5772113 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5772113----T:  5774718 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772113----T:  5774718 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5774718----T:  5777323 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5774718----T:  5777323 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5777323----T:  5779928 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5777323----T:  5779928 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5779929----T:  5782534 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5779929----T:  5782534 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6015084----T:  6053024 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(25.617826)
F:  6015696----T:  6018301 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6015696----T:  6018301 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6018301----T:  6020906 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018301----T:  6020906 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6020906----T:  6023511 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6020906----T:  6023511 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6023511----T:  6026116 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6023511----T:  6026116 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6026116----T:  6028721 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6026116----T:  6028721 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6028721----T:  6031326 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6028721----T:  6031326 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6031326----T:  6033931 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6031326----T:  6033931 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6033931----T:  6036536 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033931----T:  6036536 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6036536----T:  6039141 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036536----T:  6039141 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6039141----T:  6041746 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6039141----T:  6041746 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6041746----T:  6044351 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6041746----T:  6044351 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6044351----T:  6046956 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6044351----T:  6046956 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6046956----T:  6049561 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046956----T:  6049561 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6049562----T:  6052167 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6049562----T:  6052167 	 St: 8023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6053024----T:  6055559 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6055560----T:  6058095 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6280246----T:  6699911 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(283.365967)
F:  6280853----T:  6283458 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280853----T:  6283458 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6283458----T:  6286063 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6283458----T:  6286063 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6286063----T:  6288668 	 St: 80222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6286063----T:  6288668 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6288668----T:  6291273 	 St: 8021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288668----T:  6291273 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6291273----T:  6293878 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6291273----T:  6293878 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6293878----T:  6296483 	 St: 80219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293878----T:  6296483 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6296483----T:  6299088 	 St: 80233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6296483----T:  6299088 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6299088----T:  6301693 	 St: 8023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6299088----T:  6301693 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6301693----T:  6304298 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301693----T:  6304298 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6304298----T:  6306903 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6304298----T:  6306903 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6306903----T:  6309508 	 St: 8023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306903----T:  6309508 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6309508----T:  6312113 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6309508----T:  6312113 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6312113----T:  6314718 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6312113----T:  6314718 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6314718----T:  6317323 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314718----T:  6317323 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6317323----T:  6319928 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6317323----T:  6319928 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6319928----T:  6322533 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319928----T:  6322533 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6322533----T:  6325138 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6322533----T:  6325138 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6325138----T:  6327743 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6325138----T:  6327743 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6327743----T:  6330348 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327743----T:  6330348 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6330348----T:  6332953 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6330348----T:  6332953 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6332953----T:  6335558 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332953----T:  6335558 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6335558----T:  6338163 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6335558----T:  6338163 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6338163----T:  6340768 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6338163----T:  6340768 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6340768----T:  6343373 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6340768----T:  6343373 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6343373----T:  6345978 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6343373----T:  6345978 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6345978----T:  6348583 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345978----T:  6348583 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6348583----T:  6351188 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348583----T:  6351188 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6351188----T:  6353793 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6351188----T:  6353793 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6353793----T:  6356398 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353793----T:  6356398 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6356398----T:  6359003 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6356398----T:  6359003 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6359003----T:  6361608 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359003----T:  6361608 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6361608----T:  6364213 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361608----T:  6364213 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6364213----T:  6366818 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364213----T:  6366818 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6366818----T:  6369423 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366818----T:  6369423 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6369423----T:  6372028 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369423----T:  6372028 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6372028----T:  6374633 	 St: 802eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372028----T:  6374633 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6374633----T:  6377238 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374633----T:  6377238 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6377238----T:  6379843 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377238----T:  6379843 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6379843----T:  6382448 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379843----T:  6382448 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6382448----T:  6385053 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382448----T:  6385053 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6385053----T:  6387658 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6385053----T:  6387658 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6387658----T:  6390263 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387658----T:  6390263 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6390263----T:  6392868 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390263----T:  6392868 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6392868----T:  6395473 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392868----T:  6395473 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6395473----T:  6398078 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395473----T:  6398078 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6398078----T:  6400683 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398078----T:  6400683 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6400683----T:  6403288 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400683----T:  6403288 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6403288----T:  6405893 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403288----T:  6405893 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6405893----T:  6408498 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405893----T:  6408498 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6408498----T:  6411103 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408498----T:  6411103 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6411103----T:  6413708 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411103----T:  6413708 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6413708----T:  6416313 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413708----T:  6416313 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6416313----T:  6418918 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416313----T:  6418918 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6418918----T:  6421523 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418918----T:  6421523 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6421523----T:  6424128 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421523----T:  6424128 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6424128----T:  6426733 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424128----T:  6426733 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6426733----T:  6429338 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426733----T:  6429338 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6429338----T:  6431943 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429338----T:  6431943 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6431943----T:  6434548 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431943----T:  6434548 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6434548----T:  6437153 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434548----T:  6437153 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6437153----T:  6439758 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437153----T:  6439758 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6439758----T:  6442363 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439758----T:  6442363 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6442363----T:  6444968 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442363----T:  6444968 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6444968----T:  6447573 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444968----T:  6447573 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6447573----T:  6450178 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447573----T:  6450178 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6450178----T:  6452783 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450178----T:  6452783 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6452783----T:  6455388 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452783----T:  6455388 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6455388----T:  6457993 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455388----T:  6457993 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6457993----T:  6460598 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457993----T:  6460598 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6460598----T:  6463203 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460598----T:  6463203 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6463203----T:  6465808 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463203----T:  6465808 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6465808----T:  6468413 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465808----T:  6468413 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6468413----T:  6471018 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468413----T:  6471018 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6471018----T:  6473623 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471018----T:  6473623 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6473623----T:  6476228 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473623----T:  6476228 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6476228----T:  6478833 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476228----T:  6478833 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6478833----T:  6481438 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478833----T:  6481438 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6481438----T:  6484043 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481438----T:  6484043 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6484043----T:  6486648 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484043----T:  6486648 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6486648----T:  6489253 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486648----T:  6489253 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6489253----T:  6491858 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489253----T:  6491858 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6491858----T:  6494463 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491858----T:  6494463 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6494463----T:  6497068 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494463----T:  6497068 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6497068----T:  6499673 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497068----T:  6499673 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6499673----T:  6502278 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499673----T:  6502278 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6502278----T:  6504883 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502278----T:  6504883 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6504883----T:  6507488 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504883----T:  6507488 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6507488----T:  6510093 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507488----T:  6510093 	 St: 80225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6510093----T:  6512698 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510093----T:  6512698 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6512698----T:  6515303 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512698----T:  6515303 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6515303----T:  6517908 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515303----T:  6517908 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6517908----T:  6520513 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517908----T:  6520513 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6520513----T:  6523118 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520513----T:  6523118 	 St: 8022c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6523119----T:  6525724 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523119----T:  6525724 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6525916----T:  6528521 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525916----T:  6528521 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6528522----T:  6531127 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528522----T:  6531127 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6531127----T:  6533732 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6531127----T:  6533732 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6533732----T:  6536337 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533732----T:  6536337 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6536337----T:  6538942 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6536337----T:  6538942 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6538942----T:  6541547 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538942----T:  6541547 	 St: 80224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6541547----T:  6544152 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541547----T:  6544152 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6544152----T:  6546757 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6544152----T:  6546757 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6546757----T:  6549362 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546757----T:  6549362 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6549362----T:  6551967 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6549362----T:  6551967 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6551967----T:  6554572 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551967----T:  6554572 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6554572----T:  6557177 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554572----T:  6557177 	 St: 80216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6557177----T:  6559782 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6557177----T:  6559782 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6559782----T:  6562387 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559782----T:  6562387 	 St: 8021c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6562387----T:  6564992 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6562387----T:  6564992 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6564992----T:  6567597 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564992----T:  6567597 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6567597----T:  6570202 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567597----T:  6570202 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6570202----T:  6572807 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6570202----T:  6572807 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6572807----T:  6575412 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572807----T:  6575412 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6575412----T:  6578017 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6575412----T:  6578017 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6578017----T:  6580622 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6578017----T:  6580622 	 St: 80227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6580622----T:  6583227 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580622----T:  6583227 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6583227----T:  6585832 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6583227----T:  6585832 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6585832----T:  6588437 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585832----T:  6588437 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6588437----T:  6591042 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6588437----T:  6591042 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6591042----T:  6593647 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6591042----T:  6593647 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6593647----T:  6596252 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6593647----T:  6596252 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6596252----T:  6598857 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6596252----T:  6598857 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6598857----T:  6601462 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6598857----T:  6601462 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6601462----T:  6604067 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6601462----T:  6604067 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6604067----T:  6606672 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6604067----T:  6606672 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6606672----T:  6609277 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606672----T:  6609277 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6609277----T:  6611882 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609277----T:  6611882 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6611882----T:  6614487 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611882----T:  6614487 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6614487----T:  6617092 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6614487----T:  6617092 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6617092----T:  6619697 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6617092----T:  6619697 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6619697----T:  6622302 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619697----T:  6622302 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6622302----T:  6624907 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622302----T:  6624907 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6624907----T:  6627512 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624907----T:  6627512 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6627512----T:  6630117 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6627512----T:  6630117 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6630117----T:  6632722 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630117----T:  6632722 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6632722----T:  6635327 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632722----T:  6635327 	 St: 80223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6635327----T:  6637932 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635327----T:  6637932 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6637932----T:  6640537 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637932----T:  6640537 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6640537----T:  6643142 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6640537----T:  6643142 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6643142----T:  6645747 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643142----T:  6645747 	 St: 80236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6645747----T:  6648352 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645747----T:  6648352 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6648352----T:  6650957 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648352----T:  6650957 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6650957----T:  6653562 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650957----T:  6653562 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6653562----T:  6656167 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653562----T:  6656167 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656167----T:  6658772 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656167----T:  6658772 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6658772----T:  6661377 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658772----T:  6661377 	 St: 802f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6661377----T:  6663982 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661377----T:  6663982 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6663982----T:  6666587 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663982----T:  6666587 	 St: 8022e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6666587----T:  6669192 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666587----T:  6669192 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669192----T:  6671797 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669192----T:  6671797 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6671797----T:  6674402 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671797----T:  6674402 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6674402----T:  6677007 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674402----T:  6677007 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6677007----T:  6679612 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677007----T:  6679612 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6679612----T:  6682217 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679612----T:  6682217 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682217----T:  6684822 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682217----T:  6684822 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6684822----T:  6687427 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684822----T:  6687427 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6687427----T:  6690032 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6687427----T:  6690032 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6690032----T:  6692637 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6690032----T:  6692637 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6692638----T:  6695243 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692638----T:  6695243 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6922061----T:  6959776 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(25.465902)
F:  6922673----T:  6925278 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6922673----T:  6925278 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6925278----T:  6927883 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6925278----T:  6927883 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6927883----T:  6930488 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6927883----T:  6930488 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6930488----T:  6933093 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6930488----T:  6933093 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6933093----T:  6935698 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6933093----T:  6935698 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6935698----T:  6938303 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6935698----T:  6938303 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6938303----T:  6940908 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6938303----T:  6940908 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6940908----T:  6943513 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6940908----T:  6943513 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6943513----T:  6946118 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6943513----T:  6946118 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6946118----T:  6948723 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6946118----T:  6948723 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6948723----T:  6951328 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6948723----T:  6951328 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6951328----T:  6953933 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6951328----T:  6953933 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6953933----T:  6956538 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6953933----T:  6956538 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6956539----T:  6959144 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6956539----T:  6959144 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6959776----T:  6962311 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6962312----T:  6964847 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7186998----T:  7529877 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(231.518570)
F:  7187599----T:  7190204 	 St: 80224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7187599----T:  7190204 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7190204----T:  7192809 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7190204----T:  7192809 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7192809----T:  7195414 	 St: 8022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7192809----T:  7195414 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7195414----T:  7198019 	 St: 8022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7195414----T:  7198019 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7198019----T:  7200624 	 St: 80227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7198019----T:  7200624 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7200624----T:  7203229 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7200624----T:  7203229 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7203229----T:  7205834 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7203229----T:  7205834 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7205834----T:  7208439 	 St: 80216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7205834----T:  7208439 	 St: 802f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7208439----T:  7211044 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7208439----T:  7211044 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7211044----T:  7213649 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7211044----T:  7213649 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7213649----T:  7216254 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7213649----T:  7216254 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7216254----T:  7218859 	 St: 8021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7216254----T:  7218859 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7218859----T:  7221464 	 St: 80223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7218859----T:  7221464 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7221464----T:  7224069 	 St: 80225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7221464----T:  7224069 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7224069----T:  7226674 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7224069----T:  7226674 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7226674----T:  7229279 	 St: 80236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7226674----T:  7229279 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7229279----T:  7231884 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7229279----T:  7231884 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7231884----T:  7234489 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7231884----T:  7234489 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7234489----T:  7237094 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7234489----T:  7237094 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7237094----T:  7239699 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7237094----T:  7239699 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7239699----T:  7242304 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7239699----T:  7242304 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7242304----T:  7244909 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7242304----T:  7244909 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7244909----T:  7247514 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7244909----T:  7247514 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7247514----T:  7250119 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7247514----T:  7250119 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7250119----T:  7252724 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7250119----T:  7252724 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7252724----T:  7255329 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7252724----T:  7255329 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7255329----T:  7257934 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7255329----T:  7257934 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7257934----T:  7260539 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7257934----T:  7260539 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7260539----T:  7263144 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7260539----T:  7263144 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7263144----T:  7265749 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7263144----T:  7265749 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7265749----T:  7268354 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7265749----T:  7268354 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7268354----T:  7270959 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7268354----T:  7270959 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7270959----T:  7273564 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7270959----T:  7273564 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7273564----T:  7276169 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7273564----T:  7276169 	 St: 802ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7276169----T:  7278774 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7276169----T:  7278774 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7278774----T:  7281379 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7278774----T:  7281379 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7281379----T:  7283984 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7281379----T:  7283984 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7283984----T:  7286589 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7283984----T:  7286589 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7286589----T:  7289194 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7286589----T:  7289194 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7289194----T:  7291799 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7289194----T:  7291799 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7291799----T:  7294404 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7291799----T:  7294404 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7294404----T:  7297009 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7294404----T:  7297009 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7297009----T:  7299614 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7297009----T:  7299614 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7299614----T:  7302219 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7299614----T:  7302219 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7302219----T:  7304824 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7302219----T:  7304824 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7304824----T:  7307429 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7304824----T:  7307429 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7307429----T:  7310034 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7307429----T:  7310034 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7310034----T:  7312639 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7310034----T:  7312639 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7312639----T:  7315244 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7312639----T:  7315244 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7315244----T:  7317849 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7315244----T:  7317849 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7317849----T:  7320454 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7317849----T:  7320454 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7320454----T:  7323059 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7320454----T:  7323059 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7323059----T:  7325664 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7323059----T:  7325664 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7325664----T:  7328269 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7325664----T:  7328269 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7328269----T:  7330874 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7328269----T:  7330874 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7330874----T:  7333479 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7330874----T:  7333479 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7333479----T:  7336084 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7333479----T:  7336084 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7336084----T:  7338689 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7336084----T:  7338689 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7338689----T:  7341294 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7338689----T:  7341294 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7341294----T:  7343899 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7341294----T:  7343899 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7343899----T:  7346504 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7343899----T:  7346504 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7346504----T:  7349109 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7346504----T:  7349109 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7349109----T:  7351714 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7349109----T:  7351714 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7351714----T:  7354319 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7351714----T:  7354319 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7354319----T:  7356924 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7354319----T:  7356924 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7356924----T:  7359529 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7356924----T:  7359529 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7359529----T:  7362134 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7359529----T:  7362134 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7362134----T:  7364739 	 St: 802f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7362134----T:  7364739 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7364739----T:  7367344 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7364739----T:  7367344 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7367344----T:  7369949 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7367344----T:  7369949 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7369949----T:  7372554 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7369949----T:  7372554 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7372554----T:  7375159 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7372554----T:  7375159 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7375159----T:  7377764 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7375159----T:  7377764 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7377764----T:  7380369 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7377764----T:  7380369 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7380369----T:  7382974 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7380369----T:  7382974 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7382974----T:  7385579 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7382974----T:  7385579 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7385579----T:  7388184 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7385579----T:  7388184 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7388184----T:  7390789 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7388184----T:  7390789 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7390789----T:  7393394 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7390789----T:  7393394 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7393394----T:  7395999 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7393394----T:  7395999 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7395999----T:  7398604 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395999----T:  7398604 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7398604----T:  7401209 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7398604----T:  7401209 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7401209----T:  7403814 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7401209----T:  7403814 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7403814----T:  7406419 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7403814----T:  7406419 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7406419----T:  7409024 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7406419----T:  7409024 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7409024----T:  7411629 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7409024----T:  7411629 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7411629----T:  7414234 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7411629----T:  7414234 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7414234----T:  7416839 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7414234----T:  7416839 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7416839----T:  7419444 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7416839----T:  7419444 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7419444----T:  7422049 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7419444----T:  7422049 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7422049----T:  7424654 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7422049----T:  7424654 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7424654----T:  7427259 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7424654----T:  7427259 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7427260----T:  7429865 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7427260----T:  7429865 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7430232----T:  7432837 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7430232----T:  7432837 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7432837----T:  7435442 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7432837----T:  7435442 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7435442----T:  7438047 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7435442----T:  7438047 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7438047----T:  7440652 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7438047----T:  7440652 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7440652----T:  7443257 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7440652----T:  7443257 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7443257----T:  7445862 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7443257----T:  7445862 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7445862----T:  7448467 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7445862----T:  7448467 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7448467----T:  7451072 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7448467----T:  7451072 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7451072----T:  7453677 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7451072----T:  7453677 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7453677----T:  7456282 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7453677----T:  7456282 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7456282----T:  7458887 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7456282----T:  7458887 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7458887----T:  7461492 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7458887----T:  7461492 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7461492----T:  7464097 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7461492----T:  7464097 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7464097----T:  7466702 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7464097----T:  7466702 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7466702----T:  7469307 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7466702----T:  7469307 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7469307----T:  7471912 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7469307----T:  7471912 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7471912----T:  7474517 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7471912----T:  7474517 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7474517----T:  7477122 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7474517----T:  7477122 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7477122----T:  7479727 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7477122----T:  7479727 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7479727----T:  7482332 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7479727----T:  7482332 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7482332----T:  7484937 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7482332----T:  7484937 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7484937----T:  7487542 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7484937----T:  7487542 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7487542----T:  7490147 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7487542----T:  7490147 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7490147----T:  7492752 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7490147----T:  7492752 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7492752----T:  7495357 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7492752----T:  7495357 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7495357----T:  7497962 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7495357----T:  7497962 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7497962----T:  7500567 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7497962----T:  7500567 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7500567----T:  7503172 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7500567----T:  7503172 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7503172----T:  7505777 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7503172----T:  7505777 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7505777----T:  7508382 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7505777----T:  7508382 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7508382----T:  7510987 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7508382----T:  7510987 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7510987----T:  7513592 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7510987----T:  7513592 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7513592----T:  7516197 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7513592----T:  7516197 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7516197----T:  7518802 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7516197----T:  7518802 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7518802----T:  7521407 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7518802----T:  7521407 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7521407----T:  7524012 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7521407----T:  7524012 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7524012----T:  7526617 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7524012----T:  7526617 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7526618----T:  7529223 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7526618----T:  7529223 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7752027----T:  7753125 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.741391)
F:  7753125----T:  7755660 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7755661----T:  7758196 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7980347----T:  7984229 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2.621202)
F:  7981301----T:  7983906 	 St: 802ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7981301----T:  7983906 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8206379----T:  8207352 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.656989)
F:  8207352----T:  8209887 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8209888----T:  8212493 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8209888----T:  8218128 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8220733----T:  8223338 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8220733----T:  8228973 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8231578----T:  8234183 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8231578----T:  8247273 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8249878----T:  8252483 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8249878----T:  8280601 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8283206----T:  8285811 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8283206----T:  8301714 	 St: 0 Sz: 151552 	 Sm: 0 	 T: device_sync(12.496962)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3716168(cycle), 2509.229004(us)
Tot_kernel_exec_time_and_fault_time: 76359218(cycle), 51559.226562(us)
Tot_memcpy_h2d_time: 3225741(cycle), 2178.083008(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 3251091(cycle), 2195.199951(us)
Tot_devicesync_time: 94431(cycle), 63.761646(us)
Tot_writeback_time: 3360450(cycle), 2269.041260(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3480231(cycle), 2349.919678(us)
GPGPU-Sim: *** exit detected ***
