var searchData=
[
  ['a_5fblock_5flink_0',['A_BLOCK_LINK',['../struct_a___b_l_o_c_k___l_i_n_k.html',1,'']]],
  ['abfsr_1',['ABFSR',['../group___c_m_s_i_s__core___debug_functions.html#ga35a95c9a21f43a569a7ac212acb4cee7',1,'SCB_Type']]],
  ['abr_2',['ABR',['../struct_q_u_a_d_s_p_i___type_def.html#af989aa29f188fdda929cd5f350ff27c5',1,'QUADSPI_TypeDef']]],
  ['access_20functions_3',['CMSIS Core Register Access Functions',['../group___c_m_s_i_s___core___reg_acc_functions.html',1,'']]],
  ['acpr_4',['ACPR',['../group___c_m_s_i_s__core___debug_functions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3',1,'TPI_Type']]],
  ['acr_5',['ACR',['../struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe',1,'FLASH_TypeDef']]],
  ['activation_6',['HSE Bypass activation',['../group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s.html',1,'']]],
  ['active_7',['SAI Block Slot Active',['../group___s_a_i___block___slot___active.html',1,'']]],
  ['active_20level_20inversion_8',['Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['activeframelength_9',['ActiveFrameLength',['../struct_s_a_i___frame_init_type_def.html#a3ca18b96223b5d7778b56d22e206ca02',1,'SAI_FrameInitTypeDef']]],
  ['actlr_10',['ACTLR',['../group___c_m_s_i_s__core___debug_functions.html#ga13af9b718dde7481f1c0344f00593c23',1,'SCnSCB_Type']]],
  ['adc_20aliased_20defines_20maintained_20for_20legacy_20purpose_11',['HAL ADC Aliased Defines maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'']]],
  ['adc_20aliased_20macros_20maintained_20for_20legacy_20purpose_12',['HAL ADC Aliased Macros maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___macros.html',1,'']]],
  ['adc_20clock_20source_13',['ADC Clock Source',['../group___r_c_c_ex___a_d_c___clock___source.html',1,'']]],
  ['adc1_5f2_5firqn_14',['ADC1_2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a',1,'stm32l476xx.h']]],
  ['adc3_5firqn_15',['ADC3_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_16',['ADC_AWD2CR_AWD2CH',['../group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f0_17',['ADC_AWD2CR_AWD2CH_0',['../group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f1_18',['ADC_AWD2CR_AWD2CH_1',['../group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f10_19',['ADC_AWD2CR_AWD2CH_10',['../group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f11_20',['ADC_AWD2CR_AWD2CH_11',['../group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f12_21',['ADC_AWD2CR_AWD2CH_12',['../group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f13_22',['ADC_AWD2CR_AWD2CH_13',['../group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f14_23',['ADC_AWD2CR_AWD2CH_14',['../group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f15_24',['ADC_AWD2CR_AWD2CH_15',['../group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f16_25',['ADC_AWD2CR_AWD2CH_16',['../group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f17_26',['ADC_AWD2CR_AWD2CH_17',['../group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f18_27',['ADC_AWD2CR_AWD2CH_18',['../group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f2_28',['ADC_AWD2CR_AWD2CH_2',['../group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f3_29',['ADC_AWD2CR_AWD2CH_3',['../group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f4_30',['ADC_AWD2CR_AWD2CH_4',['../group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f5_31',['ADC_AWD2CR_AWD2CH_5',['../group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f6_32',['ADC_AWD2CR_AWD2CH_6',['../group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f7_33',['ADC_AWD2CR_AWD2CH_7',['../group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f8_34',['ADC_AWD2CR_AWD2CH_8',['../group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f9_35',['ADC_AWD2CR_AWD2CH_9',['../group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5fmsk_36',['ADC_AWD2CR_AWD2CH_Msk',['../group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_37',['ADC_AWD3CR_AWD3CH',['../group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f0_38',['ADC_AWD3CR_AWD3CH_0',['../group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f1_39',['ADC_AWD3CR_AWD3CH_1',['../group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f10_40',['ADC_AWD3CR_AWD3CH_10',['../group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f11_41',['ADC_AWD3CR_AWD3CH_11',['../group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f12_42',['ADC_AWD3CR_AWD3CH_12',['../group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f13_43',['ADC_AWD3CR_AWD3CH_13',['../group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f14_44',['ADC_AWD3CR_AWD3CH_14',['../group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f15_45',['ADC_AWD3CR_AWD3CH_15',['../group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f16_46',['ADC_AWD3CR_AWD3CH_16',['../group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f17_47',['ADC_AWD3CR_AWD3CH_17',['../group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f18_48',['ADC_AWD3CR_AWD3CH_18',['../group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f2_49',['ADC_AWD3CR_AWD3CH_2',['../group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f3_50',['ADC_AWD3CR_AWD3CH_3',['../group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f4_51',['ADC_AWD3CR_AWD3CH_4',['../group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f5_52',['ADC_AWD3CR_AWD3CH_5',['../group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f6_53',['ADC_AWD3CR_AWD3CH_6',['../group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f7_54',['ADC_AWD3CR_AWD3CH_7',['../group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f8_55',['ADC_AWD3CR_AWD3CH_8',['../group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f9_56',['ADC_AWD3CR_AWD3CH_9',['../group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5fmsk_57',['ADC_AWD3CR_AWD3CH_Msk',['../group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_58',['ADC_CALFACT_CALFACT_D',['../group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f0_59',['ADC_CALFACT_CALFACT_D_0',['../group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f1_60',['ADC_CALFACT_CALFACT_D_1',['../group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f2_61',['ADC_CALFACT_CALFACT_D_2',['../group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f3_62',['ADC_CALFACT_CALFACT_D_3',['../group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f4_63',['ADC_CALFACT_CALFACT_D_4',['../group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f5_64',['ADC_CALFACT_CALFACT_D_5',['../group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f6_65',['ADC_CALFACT_CALFACT_D_6',['../group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5fmsk_66',['ADC_CALFACT_CALFACT_D_Msk',['../group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_67',['ADC_CALFACT_CALFACT_S',['../group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f0_68',['ADC_CALFACT_CALFACT_S_0',['../group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f1_69',['ADC_CALFACT_CALFACT_S_1',['../group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f2_70',['ADC_CALFACT_CALFACT_S_2',['../group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f3_71',['ADC_CALFACT_CALFACT_S_3',['../group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f4_72',['ADC_CALFACT_CALFACT_S_4',['../group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f5_73',['ADC_CALFACT_CALFACT_S_5',['../group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f6_74',['ADC_CALFACT_CALFACT_S_6',['../group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5fmsk_75',['ADC_CALFACT_CALFACT_S_Msk',['../group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_76',['ADC_CCR_CKMODE',['../group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5f0_77',['ADC_CCR_CKMODE_0',['../group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5f1_78',['ADC_CCR_CKMODE_1',['../group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5fmsk_79',['ADC_CCR_CKMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_80',['ADC_CCR_DELAY',['../group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f0_81',['ADC_CCR_DELAY_0',['../group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f1_82',['ADC_CCR_DELAY_1',['../group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f2_83',['ADC_CCR_DELAY_2',['../group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f3_84',['ADC_CCR_DELAY_3',['../group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5fmsk_85',['ADC_CCR_DELAY_Msk',['../group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdmacfg_86',['ADC_CCR_DMACFG',['../group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdmacfg_5fmsk_87',['ADC_CCR_DMACFG_Msk',['../group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_88',['ADC_CCR_DUAL',['../group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f0_89',['ADC_CCR_DUAL_0',['../group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f1_90',['ADC_CCR_DUAL_1',['../group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f2_91',['ADC_CCR_DUAL_2',['../group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f3_92',['ADC_CCR_DUAL_3',['../group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f4_93',['ADC_CCR_DUAL_4',['../group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5fmsk_94',['ADC_CCR_DUAL_Msk',['../group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_95',['ADC_CCR_MDMA',['../group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5f0_96',['ADC_CCR_MDMA_0',['../group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5f1_97',['ADC_CCR_MDMA_1',['../group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5fmsk_98',['ADC_CCR_MDMA_Msk',['../group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_99',['ADC_CCR_PRESC',['../group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f0_100',['ADC_CCR_PRESC_0',['../group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f1_101',['ADC_CCR_PRESC_1',['../group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f2_102',['ADC_CCR_PRESC_2',['../group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f3_103',['ADC_CCR_PRESC_3',['../group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5fmsk_104',['ADC_CCR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101',1,'stm32l476xx.h']]],
  ['adc_5fccr_5ftsen_105',['ADC_CCR_TSEN',['../group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada',1,'stm32l476xx.h']]],
  ['adc_5fccr_5ftsen_5fmsk_106',['ADC_CCR_TSEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvbaten_107',['ADC_CCR_VBATEN',['../group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvbaten_5fmsk_108',['ADC_CCR_VBATEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvrefen_109',['ADC_CCR_VREFEN',['../group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvrefen_5fmsk_110',['ADC_CCR_VREFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_111',['ADC_CDR_RDATA_MST',['../group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f0_112',['ADC_CDR_RDATA_MST_0',['../group___peripheral___registers___bits___definition.html#gaff18be520df445cf1804f0983ef8f992',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f1_113',['ADC_CDR_RDATA_MST_1',['../group___peripheral___registers___bits___definition.html#gab0dd509e62137e5328bcd1cd902b9f0e',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f10_114',['ADC_CDR_RDATA_MST_10',['../group___peripheral___registers___bits___definition.html#gab2bb451970af5ef70d5d5dfc897f1d30',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f11_115',['ADC_CDR_RDATA_MST_11',['../group___peripheral___registers___bits___definition.html#ga968554df9500efa650cf55e0287c5adc',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f12_116',['ADC_CDR_RDATA_MST_12',['../group___peripheral___registers___bits___definition.html#gaee27a3cf12e72838cf5cad5c1472bfde',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f13_117',['ADC_CDR_RDATA_MST_13',['../group___peripheral___registers___bits___definition.html#ga3417438828108bd45aae555ec35a098d',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f14_118',['ADC_CDR_RDATA_MST_14',['../group___peripheral___registers___bits___definition.html#gaa87e0db3c200471fed90fa81e1398862',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f15_119',['ADC_CDR_RDATA_MST_15',['../group___peripheral___registers___bits___definition.html#gaac6a4f5b7f32296dfa5121fe70f98637',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f2_120',['ADC_CDR_RDATA_MST_2',['../group___peripheral___registers___bits___definition.html#gad9c3e76db30a631e02c76bb971cedbeb',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f3_121',['ADC_CDR_RDATA_MST_3',['../group___peripheral___registers___bits___definition.html#gaee1262d43ce04fd9afa0b1a2fa24ef70',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f4_122',['ADC_CDR_RDATA_MST_4',['../group___peripheral___registers___bits___definition.html#ga6b09e2df8156854358916f2194c58d91',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f5_123',['ADC_CDR_RDATA_MST_5',['../group___peripheral___registers___bits___definition.html#ga0f863283c94d67a1d3c00f8b61982808',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f6_124',['ADC_CDR_RDATA_MST_6',['../group___peripheral___registers___bits___definition.html#gab0548cc2ca273165e666f208451e0459',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f7_125',['ADC_CDR_RDATA_MST_7',['../group___peripheral___registers___bits___definition.html#gaa9a680e881e19571a9f875220438b921',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f8_126',['ADC_CDR_RDATA_MST_8',['../group___peripheral___registers___bits___definition.html#gaad336e15c2092c95e6ecdd5106f07ebb',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f9_127',['ADC_CDR_RDATA_MST_9',['../group___peripheral___registers___bits___definition.html#gad1702cac434e39b61a569b93ffac6c2a',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5fmsk_128',['ADC_CDR_RDATA_MST_Msk',['../group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_129',['ADC_CDR_RDATA_SLV',['../group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f0_130',['ADC_CDR_RDATA_SLV_0',['../group___peripheral___registers___bits___definition.html#ga7bd0f45279268bc14dfc647d043cf869',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f1_131',['ADC_CDR_RDATA_SLV_1',['../group___peripheral___registers___bits___definition.html#ga6e0162630ff444461976989fd9facff4',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f10_132',['ADC_CDR_RDATA_SLV_10',['../group___peripheral___registers___bits___definition.html#ga8a62bcdff1ced56c2588e47f5f7667ca',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f11_133',['ADC_CDR_RDATA_SLV_11',['../group___peripheral___registers___bits___definition.html#gaacf105a5f1e3dc17c6c36ba03701aec9',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f12_134',['ADC_CDR_RDATA_SLV_12',['../group___peripheral___registers___bits___definition.html#ga5e9dfd5d9046f02bd50e14cd1ea26007',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f13_135',['ADC_CDR_RDATA_SLV_13',['../group___peripheral___registers___bits___definition.html#ga25a79389d9dfa2d5dfaaa74607c733cb',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f14_136',['ADC_CDR_RDATA_SLV_14',['../group___peripheral___registers___bits___definition.html#ga9eaa2966d9097b8c2132dd258e5ab6ae',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f15_137',['ADC_CDR_RDATA_SLV_15',['../group___peripheral___registers___bits___definition.html#ga04d69025f2532a62426ed76b52d5a6c1',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f2_138',['ADC_CDR_RDATA_SLV_2',['../group___peripheral___registers___bits___definition.html#ga0bab6f95044eb47ab770ecb7ad743b55',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f3_139',['ADC_CDR_RDATA_SLV_3',['../group___peripheral___registers___bits___definition.html#gabf59308914f831b26ee054c81a8c9ae6',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f4_140',['ADC_CDR_RDATA_SLV_4',['../group___peripheral___registers___bits___definition.html#ga6c675167e0875b30829444b32c7cd2ef',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f5_141',['ADC_CDR_RDATA_SLV_5',['../group___peripheral___registers___bits___definition.html#ga0d3308e3971b55cc10bc89700d57c6d0',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f6_142',['ADC_CDR_RDATA_SLV_6',['../group___peripheral___registers___bits___definition.html#ga2fa269885c1bde0efcf847c3761b536e',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f7_143',['ADC_CDR_RDATA_SLV_7',['../group___peripheral___registers___bits___definition.html#ga3387217abaa18c781ff453a5c5aff790',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f8_144',['ADC_CDR_RDATA_SLV_8',['../group___peripheral___registers___bits___definition.html#gac705ae99167d25d3289036cf9b69da43',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f9_145',['ADC_CDR_RDATA_SLV_9',['../group___peripheral___registers___bits___definition.html#ga8925ce725baf0c5fbe83b6172f8bab46',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5fmsk_146',['ADC_CDR_RDATA_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fjovse_147',['ADC_CFGR2_JOVSE',['../group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fjovse_5fmsk_148',['ADC_CFGR2_JOVSE_Msk',['../group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_149',['ADC_CFGR2_OVSR',['../group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f0_150',['ADC_CFGR2_OVSR_0',['../group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f1_151',['ADC_CFGR2_OVSR_1',['../group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f2_152',['ADC_CFGR2_OVSR_2',['../group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5fmsk_153',['ADC_CFGR2_OVSR_Msk',['../group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_154',['ADC_CFGR2_OVSS',['../group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f0_155',['ADC_CFGR2_OVSS_0',['../group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f1_156',['ADC_CFGR2_OVSS_1',['../group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f2_157',['ADC_CFGR2_OVSS_2',['../group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f3_158',['ADC_CFGR2_OVSS_3',['../group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5fmsk_159',['ADC_CFGR2_OVSS_Msk',['../group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovse_160',['ADC_CFGR2_ROVSE',['../group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovse_5fmsk_161',['ADC_CFGR2_ROVSE_Msk',['../group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovsm_162',['ADC_CFGR2_ROVSM',['../group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovsm_5fmsk_163',['ADC_CFGR2_ROVSM_Msk',['../group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5ftrovs_164',['ADC_CFGR2_TROVS',['../group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5ftrovs_5fmsk_165',['ADC_CFGR2_TROVS_Msk',['../group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5falign_166',['ADC_CFGR_ALIGN',['../group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5falign_5fmsk_167',['ADC_CFGR_ALIGN_Msk',['../group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fautdly_168',['ADC_CFGR_AUTDLY',['../group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fautdly_5fmsk_169',['ADC_CFGR_AUTDLY_Msk',['../group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_170',['ADC_CFGR_AWD1CH',['../group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f0_171',['ADC_CFGR_AWD1CH_0',['../group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f1_172',['ADC_CFGR_AWD1CH_1',['../group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f2_173',['ADC_CFGR_AWD1CH_2',['../group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f3_174',['ADC_CFGR_AWD1CH_3',['../group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f4_175',['ADC_CFGR_AWD1CH_4',['../group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5fmsk_176',['ADC_CFGR_AWD1CH_Msk',['../group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1en_177',['ADC_CFGR_AWD1EN',['../group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1en_5fmsk_178',['ADC_CFGR_AWD1EN_Msk',['../group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_179',['ADC_CFGR_AWD1SGL',['../group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_5fmsk_180',['ADC_CFGR_AWD1SGL_Msk',['../group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fcont_181',['ADC_CFGR_CONT',['../group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fcont_5fmsk_182',['ADC_CFGR_CONT_Msk',['../group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscen_183',['ADC_CFGR_DISCEN',['../group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscen_5fmsk_184',['ADC_CFGR_DISCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_185',['ADC_CFGR_DISCNUM',['../group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f0_186',['ADC_CFGR_DISCNUM_0',['../group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f1_187',['ADC_CFGR_DISCNUM_1',['../group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f2_188',['ADC_CFGR_DISCNUM_2',['../group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5fmsk_189',['ADC_CFGR_DISCNUM_Msk',['../group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmacfg_190',['ADC_CFGR_DMACFG',['../group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmacfg_5fmsk_191',['ADC_CFGR_DMACFG_Msk',['../group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmaen_192',['ADC_CFGR_DMAEN',['../group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmaen_5fmsk_193',['ADC_CFGR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_194',['ADC_CFGR_EXTEN',['../group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5f0_195',['ADC_CFGR_EXTEN_0',['../group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5f1_196',['ADC_CFGR_EXTEN_1',['../group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5fmsk_197',['ADC_CFGR_EXTEN_Msk',['../group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_198',['ADC_CFGR_EXTSEL',['../group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f0_199',['ADC_CFGR_EXTSEL_0',['../group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f1_200',['ADC_CFGR_EXTSEL_1',['../group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f2_201',['ADC_CFGR_EXTSEL_2',['../group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f3_202',['ADC_CFGR_EXTSEL_3',['../group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5fmsk_203',['ADC_CFGR_EXTSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjauto_204',['ADC_CFGR_JAUTO',['../group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjauto_5fmsk_205',['ADC_CFGR_JAUTO_Msk',['../group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjawd1en_206',['ADC_CFGR_JAWD1EN',['../group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjawd1en_5fmsk_207',['ADC_CFGR_JAWD1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjdiscen_208',['ADC_CFGR_JDISCEN',['../group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjdiscen_5fmsk_209',['ADC_CFGR_JDISCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqdis_210',['ADC_CFGR_JQDIS',['../group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqdis_5fmsk_211',['ADC_CFGR_JQDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqm_212',['ADC_CFGR_JQM',['../group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqm_5fmsk_213',['ADC_CFGR_JQM_Msk',['../group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fovrmod_214',['ADC_CFGR_OVRMOD',['../group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fovrmod_5fmsk_215',['ADC_CFGR_OVRMOD_Msk',['../group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_216',['ADC_CFGR_RES',['../group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5f0_217',['ADC_CFGR_RES_0',['../group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5f1_218',['ADC_CFGR_RES_1',['../group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5fmsk_219',['ADC_CFGR_RES_Msk',['../group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06',1,'stm32l476xx.h']]],
  ['adc_5fcommon_5ftypedef_220',['ADC_Common_TypeDef',['../struct_a_d_c___common___type_def.html',1,'']]],
  ['adc_5fcr_5fadcal_221',['ADC_CR_ADCAL',['../group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcal_5fmsk_222',['ADC_CR_ADCAL_Msk',['../group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcaldif_223',['ADC_CR_ADCALDIF',['../group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcaldif_5fmsk_224',['ADC_CR_ADCALDIF_Msk',['../group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faddis_225',['ADC_CR_ADDIS',['../group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faddis_5fmsk_226',['ADC_CR_ADDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faden_227',['ADC_CR_ADEN',['../group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faden_5fmsk_228',['ADC_CR_ADEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstart_229',['ADC_CR_ADSTART',['../group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstart_5fmsk_230',['ADC_CR_ADSTART_Msk',['../group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstp_231',['ADC_CR_ADSTP',['../group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstp_5fmsk_232',['ADC_CR_ADSTP_Msk',['../group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadvregen_233',['ADC_CR_ADVREGEN',['../group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadvregen_5fmsk_234',['ADC_CR_ADVREGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fdeeppwd_235',['ADC_CR_DEEPPWD',['../group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fdeeppwd_5fmsk_236',['ADC_CR_DEEPPWD_Msk',['../group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstart_237',['ADC_CR_JADSTART',['../group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstart_5fmsk_238',['ADC_CR_JADSTART_Msk',['../group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstp_239',['ADC_CR_JADSTP',['../group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstp_5fmsk_240',['ADC_CR_JADSTP_Msk',['../group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_241',['ADC_CSR_ADRDY_MST',['../group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_5fmsk_242',['ADC_CSR_ADRDY_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_243',['ADC_CSR_ADRDY_SLV',['../group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_5fmsk_244',['ADC_CSR_ADRDY_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_245',['ADC_CSR_AWD1_MST',['../group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_5fmsk_246',['ADC_CSR_AWD1_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_247',['ADC_CSR_AWD1_SLV',['../group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_5fmsk_248',['ADC_CSR_AWD1_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_249',['ADC_CSR_AWD2_MST',['../group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_5fmsk_250',['ADC_CSR_AWD2_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_251',['ADC_CSR_AWD2_SLV',['../group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_5fmsk_252',['ADC_CSR_AWD2_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_253',['ADC_CSR_AWD3_MST',['../group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_5fmsk_254',['ADC_CSR_AWD3_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_255',['ADC_CSR_AWD3_SLV',['../group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_5fmsk_256',['ADC_CSR_AWD3_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_257',['ADC_CSR_EOC_MST',['../group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_5fmsk_258',['ADC_CSR_EOC_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_259',['ADC_CSR_EOC_SLV',['../group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_5fmsk_260',['ADC_CSR_EOC_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fmst_261',['ADC_CSR_EOS_MST',['../group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fmst_5fmsk_262',['ADC_CSR_EOS_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fslv_263',['ADC_CSR_EOS_SLV',['../group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fslv_5fmsk_264',['ADC_CSR_EOS_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_265',['ADC_CSR_EOSMP_MST',['../group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_5fmsk_266',['ADC_CSR_EOSMP_MST_Msk',['../group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_267',['ADC_CSR_EOSMP_SLV',['../group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_5fmsk_268',['ADC_CSR_EOSMP_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_269',['ADC_CSR_JEOC_MST',['../group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_5fmsk_270',['ADC_CSR_JEOC_MST_Msk',['../group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_271',['ADC_CSR_JEOC_SLV',['../group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_5fmsk_272',['ADC_CSR_JEOC_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_273',['ADC_CSR_JEOS_MST',['../group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_5fmsk_274',['ADC_CSR_JEOS_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_275',['ADC_CSR_JEOS_SLV',['../group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_5fmsk_276',['ADC_CSR_JEOS_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_277',['ADC_CSR_JQOVF_MST',['../group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_5fmsk_278',['ADC_CSR_JQOVF_MST_Msk',['../group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_279',['ADC_CSR_JQOVF_SLV',['../group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_5fmsk_280',['ADC_CSR_JQOVF_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_281',['ADC_CSR_OVR_MST',['../group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_5fmsk_282',['ADC_CSR_OVR_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_283',['ADC_CSR_OVR_SLV',['../group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_5fmsk_284',['ADC_CSR_OVR_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_285',['ADC_DIFSEL_DIFSEL',['../group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f0_286',['ADC_DIFSEL_DIFSEL_0',['../group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f1_287',['ADC_DIFSEL_DIFSEL_1',['../group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f10_288',['ADC_DIFSEL_DIFSEL_10',['../group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f11_289',['ADC_DIFSEL_DIFSEL_11',['../group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f12_290',['ADC_DIFSEL_DIFSEL_12',['../group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f13_291',['ADC_DIFSEL_DIFSEL_13',['../group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f14_292',['ADC_DIFSEL_DIFSEL_14',['../group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f15_293',['ADC_DIFSEL_DIFSEL_15',['../group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f16_294',['ADC_DIFSEL_DIFSEL_16',['../group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f17_295',['ADC_DIFSEL_DIFSEL_17',['../group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f18_296',['ADC_DIFSEL_DIFSEL_18',['../group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f2_297',['ADC_DIFSEL_DIFSEL_2',['../group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f3_298',['ADC_DIFSEL_DIFSEL_3',['../group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f4_299',['ADC_DIFSEL_DIFSEL_4',['../group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f5_300',['ADC_DIFSEL_DIFSEL_5',['../group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f6_301',['ADC_DIFSEL_DIFSEL_6',['../group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f7_302',['ADC_DIFSEL_DIFSEL_7',['../group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f8_303',['ADC_DIFSEL_DIFSEL_8',['../group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f9_304',['ADC_DIFSEL_DIFSEL_9',['../group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5fmsk_305',['ADC_DIFSEL_DIFSEL_Msk',['../group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_306',['ADC_DR_RDATA',['../group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f0_307',['ADC_DR_RDATA_0',['../group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f1_308',['ADC_DR_RDATA_1',['../group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f10_309',['ADC_DR_RDATA_10',['../group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f11_310',['ADC_DR_RDATA_11',['../group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f12_311',['ADC_DR_RDATA_12',['../group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f13_312',['ADC_DR_RDATA_13',['../group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f14_313',['ADC_DR_RDATA_14',['../group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f15_314',['ADC_DR_RDATA_15',['../group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f2_315',['ADC_DR_RDATA_2',['../group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f3_316',['ADC_DR_RDATA_3',['../group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f4_317',['ADC_DR_RDATA_4',['../group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f5_318',['ADC_DR_RDATA_5',['../group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f6_319',['ADC_DR_RDATA_6',['../group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f7_320',['ADC_DR_RDATA_7',['../group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f8_321',['ADC_DR_RDATA_8',['../group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f9_322',['ADC_DR_RDATA_9',['../group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5fmsk_323',['ADC_DR_RDATA_Msk',['../group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7',1,'stm32l476xx.h']]],
  ['adc_5fier_5fadrdyie_324',['ADC_IER_ADRDYIE',['../group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b',1,'stm32l476xx.h']]],
  ['adc_5fier_5fadrdyie_5fmsk_325',['ADC_IER_ADRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd1ie_326',['ADC_IER_AWD1IE',['../group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd1ie_5fmsk_327',['ADC_IER_AWD1IE_Msk',['../group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd2ie_328',['ADC_IER_AWD2IE',['../group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd2ie_5fmsk_329',['ADC_IER_AWD2IE_Msk',['../group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd3ie_330',['ADC_IER_AWD3IE',['../group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd3ie_5fmsk_331',['ADC_IER_AWD3IE_Msk',['../group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26',1,'stm32l476xx.h']]],
  ['adc_5fier_5feocie_332',['ADC_IER_EOCIE',['../group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985',1,'stm32l476xx.h']]],
  ['adc_5fier_5feocie_5fmsk_333',['ADC_IER_EOCIE_Msk',['../group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosie_334',['ADC_IER_EOSIE',['../group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosie_5fmsk_335',['ADC_IER_EOSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosmpie_336',['ADC_IER_EOSMPIE',['../group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosmpie_5fmsk_337',['ADC_IER_EOSMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeocie_338',['ADC_IER_JEOCIE',['../group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeocie_5fmsk_339',['ADC_IER_JEOCIE_Msk',['../group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeosie_340',['ADC_IER_JEOSIE',['../group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeosie_5fmsk_341',['ADC_IER_JEOSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjqovfie_342',['ADC_IER_JQOVFIE',['../group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjqovfie_5fmsk_343',['ADC_IER_JQOVFIE_Msk',['../group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a',1,'stm32l476xx.h']]],
  ['adc_5fier_5fovrie_344',['ADC_IER_OVRIE',['../group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107',1,'stm32l476xx.h']]],
  ['adc_5fier_5fovrie_5fmsk_345',['ADC_IER_OVRIE_Msk',['../group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fadrdy_346',['ADC_ISR_ADRDY',['../group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fadrdy_5fmsk_347',['ADC_ISR_ADRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd1_348',['ADC_ISR_AWD1',['../group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd1_5fmsk_349',['ADC_ISR_AWD1_Msk',['../group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd2_350',['ADC_ISR_AWD2',['../group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd2_5fmsk_351',['ADC_ISR_AWD2_Msk',['../group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd3_352',['ADC_ISR_AWD3',['../group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd3_5fmsk_353',['ADC_ISR_AWD3_Msk',['../group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feoc_354',['ADC_ISR_EOC',['../group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feoc_5fmsk_355',['ADC_ISR_EOC_Msk',['../group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feos_356',['ADC_ISR_EOS',['../group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feos_5fmsk_357',['ADC_ISR_EOS_Msk',['../group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feosmp_358',['ADC_ISR_EOSMP',['../group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feosmp_5fmsk_359',['ADC_ISR_EOSMP_Msk',['../group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeoc_360',['ADC_ISR_JEOC',['../group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeoc_5fmsk_361',['ADC_ISR_JEOC_Msk',['../group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeos_362',['ADC_ISR_JEOS',['../group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeos_5fmsk_363',['ADC_ISR_JEOS_Msk',['../group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjqovf_364',['ADC_ISR_JQOVF',['../group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjqovf_5fmsk_365',['ADC_ISR_JQOVF_Msk',['../group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fovr_366',['ADC_ISR_OVR',['../group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fovr_5fmsk_367',['ADC_ISR_OVR_Msk',['../group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_368',['ADC_JDR1_JDATA',['../group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f0_369',['ADC_JDR1_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f1_370',['ADC_JDR1_JDATA_1',['../group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f10_371',['ADC_JDR1_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f11_372',['ADC_JDR1_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f12_373',['ADC_JDR1_JDATA_12',['../group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f13_374',['ADC_JDR1_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f14_375',['ADC_JDR1_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f15_376',['ADC_JDR1_JDATA_15',['../group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f2_377',['ADC_JDR1_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f3_378',['ADC_JDR1_JDATA_3',['../group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f4_379',['ADC_JDR1_JDATA_4',['../group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f5_380',['ADC_JDR1_JDATA_5',['../group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f6_381',['ADC_JDR1_JDATA_6',['../group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f7_382',['ADC_JDR1_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f8_383',['ADC_JDR1_JDATA_8',['../group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f9_384',['ADC_JDR1_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5fmsk_385',['ADC_JDR1_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_386',['ADC_JDR2_JDATA',['../group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f0_387',['ADC_JDR2_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f1_388',['ADC_JDR2_JDATA_1',['../group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f10_389',['ADC_JDR2_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f11_390',['ADC_JDR2_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f12_391',['ADC_JDR2_JDATA_12',['../group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f13_392',['ADC_JDR2_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f14_393',['ADC_JDR2_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f15_394',['ADC_JDR2_JDATA_15',['../group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f2_395',['ADC_JDR2_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f3_396',['ADC_JDR2_JDATA_3',['../group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f4_397',['ADC_JDR2_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f5_398',['ADC_JDR2_JDATA_5',['../group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f6_399',['ADC_JDR2_JDATA_6',['../group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f7_400',['ADC_JDR2_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f8_401',['ADC_JDR2_JDATA_8',['../group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f9_402',['ADC_JDR2_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5fmsk_403',['ADC_JDR2_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_404',['ADC_JDR3_JDATA',['../group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f0_405',['ADC_JDR3_JDATA_0',['../group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f1_406',['ADC_JDR3_JDATA_1',['../group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f10_407',['ADC_JDR3_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f11_408',['ADC_JDR3_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f12_409',['ADC_JDR3_JDATA_12',['../group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f13_410',['ADC_JDR3_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f14_411',['ADC_JDR3_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f15_412',['ADC_JDR3_JDATA_15',['../group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f2_413',['ADC_JDR3_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f3_414',['ADC_JDR3_JDATA_3',['../group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f4_415',['ADC_JDR3_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f5_416',['ADC_JDR3_JDATA_5',['../group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f6_417',['ADC_JDR3_JDATA_6',['../group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f7_418',['ADC_JDR3_JDATA_7',['../group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f8_419',['ADC_JDR3_JDATA_8',['../group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f9_420',['ADC_JDR3_JDATA_9',['../group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5fmsk_421',['ADC_JDR3_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_422',['ADC_JDR4_JDATA',['../group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f0_423',['ADC_JDR4_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f1_424',['ADC_JDR4_JDATA_1',['../group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f10_425',['ADC_JDR4_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f11_426',['ADC_JDR4_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f12_427',['ADC_JDR4_JDATA_12',['../group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f13_428',['ADC_JDR4_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f14_429',['ADC_JDR4_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f15_430',['ADC_JDR4_JDATA_15',['../group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f2_431',['ADC_JDR4_JDATA_2',['../group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f3_432',['ADC_JDR4_JDATA_3',['../group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f4_433',['ADC_JDR4_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f5_434',['ADC_JDR4_JDATA_5',['../group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f6_435',['ADC_JDR4_JDATA_6',['../group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f7_436',['ADC_JDR4_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f8_437',['ADC_JDR4_JDATA_8',['../group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f9_438',['ADC_JDR4_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5fmsk_439',['ADC_JDR4_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_440',['ADC_JSQR_JEXTEN',['../group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5f0_441',['ADC_JSQR_JEXTEN_0',['../group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5f1_442',['ADC_JSQR_JEXTEN_1',['../group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5fmsk_443',['ADC_JSQR_JEXTEN_Msk',['../group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_444',['ADC_JSQR_JEXTSEL',['../group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f0_445',['ADC_JSQR_JEXTSEL_0',['../group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f1_446',['ADC_JSQR_JEXTSEL_1',['../group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f2_447',['ADC_JSQR_JEXTSEL_2',['../group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f3_448',['ADC_JSQR_JEXTSEL_3',['../group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5fmsk_449',['ADC_JSQR_JEXTSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_450',['ADC_JSQR_JL',['../group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5f0_451',['ADC_JSQR_JL_0',['../group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5f1_452',['ADC_JSQR_JL_1',['../group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5fmsk_453',['ADC_JSQR_JL_Msk',['../group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_454',['ADC_JSQR_JSQ1',['../group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f0_455',['ADC_JSQR_JSQ1_0',['../group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f1_456',['ADC_JSQR_JSQ1_1',['../group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f2_457',['ADC_JSQR_JSQ1_2',['../group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f3_458',['ADC_JSQR_JSQ1_3',['../group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f4_459',['ADC_JSQR_JSQ1_4',['../group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5fmsk_460',['ADC_JSQR_JSQ1_Msk',['../group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_461',['ADC_JSQR_JSQ2',['../group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f0_462',['ADC_JSQR_JSQ2_0',['../group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f1_463',['ADC_JSQR_JSQ2_1',['../group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f2_464',['ADC_JSQR_JSQ2_2',['../group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f3_465',['ADC_JSQR_JSQ2_3',['../group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f4_466',['ADC_JSQR_JSQ2_4',['../group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5fmsk_467',['ADC_JSQR_JSQ2_Msk',['../group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_468',['ADC_JSQR_JSQ3',['../group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f0_469',['ADC_JSQR_JSQ3_0',['../group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f1_470',['ADC_JSQR_JSQ3_1',['../group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f2_471',['ADC_JSQR_JSQ3_2',['../group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f3_472',['ADC_JSQR_JSQ3_3',['../group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f4_473',['ADC_JSQR_JSQ3_4',['../group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5fmsk_474',['ADC_JSQR_JSQ3_Msk',['../group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_475',['ADC_JSQR_JSQ4',['../group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f0_476',['ADC_JSQR_JSQ4_0',['../group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f1_477',['ADC_JSQR_JSQ4_1',['../group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f2_478',['ADC_JSQR_JSQ4_2',['../group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f3_479',['ADC_JSQR_JSQ4_3',['../group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f4_480',['ADC_JSQR_JSQ4_4',['../group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5fmsk_481',['ADC_JSQR_JSQ4_Msk',['../group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd',1,'stm32l476xx.h']]],
  ['adc_5fmultimode_5fsupport_482',['ADC_MULTIMODE_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_483',['ADC_OFR1_OFFSET1',['../group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f0_484',['ADC_OFR1_OFFSET1_0',['../group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f1_485',['ADC_OFR1_OFFSET1_1',['../group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f10_486',['ADC_OFR1_OFFSET1_10',['../group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f11_487',['ADC_OFR1_OFFSET1_11',['../group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f2_488',['ADC_OFR1_OFFSET1_2',['../group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f3_489',['ADC_OFR1_OFFSET1_3',['../group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f4_490',['ADC_OFR1_OFFSET1_4',['../group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f5_491',['ADC_OFR1_OFFSET1_5',['../group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f6_492',['ADC_OFR1_OFFSET1_6',['../group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f7_493',['ADC_OFR1_OFFSET1_7',['../group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f8_494',['ADC_OFR1_OFFSET1_8',['../group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f9_495',['ADC_OFR1_OFFSET1_9',['../group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_496',['ADC_OFR1_OFFSET1_CH',['../group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f0_497',['ADC_OFR1_OFFSET1_CH_0',['../group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f1_498',['ADC_OFR1_OFFSET1_CH_1',['../group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f2_499',['ADC_OFR1_OFFSET1_CH_2',['../group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f3_500',['ADC_OFR1_OFFSET1_CH_3',['../group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f4_501',['ADC_OFR1_OFFSET1_CH_4',['../group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5fmsk_502',['ADC_OFR1_OFFSET1_CH_Msk',['../group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_503',['ADC_OFR1_OFFSET1_EN',['../group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_5fmsk_504',['ADC_OFR1_OFFSET1_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fmsk_505',['ADC_OFR1_OFFSET1_Msk',['../group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_506',['ADC_OFR2_OFFSET2',['../group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f0_507',['ADC_OFR2_OFFSET2_0',['../group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f1_508',['ADC_OFR2_OFFSET2_1',['../group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f10_509',['ADC_OFR2_OFFSET2_10',['../group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f11_510',['ADC_OFR2_OFFSET2_11',['../group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f2_511',['ADC_OFR2_OFFSET2_2',['../group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f3_512',['ADC_OFR2_OFFSET2_3',['../group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f4_513',['ADC_OFR2_OFFSET2_4',['../group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f5_514',['ADC_OFR2_OFFSET2_5',['../group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f6_515',['ADC_OFR2_OFFSET2_6',['../group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f7_516',['ADC_OFR2_OFFSET2_7',['../group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f8_517',['ADC_OFR2_OFFSET2_8',['../group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f9_518',['ADC_OFR2_OFFSET2_9',['../group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_519',['ADC_OFR2_OFFSET2_CH',['../group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f0_520',['ADC_OFR2_OFFSET2_CH_0',['../group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f1_521',['ADC_OFR2_OFFSET2_CH_1',['../group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f2_522',['ADC_OFR2_OFFSET2_CH_2',['../group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f3_523',['ADC_OFR2_OFFSET2_CH_3',['../group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f4_524',['ADC_OFR2_OFFSET2_CH_4',['../group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5fmsk_525',['ADC_OFR2_OFFSET2_CH_Msk',['../group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_526',['ADC_OFR2_OFFSET2_EN',['../group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_5fmsk_527',['ADC_OFR2_OFFSET2_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fmsk_528',['ADC_OFR2_OFFSET2_Msk',['../group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_529',['ADC_OFR3_OFFSET3',['../group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f0_530',['ADC_OFR3_OFFSET3_0',['../group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f1_531',['ADC_OFR3_OFFSET3_1',['../group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f10_532',['ADC_OFR3_OFFSET3_10',['../group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f11_533',['ADC_OFR3_OFFSET3_11',['../group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f2_534',['ADC_OFR3_OFFSET3_2',['../group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f3_535',['ADC_OFR3_OFFSET3_3',['../group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f4_536',['ADC_OFR3_OFFSET3_4',['../group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f5_537',['ADC_OFR3_OFFSET3_5',['../group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f6_538',['ADC_OFR3_OFFSET3_6',['../group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f7_539',['ADC_OFR3_OFFSET3_7',['../group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f8_540',['ADC_OFR3_OFFSET3_8',['../group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f9_541',['ADC_OFR3_OFFSET3_9',['../group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_542',['ADC_OFR3_OFFSET3_CH',['../group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f0_543',['ADC_OFR3_OFFSET3_CH_0',['../group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f1_544',['ADC_OFR3_OFFSET3_CH_1',['../group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f2_545',['ADC_OFR3_OFFSET3_CH_2',['../group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f3_546',['ADC_OFR3_OFFSET3_CH_3',['../group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f4_547',['ADC_OFR3_OFFSET3_CH_4',['../group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5fmsk_548',['ADC_OFR3_OFFSET3_CH_Msk',['../group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_549',['ADC_OFR3_OFFSET3_EN',['../group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_5fmsk_550',['ADC_OFR3_OFFSET3_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fmsk_551',['ADC_OFR3_OFFSET3_Msk',['../group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_552',['ADC_OFR4_OFFSET4',['../group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f0_553',['ADC_OFR4_OFFSET4_0',['../group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f1_554',['ADC_OFR4_OFFSET4_1',['../group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f10_555',['ADC_OFR4_OFFSET4_10',['../group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f11_556',['ADC_OFR4_OFFSET4_11',['../group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f2_557',['ADC_OFR4_OFFSET4_2',['../group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f3_558',['ADC_OFR4_OFFSET4_3',['../group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f4_559',['ADC_OFR4_OFFSET4_4',['../group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f5_560',['ADC_OFR4_OFFSET4_5',['../group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f6_561',['ADC_OFR4_OFFSET4_6',['../group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f7_562',['ADC_OFR4_OFFSET4_7',['../group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f8_563',['ADC_OFR4_OFFSET4_8',['../group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f9_564',['ADC_OFR4_OFFSET4_9',['../group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_565',['ADC_OFR4_OFFSET4_CH',['../group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f0_566',['ADC_OFR4_OFFSET4_CH_0',['../group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f1_567',['ADC_OFR4_OFFSET4_CH_1',['../group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f2_568',['ADC_OFR4_OFFSET4_CH_2',['../group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f3_569',['ADC_OFR4_OFFSET4_CH_3',['../group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f4_570',['ADC_OFR4_OFFSET4_CH_4',['../group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5fmsk_571',['ADC_OFR4_OFFSET4_CH_Msk',['../group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_572',['ADC_OFR4_OFFSET4_EN',['../group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_5fmsk_573',['ADC_OFR4_OFFSET4_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fmsk_574',['ADC_OFR4_OFFSET4_Msk',['../group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_575',['ADC_SMPR1_SMP0',['../group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f0_576',['ADC_SMPR1_SMP0_0',['../group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f1_577',['ADC_SMPR1_SMP0_1',['../group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f2_578',['ADC_SMPR1_SMP0_2',['../group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5fmsk_579',['ADC_SMPR1_SMP0_Msk',['../group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_580',['ADC_SMPR1_SMP1',['../group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f0_581',['ADC_SMPR1_SMP1_0',['../group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f1_582',['ADC_SMPR1_SMP1_1',['../group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f2_583',['ADC_SMPR1_SMP1_2',['../group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5fmsk_584',['ADC_SMPR1_SMP1_Msk',['../group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_585',['ADC_SMPR1_SMP2',['../group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f0_586',['ADC_SMPR1_SMP2_0',['../group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f1_587',['ADC_SMPR1_SMP2_1',['../group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f2_588',['ADC_SMPR1_SMP2_2',['../group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5fmsk_589',['ADC_SMPR1_SMP2_Msk',['../group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_590',['ADC_SMPR1_SMP3',['../group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f0_591',['ADC_SMPR1_SMP3_0',['../group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f1_592',['ADC_SMPR1_SMP3_1',['../group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f2_593',['ADC_SMPR1_SMP3_2',['../group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5fmsk_594',['ADC_SMPR1_SMP3_Msk',['../group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_595',['ADC_SMPR1_SMP4',['../group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f0_596',['ADC_SMPR1_SMP4_0',['../group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f1_597',['ADC_SMPR1_SMP4_1',['../group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f2_598',['ADC_SMPR1_SMP4_2',['../group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5fmsk_599',['ADC_SMPR1_SMP4_Msk',['../group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_600',['ADC_SMPR1_SMP5',['../group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f0_601',['ADC_SMPR1_SMP5_0',['../group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f1_602',['ADC_SMPR1_SMP5_1',['../group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f2_603',['ADC_SMPR1_SMP5_2',['../group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5fmsk_604',['ADC_SMPR1_SMP5_Msk',['../group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_605',['ADC_SMPR1_SMP6',['../group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f0_606',['ADC_SMPR1_SMP6_0',['../group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f1_607',['ADC_SMPR1_SMP6_1',['../group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f2_608',['ADC_SMPR1_SMP6_2',['../group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5fmsk_609',['ADC_SMPR1_SMP6_Msk',['../group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_610',['ADC_SMPR1_SMP7',['../group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f0_611',['ADC_SMPR1_SMP7_0',['../group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f1_612',['ADC_SMPR1_SMP7_1',['../group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f2_613',['ADC_SMPR1_SMP7_2',['../group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5fmsk_614',['ADC_SMPR1_SMP7_Msk',['../group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_615',['ADC_SMPR1_SMP8',['../group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f0_616',['ADC_SMPR1_SMP8_0',['../group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f1_617',['ADC_SMPR1_SMP8_1',['../group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f2_618',['ADC_SMPR1_SMP8_2',['../group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5fmsk_619',['ADC_SMPR1_SMP8_Msk',['../group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_620',['ADC_SMPR1_SMP9',['../group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f0_621',['ADC_SMPR1_SMP9_0',['../group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f1_622',['ADC_SMPR1_SMP9_1',['../group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f2_623',['ADC_SMPR1_SMP9_2',['../group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5fmsk_624',['ADC_SMPR1_SMP9_Msk',['../group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_625',['ADC_SMPR2_SMP10',['../group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f0_626',['ADC_SMPR2_SMP10_0',['../group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f1_627',['ADC_SMPR2_SMP10_1',['../group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f2_628',['ADC_SMPR2_SMP10_2',['../group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5fmsk_629',['ADC_SMPR2_SMP10_Msk',['../group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_630',['ADC_SMPR2_SMP11',['../group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f0_631',['ADC_SMPR2_SMP11_0',['../group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f1_632',['ADC_SMPR2_SMP11_1',['../group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f2_633',['ADC_SMPR2_SMP11_2',['../group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5fmsk_634',['ADC_SMPR2_SMP11_Msk',['../group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_635',['ADC_SMPR2_SMP12',['../group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f0_636',['ADC_SMPR2_SMP12_0',['../group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f1_637',['ADC_SMPR2_SMP12_1',['../group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f2_638',['ADC_SMPR2_SMP12_2',['../group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5fmsk_639',['ADC_SMPR2_SMP12_Msk',['../group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_640',['ADC_SMPR2_SMP13',['../group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f0_641',['ADC_SMPR2_SMP13_0',['../group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f1_642',['ADC_SMPR2_SMP13_1',['../group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f2_643',['ADC_SMPR2_SMP13_2',['../group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5fmsk_644',['ADC_SMPR2_SMP13_Msk',['../group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_645',['ADC_SMPR2_SMP14',['../group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f0_646',['ADC_SMPR2_SMP14_0',['../group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f1_647',['ADC_SMPR2_SMP14_1',['../group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f2_648',['ADC_SMPR2_SMP14_2',['../group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5fmsk_649',['ADC_SMPR2_SMP14_Msk',['../group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_650',['ADC_SMPR2_SMP15',['../group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f0_651',['ADC_SMPR2_SMP15_0',['../group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f1_652',['ADC_SMPR2_SMP15_1',['../group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f2_653',['ADC_SMPR2_SMP15_2',['../group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5fmsk_654',['ADC_SMPR2_SMP15_Msk',['../group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_655',['ADC_SMPR2_SMP16',['../group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f0_656',['ADC_SMPR2_SMP16_0',['../group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f1_657',['ADC_SMPR2_SMP16_1',['../group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f2_658',['ADC_SMPR2_SMP16_2',['../group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5fmsk_659',['ADC_SMPR2_SMP16_Msk',['../group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_660',['ADC_SMPR2_SMP17',['../group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f0_661',['ADC_SMPR2_SMP17_0',['../group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f1_662',['ADC_SMPR2_SMP17_1',['../group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f2_663',['ADC_SMPR2_SMP17_2',['../group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5fmsk_664',['ADC_SMPR2_SMP17_Msk',['../group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_665',['ADC_SMPR2_SMP18',['../group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f0_666',['ADC_SMPR2_SMP18_0',['../group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f1_667',['ADC_SMPR2_SMP18_1',['../group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f2_668',['ADC_SMPR2_SMP18_2',['../group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5fmsk_669',['ADC_SMPR2_SMP18_Msk',['../group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_670',['ADC_SQR1_L',['../group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f0_671',['ADC_SQR1_L_0',['../group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f1_672',['ADC_SQR1_L_1',['../group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f2_673',['ADC_SQR1_L_2',['../group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f3_674',['ADC_SQR1_L_3',['../group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5fmsk_675',['ADC_SQR1_L_Msk',['../group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_676',['ADC_SQR1_SQ1',['../group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f0_677',['ADC_SQR1_SQ1_0',['../group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f1_678',['ADC_SQR1_SQ1_1',['../group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f2_679',['ADC_SQR1_SQ1_2',['../group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f3_680',['ADC_SQR1_SQ1_3',['../group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f4_681',['ADC_SQR1_SQ1_4',['../group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5fmsk_682',['ADC_SQR1_SQ1_Msk',['../group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_683',['ADC_SQR1_SQ2',['../group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f0_684',['ADC_SQR1_SQ2_0',['../group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f1_685',['ADC_SQR1_SQ2_1',['../group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f2_686',['ADC_SQR1_SQ2_2',['../group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f3_687',['ADC_SQR1_SQ2_3',['../group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f4_688',['ADC_SQR1_SQ2_4',['../group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5fmsk_689',['ADC_SQR1_SQ2_Msk',['../group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_690',['ADC_SQR1_SQ3',['../group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f0_691',['ADC_SQR1_SQ3_0',['../group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f1_692',['ADC_SQR1_SQ3_1',['../group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f2_693',['ADC_SQR1_SQ3_2',['../group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f3_694',['ADC_SQR1_SQ3_3',['../group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f4_695',['ADC_SQR1_SQ3_4',['../group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5fmsk_696',['ADC_SQR1_SQ3_Msk',['../group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_697',['ADC_SQR1_SQ4',['../group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f0_698',['ADC_SQR1_SQ4_0',['../group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f1_699',['ADC_SQR1_SQ4_1',['../group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f2_700',['ADC_SQR1_SQ4_2',['../group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f3_701',['ADC_SQR1_SQ4_3',['../group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f4_702',['ADC_SQR1_SQ4_4',['../group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5fmsk_703',['ADC_SQR1_SQ4_Msk',['../group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_704',['ADC_SQR2_SQ5',['../group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f0_705',['ADC_SQR2_SQ5_0',['../group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f1_706',['ADC_SQR2_SQ5_1',['../group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f2_707',['ADC_SQR2_SQ5_2',['../group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f3_708',['ADC_SQR2_SQ5_3',['../group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f4_709',['ADC_SQR2_SQ5_4',['../group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5fmsk_710',['ADC_SQR2_SQ5_Msk',['../group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_711',['ADC_SQR2_SQ6',['../group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f0_712',['ADC_SQR2_SQ6_0',['../group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f1_713',['ADC_SQR2_SQ6_1',['../group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f2_714',['ADC_SQR2_SQ6_2',['../group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f3_715',['ADC_SQR2_SQ6_3',['../group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f4_716',['ADC_SQR2_SQ6_4',['../group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5fmsk_717',['ADC_SQR2_SQ6_Msk',['../group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_718',['ADC_SQR2_SQ7',['../group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f0_719',['ADC_SQR2_SQ7_0',['../group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f1_720',['ADC_SQR2_SQ7_1',['../group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f2_721',['ADC_SQR2_SQ7_2',['../group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f3_722',['ADC_SQR2_SQ7_3',['../group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f4_723',['ADC_SQR2_SQ7_4',['../group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5fmsk_724',['ADC_SQR2_SQ7_Msk',['../group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_725',['ADC_SQR2_SQ8',['../group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f0_726',['ADC_SQR2_SQ8_0',['../group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f1_727',['ADC_SQR2_SQ8_1',['../group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f2_728',['ADC_SQR2_SQ8_2',['../group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f3_729',['ADC_SQR2_SQ8_3',['../group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f4_730',['ADC_SQR2_SQ8_4',['../group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5fmsk_731',['ADC_SQR2_SQ8_Msk',['../group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_732',['ADC_SQR2_SQ9',['../group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f0_733',['ADC_SQR2_SQ9_0',['../group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f1_734',['ADC_SQR2_SQ9_1',['../group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f2_735',['ADC_SQR2_SQ9_2',['../group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f3_736',['ADC_SQR2_SQ9_3',['../group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f4_737',['ADC_SQR2_SQ9_4',['../group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5fmsk_738',['ADC_SQR2_SQ9_Msk',['../group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_739',['ADC_SQR3_SQ10',['../group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f0_740',['ADC_SQR3_SQ10_0',['../group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f1_741',['ADC_SQR3_SQ10_1',['../group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f2_742',['ADC_SQR3_SQ10_2',['../group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f3_743',['ADC_SQR3_SQ10_3',['../group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f4_744',['ADC_SQR3_SQ10_4',['../group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5fmsk_745',['ADC_SQR3_SQ10_Msk',['../group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_746',['ADC_SQR3_SQ11',['../group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f0_747',['ADC_SQR3_SQ11_0',['../group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f1_748',['ADC_SQR3_SQ11_1',['../group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f2_749',['ADC_SQR3_SQ11_2',['../group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f3_750',['ADC_SQR3_SQ11_3',['../group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f4_751',['ADC_SQR3_SQ11_4',['../group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5fmsk_752',['ADC_SQR3_SQ11_Msk',['../group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_753',['ADC_SQR3_SQ12',['../group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f0_754',['ADC_SQR3_SQ12_0',['../group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f1_755',['ADC_SQR3_SQ12_1',['../group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f2_756',['ADC_SQR3_SQ12_2',['../group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f3_757',['ADC_SQR3_SQ12_3',['../group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f4_758',['ADC_SQR3_SQ12_4',['../group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5fmsk_759',['ADC_SQR3_SQ12_Msk',['../group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_760',['ADC_SQR3_SQ13',['../group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f0_761',['ADC_SQR3_SQ13_0',['../group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f1_762',['ADC_SQR3_SQ13_1',['../group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f2_763',['ADC_SQR3_SQ13_2',['../group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f3_764',['ADC_SQR3_SQ13_3',['../group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f4_765',['ADC_SQR3_SQ13_4',['../group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5fmsk_766',['ADC_SQR3_SQ13_Msk',['../group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_767',['ADC_SQR3_SQ14',['../group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f0_768',['ADC_SQR3_SQ14_0',['../group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f1_769',['ADC_SQR3_SQ14_1',['../group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f2_770',['ADC_SQR3_SQ14_2',['../group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f3_771',['ADC_SQR3_SQ14_3',['../group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f4_772',['ADC_SQR3_SQ14_4',['../group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5fmsk_773',['ADC_SQR3_SQ14_Msk',['../group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_774',['ADC_SQR4_SQ15',['../group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f0_775',['ADC_SQR4_SQ15_0',['../group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f1_776',['ADC_SQR4_SQ15_1',['../group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f2_777',['ADC_SQR4_SQ15_2',['../group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f3_778',['ADC_SQR4_SQ15_3',['../group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f4_779',['ADC_SQR4_SQ15_4',['../group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5fmsk_780',['ADC_SQR4_SQ15_Msk',['../group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_781',['ADC_SQR4_SQ16',['../group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f0_782',['ADC_SQR4_SQ16_0',['../group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f1_783',['ADC_SQR4_SQ16_1',['../group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f2_784',['ADC_SQR4_SQ16_2',['../group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f3_785',['ADC_SQR4_SQ16_3',['../group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f4_786',['ADC_SQR4_SQ16_4',['../group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5fmsk_787',['ADC_SQR4_SQ16_Msk',['../group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_788',['ADC_TR1_HT1',['../group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f0_789',['ADC_TR1_HT1_0',['../group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f1_790',['ADC_TR1_HT1_1',['../group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f10_791',['ADC_TR1_HT1_10',['../group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f11_792',['ADC_TR1_HT1_11',['../group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f2_793',['ADC_TR1_HT1_2',['../group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f3_794',['ADC_TR1_HT1_3',['../group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f4_795',['ADC_TR1_HT1_4',['../group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f5_796',['ADC_TR1_HT1_5',['../group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f6_797',['ADC_TR1_HT1_6',['../group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f7_798',['ADC_TR1_HT1_7',['../group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f8_799',['ADC_TR1_HT1_8',['../group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f9_800',['ADC_TR1_HT1_9',['../group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5fmsk_801',['ADC_TR1_HT1_Msk',['../group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_802',['ADC_TR1_LT1',['../group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f0_803',['ADC_TR1_LT1_0',['../group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f1_804',['ADC_TR1_LT1_1',['../group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f10_805',['ADC_TR1_LT1_10',['../group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f11_806',['ADC_TR1_LT1_11',['../group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f2_807',['ADC_TR1_LT1_2',['../group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f3_808',['ADC_TR1_LT1_3',['../group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f4_809',['ADC_TR1_LT1_4',['../group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f5_810',['ADC_TR1_LT1_5',['../group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f6_811',['ADC_TR1_LT1_6',['../group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f7_812',['ADC_TR1_LT1_7',['../group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f8_813',['ADC_TR1_LT1_8',['../group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f9_814',['ADC_TR1_LT1_9',['../group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5fmsk_815',['ADC_TR1_LT1_Msk',['../group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_816',['ADC_TR2_HT2',['../group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f0_817',['ADC_TR2_HT2_0',['../group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f1_818',['ADC_TR2_HT2_1',['../group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f2_819',['ADC_TR2_HT2_2',['../group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f3_820',['ADC_TR2_HT2_3',['../group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f4_821',['ADC_TR2_HT2_4',['../group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f5_822',['ADC_TR2_HT2_5',['../group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f6_823',['ADC_TR2_HT2_6',['../group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f7_824',['ADC_TR2_HT2_7',['../group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5fmsk_825',['ADC_TR2_HT2_Msk',['../group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_826',['ADC_TR2_LT2',['../group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f0_827',['ADC_TR2_LT2_0',['../group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f1_828',['ADC_TR2_LT2_1',['../group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f2_829',['ADC_TR2_LT2_2',['../group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f3_830',['ADC_TR2_LT2_3',['../group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f4_831',['ADC_TR2_LT2_4',['../group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f5_832',['ADC_TR2_LT2_5',['../group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f6_833',['ADC_TR2_LT2_6',['../group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f7_834',['ADC_TR2_LT2_7',['../group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5fmsk_835',['ADC_TR2_LT2_Msk',['../group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_836',['ADC_TR3_HT3',['../group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f0_837',['ADC_TR3_HT3_0',['../group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f1_838',['ADC_TR3_HT3_1',['../group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f2_839',['ADC_TR3_HT3_2',['../group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f3_840',['ADC_TR3_HT3_3',['../group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f4_841',['ADC_TR3_HT3_4',['../group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f5_842',['ADC_TR3_HT3_5',['../group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f6_843',['ADC_TR3_HT3_6',['../group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f7_844',['ADC_TR3_HT3_7',['../group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5fmsk_845',['ADC_TR3_HT3_Msk',['../group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_846',['ADC_TR3_LT3',['../group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f0_847',['ADC_TR3_LT3_0',['../group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f1_848',['ADC_TR3_LT3_1',['../group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f2_849',['ADC_TR3_LT3_2',['../group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f3_850',['ADC_TR3_LT3_3',['../group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f4_851',['ADC_TR3_LT3_4',['../group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f5_852',['ADC_TR3_LT3_5',['../group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f6_853',['ADC_TR3_LT3_6',['../group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f7_854',['ADC_TR3_LT3_7',['../group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5fmsk_855',['ADC_TR3_LT3_Msk',['../group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73',1,'stm32l476xx.h']]],
  ['adc_5ftypedef_856',['ADC_TypeDef',['../struct_a_d_c___type_def.html',1,'']]],
  ['adcclockselection_857',['AdcClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#ab69770bf33cdee0878e1c0db0faf748c',1,'RCC_PeriphCLKInitTypeDef']]],
  ['address_858',['Address',['../struct_u_a_r_t___wake_up_type_def.html#a333f9f0794b455f5a4b55cd9bbe69cfd',1,'UART_WakeUpTypeDef::Address'],['../group___t_i_m___d_m_a___base__address.html',1,'TIM DMA Base Address']]],
  ['address_20length_859',['UARTEx WakeUp Address Length',['../group___u_a_r_t_ex___wake_up___address___length.html',1,'']]],
  ['address_20matching_20lsb_20position_20in_20cr2_20register_860',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['address_20size_861',['I2C Memory Address Size',['../group___i2_c___m_e_m_o_r_y___a_d_d_r_e_s_s___s_i_z_e.html',1,'']]],
  ['address2_20masks_862',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['addressing_20mode_863',['Addressing Mode',['../group___i2_c___a_d_d_r_e_s_s_i_n_g___m_o_d_e.html',1,'I2C Addressing Mode'],['../group___i2_c___d_u_a_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e.html',1,'I2C Dual Addressing Mode'],['../group___i2_c___g_e_n_e_r_a_l___c_a_l_l___a_d_d_r_e_s_s_i_n_g___m_o_d_e.html',1,'I2C General Call Addressing Mode']]],
  ['addressingmode_864',['AddressingMode',['../struct_i2_c___init_type_def.html#a5c39c41a5ee892c1bce69a579cc017ca',1,'I2C_InitTypeDef']]],
  ['addresslength_865',['AddressLength',['../struct_u_a_r_t___wake_up_type_def.html#afe40f631bfda42d05bcfd6b0fedda5ee',1,'UART_WakeUpTypeDef']]],
  ['addreventcount_866',['AddrEventCount',['../struct_____i2_c___handle_type_def.html#ac46ddd083fcc3901fa63c96387243c25',1,'__I2C_HandleTypeDef']]],
  ['adr_867',['ADR',['../group___c_m_s_i_s__core___debug_functions.html#gaf084e1b2dad004a88668efea1dfe7fa1',1,'SCB_Type']]],
  ['advanced_20feature_20auto_20baudrate_20enable_868',['UART Advanced Feature Auto BaudRate Enable',['../group___u_a_r_t___auto_baud_rate___enable.html',1,'']]],
  ['advanced_20feature_20autobaud_20rate_20mode_869',['UART Advanced Feature AutoBaud Rate Mode',['../group___u_a_r_t___auto_baud___rate___mode.html',1,'']]],
  ['advanced_20feature_20binary_20data_20inversion_870',['UART Advanced Feature Binary Data Inversion',['../group___u_a_r_t___data___inv.html',1,'']]],
  ['advanced_20feature_20dma_20disable_20on_20rx_20error_871',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['advanced_20feature_20initialization_20type_872',['UART Advanced Feature Initialization Type',['../group___u_a_r_t___advanced___features___initialization___type.html',1,'']]],
  ['advanced_20feature_20msb_20first_873',['UART Advanced Feature MSB First',['../group___u_a_r_t___m_s_b___first.html',1,'']]],
  ['advanced_20feature_20mute_20mode_20enable_874',['UART Advanced Feature Mute Mode Enable',['../group___u_a_r_t___mute___mode.html',1,'']]],
  ['advanced_20feature_20overrun_20disable_875',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['advanced_20feature_20rx_20pin_20active_20level_20inversion_876',['UART Advanced Feature RX Pin Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'']]],
  ['advanced_20feature_20rx_20tx_20pins_20swap_877',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['advanced_20feature_20stop_20mode_20enable_878',['UART Advanced Feature Stop Mode Enable',['../group___u_a_r_t___stop___mode___enable.html',1,'']]],
  ['advanced_20feature_20tx_20pin_20active_20level_20inversion_879',['UART Advanced Feature TX Pin Active Level Inversion',['../group___u_a_r_t___tx___inv.html',1,'']]],
  ['advancedinit_880',['AdvancedInit',['../struct_____u_a_r_t___handle_type_def.html#a88c54ae212a356b0cfef3192374ebb09',1,'__UART_HandleTypeDef']]],
  ['advfeatureinit_881',['AdvFeatureInit',['../struct_u_a_r_t___adv_feature_init_type_def.html#a3182d0787600d70cb3c2a9d68a86e645',1,'UART_AdvFeatureInitTypeDef']]],
  ['afr_882',['AFR',['../struct_g_p_i_o___type_def.html#a2245603433e102f0fd8a85f7de020755',1,'GPIO_TypeDef']]],
  ['afsr_883',['AFSR',['../group___c_m_s_i_s__core___debug_functions.html#gab65372404ce64b0f0b35e2709429404e',1,'SCB_Type']]],
  ['ahb_20clock_20source_884',['AHB Clock Source',['../group___r_c_c___a_h_b___clock___source.html',1,'']]],
  ['ahb_20prescaler_201_885',['AHB Prescaler                          | 1',['../system__stm32l4xx_8c.html#autotoc_md4',1,'']]],
  ['ahb1_20peripheral_20clock_20enable_20disable_886',['AHB1 Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html',1,'']]],
  ['ahb1_20peripheral_20clock_20enabled_20or_20disabled_20status_887',['AHB1 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'']]],
  ['ahb1_20peripheral_20clock_20sleep_20enable_20disable_888',['AHB1 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable.html',1,'']]],
  ['ahb1_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_889',['AHB1 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'']]],
  ['ahb1_20peripheral_20force_20release_20reset_890',['AHB1 Peripheral Force Release Reset',['../group___r_c_c___a_h_b1___force___release___reset.html',1,'']]],
  ['ahb1enr_891',['AHB1ENR',['../struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e',1,'RCC_TypeDef']]],
  ['ahb1rstr_892',['AHB1RSTR',['../struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4',1,'RCC_TypeDef']]],
  ['ahb1smenr_893',['AHB1SMENR',['../struct_r_c_c___type_def.html#a33057d92c7efdad7067cfb3395246fec',1,'RCC_TypeDef']]],
  ['ahb2_20peripheral_20clock_20enable_20disable_894',['AHB2 Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html',1,'']]],
  ['ahb2_20peripheral_20clock_20enabled_20or_20disabled_20status_895',['AHB2 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'']]],
  ['ahb2_20peripheral_20clock_20sleep_20enable_20disable_896',['AHB2 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b2___clock___sleep___enable___disable.html',1,'']]],
  ['ahb2_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_897',['AHB2 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'']]],
  ['ahb2_20peripheral_20force_20release_20reset_898',['AHB2 Peripheral Force Release Reset',['../group___r_c_c___a_h_b2___force___release___reset.html',1,'']]],
  ['ahb2enr_899',['AHB2ENR',['../struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f',1,'RCC_TypeDef']]],
  ['ahb2rstr_900',['AHB2RSTR',['../struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd',1,'RCC_TypeDef']]],
  ['ahb2smenr_901',['AHB2SMENR',['../struct_r_c_c___type_def.html#af0e3fcaac0cc87874f6e727285077053',1,'RCC_TypeDef']]],
  ['ahb3_20peripheral_20clock_20enable_20disable_902',['AHB3 Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b3___clock___enable___disable.html',1,'']]],
  ['ahb3_20peripheral_20clock_20enabled_20or_20disabled_20status_903',['AHB3 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'']]],
  ['ahb3_20peripheral_20clock_20sleep_20enable_20disable_904',['AHB3 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b3___clock___sleep___enable___disable.html',1,'']]],
  ['ahb3_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_905',['AHB3 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'']]],
  ['ahb3_20peripheral_20force_20release_20reset_906',['AHB3 Peripheral Force Release Reset',['../group___r_c_c___a_h_b3___force___release___reset.html',1,'']]],
  ['ahb3enr_907',['AHB3ENR',['../struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d',1,'RCC_TypeDef']]],
  ['ahb3rstr_908',['AHB3RSTR',['../struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f',1,'RCC_TypeDef']]],
  ['ahb3smenr_909',['AHB3SMENR',['../struct_r_c_c___type_def.html#a117eabf855ed8350278b8ee97dde6c64',1,'RCC_TypeDef']]],
  ['ahbclkdivider_910',['AHBCLKDivider',['../struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993',1,'RCC_ClkInitTypeDef::AHBCLKDivider'],['../struct_l_l___u_t_i_l_s___clk_init_type_def.html#a8674805c27fb68e07cdc60a9debe5d5e',1,'LL_UTILS_ClkInitTypeDef::AHBCLKDivider']]],
  ['ahbpcr_911',['AHBPCR',['../group___c_m_s_i_s__core___debug_functions.html#ga0d53bcea294422b5b4ecfdcd9cdc1773',1,'SCB_Type']]],
  ['ahbpresctable_912',['AHBPrescTable',['../group___s_t_m32_l4xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable:&#160;system_stm32l4xx.c'],['../group___s_t_m32_l4xx___system___exported___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable:&#160;system_stm32l4xx.c']]],
  ['ahbscr_913',['AHBSCR',['../group___c_m_s_i_s__core___debug_functions.html#ga8c9d9eac30594dd061d34cfaacd5e4bb',1,'SCB_Type']]],
  ['aircr_914',['AIRCR',['../group___c_m_s_i_s__core___debug_functions.html#gad3e5b8934c647eb1b7383c1894f01380',1,'SCB_Type']]],
  ['alias_915',['HASH API alias',['../group___h_a_s_h__alias.html',1,'']]],
  ['aliased_20defines_20maintained_20for_20compatibility_20purpose_916',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['aliased_20defines_20maintained_20for_20legacy_20purpose_917',['Aliased Defines maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['aliased_20functions_20maintained_20for_20legacy_20purpose_918',['Aliased Functions maintained for legacy purpose',['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___functions.html',1,'HAL RTC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose']]],
  ['aliased_20macros_20maintained_20for_20legacy_20purpose_919',['Aliased Macros maintained for legacy purpose',['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose']]],
  ['aliased_20maintained_20for_20legacy_20purpose_920',['Aliased maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose']]],
  ['aliases_921',['CRC API aliases',['../group___c_r_c___aliases.html',1,'']]],
  ['alrmar_922',['ALRMAR',['../struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f',1,'RTC_TypeDef']]],
  ['alrmassr_923',['ALRMASSR',['../struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1',1,'RTC_TypeDef']]],
  ['alrmbr_924',['ALRMBR',['../struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953',1,'RTC_TypeDef']]],
  ['alrmbssr_925',['ALRMBSSR',['../struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1',1,'RTC_TypeDef']]],
  ['alternate_926',['Alternate',['../struct_g_p_i_o___init_type_def.html#aa1bf7132c974a10589d6574d50465256',1,'GPIO_InitTypeDef']]],
  ['alternate_20function_20selection_927',['GPIOEx Alternate function selection',['../group___g_p_i_o_ex___alternate__function__selection.html',1,'']]],
  ['analog_20filter_928',['I2C Extended Analog Filter',['../group___i2_c_ex___analog___filter.html',1,'']]],
  ['and_20callbacks_929',['IRQ Handler and Callbacks',['../group___i2_c___i_r_q___handler__and___callbacks.html',1,'']]],
  ['and_20channel_201_202_20or_203_930',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['and_20configuration_20functions_931',['Initialization and Configuration functions',['../group___c_o_r_t_e_x___exported___functions___group1.html',1,'']]],
  ['and_20control_20registers_932',['Status and Control Registers',['../group___c_m_s_i_s___c_o_r_e.html',1,'']]],
  ['and_20de_20initialization_20functions_933',['and de initialization functions',['../group___i2_c___exported___functions___group1.html',1,'Initialization and de-initialization functions'],['../group___p_w_r___exported___functions___group1.html',1,'Initialization and de-initialization functions'],['../group___u_a_r_t___exported___functions___group1.html',1,'Initialization and de-initialization functions']]],
  ['and_20error_20functions_934',['and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'Peripheral State and Error functions'],['../group___i2_c___exported___functions___group3.html',1,'Peripheral State, Mode and Error functions']]],
  ['and_20event_20mode_935',['and event mode',['../group___p_w_r___p_v_d___mode.html',1,'PWR PVD interrupt and event mode'],['../group___p_w_r_ex___p_v_m___mode.html',1,'PWR PVM interrupt and event mode']]],
  ['and_20instructions_20reference_936',['Functions and Instructions Reference',['../group___c_m_s_i_s___core___function_interface.html',1,'']]],
  ['and_20output_20operation_20functions_937',['Input and Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'']]],
  ['and_20pwm_20modes_938',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['and_20rng_20clock_939',['SDIO and RNG clock                     |',['../system__stm32l4xx_8c.html#autotoc_md18',1,'']]],
  ['and_20trace_20dwt_940',['Data Watchpoint and Trace (DWT)',['../group___c_m_s_i_s___d_w_t.html',1,'']]],
  ['and_20type_20definitions_941',['Defines and Type Definitions',['../group___c_m_s_i_s__core__register.html',1,'']]],
  ['apb1_20apb2_20clock_20source_942',['APB1 APB2 Clock Source',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html',1,'']]],
  ['apb1_20peripheral_20clock_20enable_20disable_943',['APB1 Peripheral Clock Enable Disable',['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'']]],
  ['apb1_20peripheral_20clock_20enabled_20or_20disabled_20status_944',['APB1 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'']]],
  ['apb1_20peripheral_20clock_20sleep_20enable_20disable_945',['APB1 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_p_b1___clock___sleep___enable___disable.html',1,'']]],
  ['apb1_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_946',['APB1 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'']]],
  ['apb1_20peripheral_20force_20release_20reset_947',['APB1 Peripheral Force Release Reset',['../group___r_c_c___a_p_b1___force___release___reset.html',1,'']]],
  ['apb1_20prescaler_201_948',['APB1 Prescaler                         | 1',['../system__stm32l4xx_8c.html#autotoc_md5',1,'']]],
  ['apb1clkdivider_949',['APB1CLKDivider',['../struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd',1,'RCC_ClkInitTypeDef::APB1CLKDivider'],['../struct_l_l___u_t_i_l_s___clk_init_type_def.html#a145153593da600e7840fb1351c95d0d5',1,'LL_UTILS_ClkInitTypeDef::APB1CLKDivider']]],
  ['apb1enr1_950',['APB1ENR1',['../struct_r_c_c___type_def.html#aef6369d7ba8f3badb5a138679b18a497',1,'RCC_TypeDef']]],
  ['apb1enr2_951',['APB1ENR2',['../struct_r_c_c___type_def.html#ab2e288dacdea78e737a1ee0f1ed57f5b',1,'RCC_TypeDef']]],
  ['apb1fzr1_952',['APB1FZR1',['../struct_d_b_g_m_c_u___type_def.html#a89cab8f054945171c2294b6388b322d3',1,'DBGMCU_TypeDef']]],
  ['apb1fzr2_953',['APB1FZR2',['../struct_d_b_g_m_c_u___type_def.html#a0ae12b32b2bc1d8d6213d8683b8203fa',1,'DBGMCU_TypeDef']]],
  ['apb1rstr1_954',['APB1RSTR1',['../struct_r_c_c___type_def.html#ad8b043215a791f3635ecf5199cb2b32c',1,'RCC_TypeDef']]],
  ['apb1rstr2_955',['APB1RSTR2',['../struct_r_c_c___type_def.html#a0115b128341f19f766f4ef218037bae5',1,'RCC_TypeDef']]],
  ['apb1smenr1_956',['APB1SMENR1',['../struct_r_c_c___type_def.html#aebc6dace6f926ccb5cd4d212044b8f64',1,'RCC_TypeDef']]],
  ['apb1smenr2_957',['APB1SMENR2',['../struct_r_c_c___type_def.html#a6edd1522fbe7aaf436af3037543c926e',1,'RCC_TypeDef']]],
  ['apb2_20clock_20source_958',['APB1 APB2 Clock Source',['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html',1,'']]],
  ['apb2_20peripheral_20clock_20enable_20disable_959',['APB2 Peripheral Clock Enable Disable',['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'']]],
  ['apb2_20peripheral_20clock_20enabled_20or_20disabled_20status_960',['APB2 Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'']]],
  ['apb2_20peripheral_20clock_20sleep_20enable_20disable_961',['APB2 Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_p_b2___clock___sleep___enable___disable.html',1,'']]],
  ['apb2_20peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_962',['APB2 Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'']]],
  ['apb2_20peripheral_20force_20release_20reset_963',['APB2 Peripheral Force Release Reset',['../group___r_c_c___a_p_b2___force___release___reset.html',1,'']]],
  ['apb2_20prescaler_201_964',['APB2 Prescaler                         | 1',['../system__stm32l4xx_8c.html#autotoc_md6',1,'']]],
  ['apb2clkdivider_965',['APB2CLKDivider',['../struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7',1,'RCC_ClkInitTypeDef::APB2CLKDivider'],['../struct_l_l___u_t_i_l_s___clk_init_type_def.html#a4e41c3fb594226ee0d7b8a0566b51530',1,'LL_UTILS_ClkInitTypeDef::APB2CLKDivider']]],
  ['apb2enr_966',['APB2ENR',['../struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868',1,'RCC_TypeDef']]],
  ['apb2fz_967',['APB2FZ',['../struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6',1,'DBGMCU_TypeDef']]],
  ['apb2rstr_968',['APB2RSTR',['../struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59',1,'RCC_TypeDef']]],
  ['apb2smenr_969',['APB2SMENR',['../struct_r_c_c___type_def.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8',1,'RCC_TypeDef']]],
  ['apbpresctable_970',['APBPrescTable',['../group___s_t_m32_l4xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable:&#160;system_stm32l4xx.c'],['../group___s_t_m32_l4xx___system___exported___variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable:&#160;system_stm32l4xx.c']]],
  ['api_20alias_971',['HASH API alias',['../group___h_a_s_h__alias.html',1,'']]],
  ['api_20aliases_972',['CRC API aliases',['../group___c_r_c___aliases.html',1,'']]],
  ['apply_20to_20retrieve_20polarity_20information_20from_20pwr_5fwakeup_5fpiny_5fxxx_20constants_973',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r_ex___w_u_p___polarity.html',1,'']]],
  ['apsr_5fc_5fmsk_974',['APSR_C_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk:&#160;core_sc300.h']]],
  ['apsr_5fc_5fpos_975',['APSR_C_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos:&#160;core_sc300.h']]],
  ['apsr_5fge_5fmsk_976',['APSR_GE_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk:&#160;core_cm7.h']]],
  ['apsr_5fge_5fpos_977',['APSR_GE_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos:&#160;core_cm7.h']]],
  ['apsr_5fn_5fmsk_978',['APSR_N_Msk',['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk:&#160;core_sc300.h']]],
  ['apsr_5fn_5fpos_979',['APSR_N_Pos',['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos:&#160;core_sc300.h']]],
  ['apsr_5fq_5fmsk_980',['APSR_Q_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk:&#160;core_sc300.h']]],
  ['apsr_5fq_5fpos_981',['APSR_Q_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos:&#160;core_sc300.h']]],
  ['apsr_5ftype_982',['APSR_Type',['../union_a_p_s_r___type.html',1,'']]],
  ['apsr_5fv_5fmsk_983',['APSR_V_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk:&#160;core_sc300.h']]],
  ['apsr_5fv_5fpos_984',['APSR_V_Pos',['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos:&#160;core_sc300.h']]],
  ['apsr_5fz_5fmsk_985',['APSR_Z_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk:&#160;core_sc300.h']]],
  ['apsr_5fz_5fpos_986',['APSR_Z_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_armv81mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_armv8mbl.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_armv8mml.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm1.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm23.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm33.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm35p.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos:&#160;core_sc300.h']]],
  ['ar_987',['AR',['../struct_q_u_a_d_s_p_i___type_def.html#abf9f879cef8fff9883f1654f3cd14125',1,'QUADSPI_TypeDef']]],
  ['area_988',['FLASH WRP Area',['../group___f_l_a_s_h___o_b___w_r_p___area.html',1,'']]],
  ['arg_989',['ARG',['../struct_s_d_m_m_c___type_def.html#aa4a8ca4a55a6c1b0d2837bb1490efea6',1,'SDMMC_TypeDef']]],
  ['arm_5fmpu_5fregion_5ft_990',['ARM_MPU_Region_t',['../struct_a_r_m___m_p_u___region__t.html',1,'']]],
  ['arr_991',['ARR',['../struct_l_p_t_i_m___type_def.html#a0aa430eedacf1806e078057cd5e6970c',1,'LPTIM_TypeDef::ARR'],['../struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627',1,'TIM_TypeDef::ARR']]],
  ['as_20follows_3a_992',['This file configures the system clock as follows:',['../system__stm32l4xx_8c.html#autotoc_md0',1,'']]],
  ['ascr_993',['ASCR',['../struct_g_p_i_o___type_def.html#acfae71176367779502d02e57d9427c89',1,'GPIO_TypeDef']]],
  ['assert_5fparam_994',['assert_param',['../stm32l4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21',1,'stm32l4xx_hal_conf.h']]],
  ['assertion_20time_20lsb_20position_20in_20cr1_20register_995',['UART Driver Enable Assertion Time LSB Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['atomic_2eh_996',['atomic.h',['../atomic_8h.html',1,'']]],
  ['atomic_5fcompare_5fand_5fswap_5ffailure_997',['ATOMIC_COMPARE_AND_SWAP_FAILURE',['../atomic_8h.html#ab374919fbdbc585c3436a94f5bad31b6',1,'atomic.h']]],
  ['atomic_5fcompare_5fand_5fswap_5fsuccess_998',['ATOMIC_COMPARE_AND_SWAP_SUCCESS',['../atomic_8h.html#a2d30f083e50b866caf8822ec31a75969',1,'atomic.h']]],
  ['audio_999',['3.4 Génération de signal audio',['../md__r_e_a_d_m_e.html#autotoc_md36',1,'']]],
  ['audio_20frequency_1000',['SAI Audio Frequency',['../group___s_a_i___audio___frequency.html',1,'']]],
  ['audio_20sgtl5000_1001',['3 Le CODEC Audio SGTL5000',['../md__r_e_a_d_m_e.html#autotoc_md33',1,'']]],
  ['audiofrequency_1002',['AudioFrequency',['../struct_s_a_i___init_type_def.html#a7c9c20beda843b37400a59ade67875b3',1,'SAI_InitTypeDef']]],
  ['audiomode_1003',['AudioMode',['../struct_s_a_i___init_type_def.html#a92d4cfb6eef4b7102e77def3ed8453d6',1,'SAI_InitTypeDef']]],
  ['auto_20baudrate_20enable_1004',['UART Advanced Feature Auto BaudRate Enable',['../group___u_a_r_t___auto_baud_rate___enable.html',1,'']]],
  ['auto_20reload_20preload_1005',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['autobaud_20rate_20mode_1006',['UART Advanced Feature AutoBaud Rate Mode',['../group___u_a_r_t___auto_baud___rate___mode.html',1,'']]],
  ['autobaudrateenable_1007',['AutoBaudRateEnable',['../struct_u_a_r_t___adv_feature_init_type_def.html#aa329d2b83700bfe0de99708eb3f7a465',1,'UART_AdvFeatureInitTypeDef']]],
  ['autobaudratemode_1008',['AutoBaudRateMode',['../struct_u_a_r_t___adv_feature_init_type_def.html#a2f962d68e84dd709079aadcadd9d11cc',1,'UART_AdvFeatureInitTypeDef']]],
  ['automatic_20output_20enable_1009',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['automaticoutput_1010',['AutomaticOutput',['../struct_t_i_m___break_dead_time_config_type_def.html#ae591f2368d0be5b77d8a746e73eabe71',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['autoradio_1011',['TP de Synthèse – Autoradio',['../md__r_e_a_d_m_e.html',1,'']]],
  ['autoreloadpreload_1012',['AutoReloadPreload',['../struct_t_i_m___base___init_type_def.html#a29e7b91a384f12e6be0f3ffb62ea1ea7',1,'TIM_Base_InitTypeDef']]],
  ['awd2cr_1013',['AWD2CR',['../struct_a_d_c___type_def.html#a02a34c693903ef6ac7326ed02582fdcf',1,'ADC_TypeDef']]],
  ['awd3cr_1014',['AWD3CR',['../struct_a_d_c___type_def.html#a3be9b42a9cf52d1b6776c2cfa439592f',1,'ADC_TypeDef']]]
];
