// Seed: 1461485183
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  assign module_1.id_10 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wor module_1,
    input supply0 id_8,
    input wand id_9,
    input wand id_10
);
  assign id_6 = -1;
  wire id_12;
  assign id_0 = id_7;
  wire id_13;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9,
      id_4,
      id_0
  );
endmodule
