

================================================================
== Vitis HLS Report for 'fir_Pipeline_loop'
================================================================
* Date:           Wed Sep  6 15:54:28 2023

* Version:        2021.2.1 (Build 3414424 on Sun Dec 19 10:57:14 MST 2021)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       62|  0.620 us|  0.620 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |       60|       60|         5|          1|          1|    57|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      16|      15|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     123|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     139|     126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_37s_37_4_1_U1  |mac_muladd_16s_16s_37s_37_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U    |fir_Pipeline_loop_c_ROM_AUTO_1R  |        0|  16|  15|    0|    59|   16|     1|          944|
    +-------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                 |        0|  16|  15|    0|    59|   16|     1|          944|
    +-------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_126_p2   |         +|   0|  0|  13|           6|           2|
    |icmp_ln48_fu_115_p2  |      icmp|   0|  0|  10|           6|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          13|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_38                |   9|          2|   37|         74|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_1   |   9|          2|   37|         74|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_42                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   88|        176|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_38                         |  37|   0|   37|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_cast_reg_189                    |   6|   0|   64|         58|
    |i_fu_42                           |   6|   0|    6|          0|
    |icmp_ln48_reg_185                 |   1|   0|    1|          0|
    |icmp_ln48_reg_185                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 123|  32|  118|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|sext_ln44           |   in|   25|     ap_none|          sext_ln44|        scalar|
|acc_01_out          |  out|   31|      ap_vld|         acc_01_out|       pointer|
|acc_01_out_ap_vld   |  out|    1|      ap_vld|         acc_01_out|       pointer|
|shift_reg_address0  |  out|    6|   ap_memory|          shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_we0       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_d0        |  out|   16|   ap_memory|          shift_reg|         array|
|shift_reg_address1  |  out|    6|   ap_memory|          shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_q1        |   in|   16|   ap_memory|          shift_reg|         array|
+--------------------+-----+-----+------------+-------------------+--------------+

