// Seed: 197871007
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    output wire id_3
);
  wire id_5;
  tri  id_6;
  id_7 :
  assert property (@(posedge 1) id_6)
  else $display(1 == 1'd0);
  module_0(
      id_0, id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3
);
  genvar id_5;
  module_0(
      id_3, id_3
  );
endmodule
