read_verilog verilog/Top/cpu/cpu.v
read_verilog -lib +/ice40/cells_sim.v
hierarchy -check -libdir verilog/Top/cpu -top cpu
proc
flatten
tribuf -logic
deminout
techmap -map techmap_dsp.v
synth_ice40 -json mrv.json -blif mrv.blif -retime -abc2 -top cpu -run coarse:
