{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 02:55:47 2018 " "Info: Processing started: Mon Oct 22 02:55:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab4 EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ L8 " "Info: Pin ~DATA0~ is reserved at location L8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[7\] " "Info: Pin TEST_ADD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[7] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[6\] " "Info: Pin TEST_ADD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[6] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[5\] " "Info: Pin TEST_ADD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[5] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[4\] " "Info: Pin TEST_ADD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[4] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[3\] " "Info: Pin TEST_ADD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[3] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[2\] " "Info: Pin TEST_ADD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[2] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[1\] " "Info: Pin TEST_ADD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[1] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_ADD\[0\] " "Info: Pin TEST_ADD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_ADD[0] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 416 592 232 "TEST_ADD\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_ADD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[7\] " "Info: Pin TEST_CLK\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[7] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[6\] " "Info: Pin TEST_CLK\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[6] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[5\] " "Info: Pin TEST_CLK\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[5] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[4\] " "Info: Pin TEST_CLK\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[4] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[3\] " "Info: Pin TEST_CLK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[3] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[2\] " "Info: Pin TEST_CLK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[2] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[1\] " "Info: Pin TEST_CLK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[1] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST_CLK\[0\] " "Info: Pin TEST_CLK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TEST_CLK[0] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST_CLK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Info: Pin pin_name2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name2 } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 184 736 904 200 "pin_name2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 456 384 552 472 "pin_name" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[7\] " "Info: Pin pin_name3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[7] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_Main " "Info: Pin CLK_Main not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK_Main } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_Main } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[8\] " "Info: Pin pin_name3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[8] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[6\] " "Info: Pin pin_name3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[6] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[5\] " "Info: Pin pin_name3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[5] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[4\] " "Info: Pin pin_name3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[4] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[3\] " "Info: Pin pin_name3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[3] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[2\] " "Info: Pin pin_name3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[2] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[1\] " "Info: Pin pin_name3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[1] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3\[0\] " "Info: Pin pin_name3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pin_name3[0] } } } { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 216 920 1114 232 "pin_name3\[8..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_Main Global clock in PIN M20 " "Info: Automatically promoted signal \"CLK_Main\" to use Global clock in PIN M20" {  } { { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 328 -176 -8 344 "CLK_Main" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divergentblock:inst26\|16dmux:inst\|31 Global clock " "Info: Automatically promoted some destinations of signal \"divergentblock:inst26\|16dmux:inst\|31\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TEST_CLK\[1\] " "Info: Destination \"TEST_CLK\[1\]\" may be non-global or may not use global clock" {  } { { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 976 464 528 1048 "31" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divergentblock:inst26\|16dmux:inst\|28 Global clock " "Info: Automatically promoted some destinations of signal \"divergentblock:inst26\|16dmux:inst\|28\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CONTROL_DEVICE:inst36\|inst14 " "Info: Destination \"CONTROL_DEVICE:inst36\|inst14\" may be non-global or may not use global clock" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "C:/altera/91/quartus/CONTROL_DEVICE.bdf" { { 232 1112 1160 296 "inst14" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TEST_CLK\[4\] " "Info: Destination \"TEST_CLK\[4\]\" may be non-global or may not use global clock" {  } { { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 760 464 528 832 "28" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divergentblock:inst26\|16dmux:inst\|29 Global clock " "Info: Automatically promoted some destinations of signal \"divergentblock:inst26\|16dmux:inst\|29\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TEST_CLK\[3\] " "Info: Destination \"TEST_CLK\[3\]\" may be non-global or may not use global clock" {  } { { "LAB4_Start.bdf" "" { Schematic "C:/altera/91/quartus/LAB4_Start.bdf" { { 528 -48 128 544 "TEST_CLK\[7..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "16dmux.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/16dmux.bdf" { { 832 464 528 904 "29" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 11 16 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 11 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 51 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 29 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 29 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 51 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.427 ns register register " "Info: Estimated most critical path is register to register delay of 1.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|34 1 REG LAB_X1_Y13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y13; Fanout = 12; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { divergentblock:inst26|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.451 ns) 0.810 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|74~COUT1_5 2 COMB LAB_X1_Y13 2 " "Info: 2: + IC(0.359 ns) + CELL(0.451 ns) = 0.810 ns; Loc. = LAB_X1_Y13; Fanout = 2; COMB Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|74~COUT1_5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { divergentblock:inst26|74163:inst1|f74163:sub|34 divergentblock:inst26|74163:inst1|f74163:sub|74~COUT1_5 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 0.870 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|107~COUT1_4 3 COMB LAB_X1_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.060 ns) = 0.870 ns; Loc. = LAB_X1_Y13; Fanout = 2; COMB Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|107~COUT1_4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { divergentblock:inst26|74163:inst1|f74163:sub|74~COUT1_5 divergentblock:inst26|74163:inst1|f74163:sub|107~COUT1_4 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 0.930 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|118~COUT1_4 4 COMB LAB_X1_Y13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.060 ns) = 0.930 ns; Loc. = LAB_X1_Y13; Fanout = 1; COMB Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|118~COUT1_4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { divergentblock:inst26|74163:inst1|f74163:sub|107~COUT1_4 divergentblock:inst26|74163:inst1|f74163:sub|118~COUT1_4 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 640 416 464 672 "118" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.497 ns) 1.427 ns divergentblock:inst26\|74163:inst1\|f74163:sub\|134 5 REG LAB_X1_Y13 10 " "Info: 5: + IC(0.000 ns) + CELL(0.497 ns) = 1.427 ns; Loc. = LAB_X1_Y13; Fanout = 10; REG Node = 'divergentblock:inst26\|74163:inst1\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { divergentblock:inst26|74163:inst1|f74163:sub|118~COUT1_4 divergentblock:inst26|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.068 ns ( 74.84 % ) " "Info: Total cell delay = 1.068 ns ( 74.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.359 ns ( 25.16 % ) " "Info: Total interconnect delay = 0.359 ns ( 25.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { divergentblock:inst26|74163:inst1|f74163:sub|34 divergentblock:inst26|74163:inst1|f74163:sub|74~COUT1_5 divergentblock:inst26|74163:inst1|f74163:sub|107~COUT1_4 divergentblock:inst26|74163:inst1|f74163:sub|118~COUT1_4 divergentblock:inst26|74163:inst1|f74163:sub|134 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 02:55:49 2018 " "Info: Processing ended: Mon Oct 22 02:55:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
