// Seed: 165502497
module module_0 (
    input id_0,
    output id_1,
    input tri0 id_2
    , id_4,
    output id_3
);
  logic id_5;
  assign id_5 = id_2[1 : 1] & 1;
  logic id_6;
  assign id_3 = 1;
endmodule
