library ieee;
use ieee.std_logic_1164.all;
entity Count is port(clock:in std_logic;Y:out std_logic_vector(5 downto 0));
end entity Count;
architecture behav of Count is
begin
signal A:="000000";
dff_reset_proc: process (clock,reset)
begin
if(clock'event and (clock='1')) then
A <= A + 1;
end if ;
end process dff_reset_proc;
end behav;