INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nameer/standaloneuart/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nameer/standaloneuart/project_1.srcs/sim_1/new/standaloneuart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teststandaloneuart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nameer/standaloneuart/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nameer/standaloneuart/project_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_uartlite_0_0'
