#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  2 14:56:18 2020
# Process ID: 3876
# Current directory: C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1
# Command line: vivado.exe -log Histogram_to_Depth.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Histogram_to_Depth.tcl
# Log file: C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/Histogram_to_Depth.vds
# Journal file: C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Histogram_to_Depth.tcl -notrace
Command: synth_design -top Histogram_to_Depth -part xc7k160tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1071.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Histogram_to_Depth' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/Histogram_to_Depth.v:23]
INFO: [Synth 8-6157] synthesizing module 'median' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/median.v:22]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 16 - type: integer 
	Parameter histogram_width bound to: 256 - type: integer 
	Parameter count_width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'median' (1#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/median.v:22]
INFO: [Synth 8-6157] synthesizing module 'subtract_median' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/subtract_median.v:23]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 16 - type: integer 
	Parameter histogram_width bound to: 256 - type: integer 
	Parameter range_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/.Xil/Vivado-3876-DESKTOP-1GSCE32/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (2#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/.Xil/Vivado-3876-DESKTOP-1GSCE32/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'subtract_median' (3#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/subtract_median.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_compare' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/full_compare.v:22]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 16 - type: integer 
	Parameter histogram_width bound to: 256 - type: integer 
	Parameter index_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_compare' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/simple_compare.v:21]
	Parameter bin_size bound to: 16 - type: integer 
	Parameter index_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_compare' (4#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/simple_compare.v:21]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/.Xil/Vivado-3876-DESKTOP-1GSCE32/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (5#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/.Xil/Vivado-3876-DESKTOP-1GSCE32/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_compare' (6#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/full_compare.v:22]
INFO: [Synth 8-6157] synthesizing module 'extract_peak' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/extract_peak.v:21]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter count_width bound to: 24 - type: integer 
	Parameter histogram_width bound to: 256 - type: integer 
	Parameter range_width bound to: 4 - type: integer 
	Parameter peak_bin_width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'extract_peak' (7#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/extract_peak.v:21]
INFO: [Synth 8-6157] synthesizing module 'remove_first_peak' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/remove_first_peak.v:21]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter bin_num bound to: 16 - type: integer 
	Parameter histogram_width bound to: 256 - type: integer 
	Parameter range_width bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/remove_first_peak.v:39]
INFO: [Synth 8-6155] done synthesizing module 'remove_first_peak' (8#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/remove_first_peak.v:21]
INFO: [Synth 8-6157] synthesizing module 'swap_peaks' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/swap_peaks.v:23]
	Parameter bin_width bound to: 16 - type: integer 
	Parameter count_width bound to: 24 - type: integer 
	Parameter histogram_width bound to: 80 - type: integer 
	Parameter range_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'swap_peaks' (9#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/swap_peaks.v:23]
INFO: [Synth 8-6157] synthesizing module 'determine_depth' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:21]
	Parameter bin_size bound to: 16 - type: integer 
	Parameter count_width bound to: 24 - type: integer 
	Parameter histogram_width bound to: 80 - type: integer 
	Parameter float_width bound to: 32 - type: integer 
	Parameter index_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/.Xil/Vivado-3876-DESKTOP-1GSCE32/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (10#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/.Xil/Vivado-3876-DESKTOP-1GSCE32/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_divisor_tready' of module 'div_gen_0' is unconnected for instance 'divide' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:71]
WARNING: [Synth 8-7071] port 's_axis_dividend_tready' of module 'div_gen_0' is unconnected for instance 'divide' [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:71]
WARNING: [Synth 8-7023] instance 'divide' of module 'div_gen_0' has 9 connections declared, but only 7 given [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:71]
INFO: [Synth 8-6155] done synthesizing module 'determine_depth' (11#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Histogram_to_Depth' (12#1) [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/Histogram_to_Depth.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.918 ; gain = 45.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.918 ; gain = 45.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.918 ; gain = 45.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1116.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[0].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[0].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[16].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[16].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[32].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[32].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[48].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[48].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[64].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[64].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[80].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[80].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[96].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[96].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[112].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[112].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[128].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[128].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[144].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[144].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[160].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[160].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[176].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[176].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[192].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[192].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[208].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[208].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[224].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[224].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[240].hist_sub_ambient'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'subtract_median/gen_sub_med[240].hist_sub_ambient'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/div_gen_0_1/div_gen_0/div_gen_0_in_context.xdc] for cell 'det_fp_depth/divide'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/div_gen_0_1/div_gen_0/div_gen_0_in_context.xdc] for cell 'det_fp_depth/divide'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'first_peak/square_root_photon_count'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'first_peak/square_root_photon_count'
Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'second_peak/square_root_photon_count'
Finished Parsing XDC File [c:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'second_peak/square_root_photon_count'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1243.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1243.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.672 ; gain = 172.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.672 ; gain = 172.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[0].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[112].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[128].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[144].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[160].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[16].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[176].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[192].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[208].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[224].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[240].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[32].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[48].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[64].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[80].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for subtract_median/\gen_sub_med[96].hist_sub_ambient . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for det_fp_depth/divide. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_peak/square_root_photon_count. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for second_peak/square_root_photon_count. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.672 ; gain = 172.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1243.672 ; gain = 172.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 3     
	  16 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 3     
	   3 Input    3 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 6     
	   4 Input   80 Bit        Muxes := 4     
	   4 Input   24 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 52    
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP depth_bin_numerator1, operation Mode is: (D+(A:0x3))*B.
DSP Report: operator depth_bin_numerator1 is absorbed into DSP depth_bin_numerator1.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator1.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+(D+(A:0x1))*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator3 is absorbed into DSP depth_bin_numerator0.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+(D+(A:0x2))*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator3 is absorbed into DSP depth_bin_numerator0.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+(D+(A:0x4))*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator1 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator0.
DSP Report: Generating DSP depth_bin_numerator0, operation Mode is: PCIN+(D+(A:0x5))*B.
DSP Report: operator depth_bin_numerator0 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator1 is absorbed into DSP depth_bin_numerator0.
DSP Report: operator depth_bin_numerator2 is absorbed into DSP depth_bin_numerator0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1308.363 ; gain = 236.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|determine_depth | (D+(A:0x3))*B      | 2      | 16     | -      | 4      | 21     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|determine_depth | PCIN+(D+(A:0x1))*B | 1      | 16     | -      | 4      | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|determine_depth | PCIN+(D+(A:0x2))*B | 2      | 16     | -      | 4      | 23     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|determine_depth | PCIN+(D+(A:0x4))*B | 3      | 16     | -      | 4      | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|determine_depth | PCIN+(D+(A:0x5))*B | 3      | 16     | -      | 4      | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1308.363 ; gain = 236.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1308.363 ; gain = 236.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1360.074 ; gain = 288.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         1|
|2     |cordic_0      |         2|
|3     |c_addsub_0    |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |c_addsub    |     1|
|2     |c_addsub_0_ |    15|
|17    |cordic      |     1|
|18    |cordic_0_   |     1|
|19    |div_gen     |     1|
|20    |BUFG        |     1|
|21    |CARRY4      |   179|
|22    |DSP48E1     |     5|
|23    |LUT1        |     8|
|24    |LUT2        |   343|
|25    |LUT3        |   508|
|26    |LUT4        |   671|
|27    |LUT5        |   722|
|28    |LUT6        |  1395|
|29    |MUXF7       |   206|
|30    |MUXF8       |    15|
|31    |FDRE        |   680|
|32    |IBUF        |   257|
|33    |OBUF        |    82|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1365.707 ; gain = 294.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 1365.707 ; gain = 167.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 1365.707 ; gain = 294.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1381.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1381.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1381.918 ; gain = 310.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.runs/synth_1/Histogram_to_Depth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Histogram_to_Depth_utilization_synth.rpt -pb Histogram_to_Depth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 14:58:21 2020...
