

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9'
================================================================
* Date:           Mon Aug  7 11:52:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    61445|    61445|  0.614 ms|  0.614 ms|  61445|  61445|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_226_8_VITIS_LOOP_228_9  |    61443|    61443|         5|          1|          1|  61440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      134|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       59|      197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------+---------------------------------+--------------+
    |                Instance               |              Module             |  Expression  |
    +---------------------------------------+---------------------------------+--------------+
    |mac_muladd_9ns_13ns_13ns_22_4_1_U4683  |mac_muladd_9ns_13ns_13ns_22_4_1  |  i0 * i1 + i2|
    +---------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln226_1_fu_119_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln226_fu_131_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln228_fu_163_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln230_fu_187_p2        |         +|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln226_fu_113_p2       |      icmp|   0|  0|  23|          16|          14|
    |icmp_ln228_fu_137_p2       |      icmp|   0|  0|  16|           8|           9|
    |select_ln226_1_fu_151_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln226_fu_143_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 134|          74|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |indvar_flatten14_fu_64      |   9|          2|   16|         32|
    |j_fu_60                     |   9|          2|    9|         18|
    |k_fu_56                     |   9|          2|    8|         16|
    |zero_padding2d_input_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|   37|         74|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |indvar_flatten14_fu_64              |  16|   0|   16|          0|
    |j_fu_60                             |   9|   0|    9|          0|
    |k_fu_56                             |   8|   0|    8|          0|
    |select_ln226_reg_239                |   8|   0|    8|          0|
    |select_ln226_reg_239_pp0_iter2_reg  |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  59|   0|   59|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_226_8_VITIS_LOOP_228_9|  return value|
|zero_padding2d_input_din     |  out|   15|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_full_n  |   in|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_write   |  out|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|i                            |   in|   13|     ap_none|                                                        i|        scalar|
|planes2_address0             |  out|   22|   ap_memory|                                                  planes2|         array|
|planes2_ce0                  |  out|    1|   ap_memory|                                                  planes2|         array|
|planes2_q0                   |   in|   15|   ap_memory|                                                  planes2|         array|
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

