

================================================================
== Vivado HLS Report for 'subconv_1x1_16_p'
================================================================
* Date:           Sat Dec 15 03:40:10 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1063729|  1063729|  1063729|  1063729|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1063728|  1063728|     44322|          -|          -|    24|    no    |
        | + Loop 1.1          |    44320|    44320|      2770|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     2768|     2768|       173|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      168|      168|         7|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	6  / (!exitcond)
	12  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:55
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_12, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:55
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_12 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:55
.loopexit:3  %co_12 = add i5 %co, 1

ST_2: StgValue_20 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.loopexit:4  br i1 %exitcond4, label %3, label %.preheader61.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
.preheader61.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_217 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:3  %tmp_217 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
.preheader61.preheader:4  %p_shl3_cast = zext i8 %tmp_217 to i11

ST_2: tmp_218 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:60
.preheader61.preheader:5  %tmp_218 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_219 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:6  %tmp_219 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:7  %p_shl_cast = zext i9 %tmp_219 to i10

ST_2: tmp_220 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader61.preheader:8  %tmp_220 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader61.preheader:9  %p_shl1_cast = zext i6 %tmp_220 to i10

ST_2: tmp_221 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader61.preheader:10  %tmp_221 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
.preheader61.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_33 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader61.preheader:12  br label %.preheader61

ST_2: StgValue_34 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:67
:0  ret void


 <State 3>: 4.67ns
ST_3: h (27)  [1/1] 0.00ns
.preheader61:0  %h = phi i5 [ %h_12, %2 ], [ 1, %.preheader61.preheader ]

ST_3: exitcond5 (28)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader61:1  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_68 (29)  [1/1] 0.00ns
.preheader61:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_38 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader61:3  br i1 %exitcond5, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:0  %tmp_cast = zext i5 %h to i10

ST_3: tmp_222 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:1  %tmp_222 = add i10 %tmp_cast, %tmp_221

ST_3: p_shl4_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:2  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_222, i4 0)

ST_3: tmp_223 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:3  %tmp_223 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_222, i1 false)

ST_3: p_shl5_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:4  %p_shl5_cast = zext i11 %tmp_223 to i14

ST_3: tmp_224 (37)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader.preheader:5  %tmp_224 = add i14 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_45 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_46 (143)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (40)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_12, %_ifconv1 ], [ 1, %.preheader.preheader ]

ST_4: exitcond6 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader:1  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_69 (42)  [1/1] 0.00ns
.preheader:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_50 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader:3  br i1 %exitcond6, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_164_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_164_cast = zext i5 %w to i14

ST_4: tmp_225 (46)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_225 = add i14 %tmp_224, %tmp_164_cast

ST_4: tmp_252_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_252_cast = zext i14 %tmp_225 to i64

ST_4: output_V_addr (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_252_cast

ST_4: StgValue_55 (49)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:59
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

ST_4: h_12 (140)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:56
:0  %h_12 = add i5 %h, 1

ST_4: StgValue_57 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:56
:1  br label %.preheader61


 <State 5>: 7.57ns
ST_5: p_Val2_s (51)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_5: ci (52)  [1/1] 0.00ns
:1  %ci = phi i5 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_6, %_ifconv ]

ST_5: exitcond (53)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:59
:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_70 (54)  [1/1] 0.00ns
:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_6 (55)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:59
:4  %ci_6 = add i5 %ci, 1

ST_5: StgValue_63 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_5: tmp_169_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:0  %tmp_169_cast = zext i5 %ci to i11

ST_5: tmp_226 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:1  %tmp_226 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

ST_5: p_shl8_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:2  %p_shl8_cast = zext i9 %tmp_226 to i10

ST_5: tmp_227 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:3  %tmp_227 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_5: p_shl9_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:4  %p_shl9_cast = zext i6 %tmp_227 to i10

ST_5: tmp_229 (63)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:5  %tmp_229 = add i10 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_230 (64)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:6  %tmp_230 = add i10 %tmp_cast, %tmp_229

ST_5: p_shl6_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:7  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_230, i4 0)

ST_5: tmp_231 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:8  %tmp_231 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_230, i1 false)

ST_5: p_shl7_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:9  %p_shl7_cast = zext i11 %tmp_231 to i14

ST_5: tmp_232 (68)  [1/1] 1.92ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:10  %tmp_232 = add i14 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_233 (69)  [1/1] 1.92ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:11  %tmp_233 = add i14 %tmp_164_cast, %tmp_232

ST_5: tmp_234 (72)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:14  %tmp_234 = add i11 %tmp_169_cast, %tmp_218

ST_5: tmp_261_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:15  %tmp_261_cast = sext i11 %tmp_234 to i64

ST_5: weight_V_addr (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:16  %weight_V_addr = getelementptr [576 x i8]* %weight_V, i64 0, i64 %tmp_261_cast

ST_5: weight_V_load (75)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_5: p_Val2_79 (118)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:1  %p_Val2_79 = load i8* %bias_V_addr, align 1

ST_5: w_12 (137)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:57
_ifconv1:20  %w_12 = add i5 1, %w


 <State 6>: 3.25ns
ST_6: tmp_260_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:12  %tmp_260_cast = zext i14 %tmp_233 to i64

ST_6: input_V_addr (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:13  %input_V_addr = getelementptr [7776 x i8]* %input_V, i64 0, i64 %tmp_260_cast

ST_6: weight_V_load (75)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (77)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:19  %input_V_load = load i8* %input_V_addr, align 1


 <State 7>: 3.25ns
ST_7: input_V_load (77)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:19  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:18  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:20  %OP2_V = sext i8 %input_V_load to i16

ST_8: p_Val2_82 (79)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:21  %p_Val2_82 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_236 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:27  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_170 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:22  %tmp_170 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_9: tmp_224_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:23  %tmp_224_cast = sext i14 %tmp_170 to i16

ST_9: p_Val2_83 (82)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:24  %p_Val2_83 = add i16 %tmp_224_cast, %p_Val2_82

ST_9: signbit (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:25  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 15)

ST_9: p_Val2_84 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:26  %p_Val2_84 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_83, i32 6, i32 13)

ST_9: tmp_171 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:28  %tmp_171 = zext i1 %tmp_236 to i8

ST_9: tmp_237 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node carry)
_ifconv:29  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 13)

ST_9: p_Val2_85 (88)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:30  %p_Val2_85 = add i8 %p_Val2_84, %tmp_171

ST_9: newsignbit (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:31  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85, i32 7)

ST_9: tmp_172 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node carry)
_ifconv:32  %tmp_172 = xor i1 %newsignbit, true

ST_9: carry (91)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:33  %carry = and i1 %tmp_237, %tmp_172

ST_9: tmp_174 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:35  %tmp_174 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_83, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_239 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 14)

ST_10: Range1_all_ones (94)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:36  %Range1_all_ones = icmp eq i2 %tmp_174, -1

ST_10: Range1_all_zeros (95)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:37  %Range1_all_zeros = icmp eq i2 %tmp_174, 0

ST_10: deleted_zeros (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_173 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:39  %tmp_173 = xor i1 %tmp_239, true

ST_10: p_41_i_i (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:40  %p_41_i_i = and i1 %signbit, %tmp_173

ST_10: deleted_ones (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:41  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (100)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:42  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:43  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i3 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:44  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_175 (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60
_ifconv:45  %tmp_175 = xor i1 %signbit, true

ST_10: overflow (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:46  %overflow = and i1 %brmerge_i_i3, %tmp_175

ST_10: brmerge40_demorgan_i (105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:47  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp2_demorgan (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node underflow)
_ifconv:48  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp2 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node underflow)
_ifconv:49  %tmp2 = xor i1 %tmp2_demorgan, true

ST_10: underflow (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:50  %underflow = and i1 %signbit, %tmp2

ST_10: brmerge_i_i_i (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:51  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp3 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node sum_V)
_ifconv:52  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_175

ST_11: underflow_not (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node sum_V)
_ifconv:53  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_11: p_Val2_90_mux (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:54  %p_Val2_90_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_85

ST_11: p_Val2_s_71 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:60 (grouped into LUT with out node sum_V)
_ifconv:55  %p_Val2_s_71 = select i1 %underflow, i8 -128, i8 %p_Val2_85

ST_11: sum_V (114)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:60 (out node of the LUT)
_ifconv:56  %sum_V = select i1 %underflow_not, i8 %p_Val2_90_mux, i8 %p_Val2_s_71

ST_11: StgValue_125 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:59
_ifconv:57  br label %1


 <State 12>: 4.64ns
ST_12: tmp_165 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:0  %tmp_165 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_79 (118)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:1  %p_Val2_79 = load i8* %bias_V_addr, align 1

ST_12: tmp_166 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:2  %tmp_166 = sext i8 %p_Val2_79 to i9

ST_12: p_Val2_80 (120)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:3  %p_Val2_80 = add i9 %tmp_166, %tmp_165

ST_12: isneg (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_80, i32 8)

ST_12: result_V (122)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:5  %result_V = add i8 %p_Val2_79, %p_Val2_s

ST_12: newsignbit_12 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
_ifconv1:6  %newsignbit_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.05ns
ST_13: tmp_167 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_167 = xor i1 %newsignbit_12, true

ST_13: underflow_12 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_12 = and i1 %isneg, %tmp_167

ST_13: brmerge_i_i (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_12

ST_13: isneg_not (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_12, %isneg_not

ST_13: result_V_mux (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:62 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_12, i8 -128, i8 %result_V

ST_13: result_1 (131)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:62 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_228 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:15  %tmp_228 = trunc i8 %result_1 to i7

ST_13: tmp_168 (133)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:16  %tmp_168 = icmp sgt i8 %result_1, 0


 <State 14>: 5.32ns
ST_14: p_s (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:17  %p_s = select i1 %tmp_168, i7 %tmp_228, i7 0

ST_14: p_cast (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_14: StgValue_145 (136)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:63
_ifconv1:19  store i8 %p_cast, i8* %output_V_addr, align 1

ST_14: StgValue_146 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
_ifconv1:21  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15          (br               ) [ 011111111111111]
co                   (phi              ) [ 001000000000000]
exitcond4            (icmp             ) [ 001111111111111]
empty                (speclooptripcount) [ 000000000000000]
co_12                (add              ) [ 011111111111111]
StgValue_20          (br               ) [ 000000000000000]
tmp                  (zext             ) [ 000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000]
p_shl2_cast          (zext             ) [ 000000000000000]
tmp_217              (bitconcatenate   ) [ 000000000000000]
p_shl3_cast          (zext             ) [ 000000000000000]
tmp_218              (sub              ) [ 000111111111111]
tmp_219              (bitconcatenate   ) [ 000000000000000]
p_shl_cast           (zext             ) [ 000000000000000]
tmp_220              (bitconcatenate   ) [ 000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000]
tmp_221              (add              ) [ 000111111111111]
bias_V_addr          (getelementptr    ) [ 000111111111111]
StgValue_33          (br               ) [ 001111111111111]
StgValue_34          (ret              ) [ 000000000000000]
h                    (phi              ) [ 000111111111111]
exitcond5            (icmp             ) [ 001111111111111]
empty_68             (speclooptripcount) [ 000000000000000]
StgValue_38          (br               ) [ 000000000000000]
tmp_cast             (zext             ) [ 000011111111111]
tmp_222              (add              ) [ 000000000000000]
p_shl4_cast          (bitconcatenate   ) [ 000000000000000]
tmp_223              (bitconcatenate   ) [ 000000000000000]
p_shl5_cast          (zext             ) [ 000000000000000]
tmp_224              (add              ) [ 000011111111111]
StgValue_45          (br               ) [ 001111111111111]
StgValue_46          (br               ) [ 011111111111111]
w                    (phi              ) [ 000011111111000]
exitcond6            (icmp             ) [ 001111111111111]
empty_69             (speclooptripcount) [ 000000000000000]
StgValue_50          (br               ) [ 000000000000000]
tmp_164_cast         (zext             ) [ 000001111111000]
tmp_225              (add              ) [ 000000000000000]
tmp_252_cast         (zext             ) [ 000000000000000]
output_V_addr        (getelementptr    ) [ 000001111111111]
StgValue_55          (br               ) [ 001111111111111]
h_12                 (add              ) [ 001111111111111]
StgValue_57          (br               ) [ 001111111111111]
p_Val2_s             (phi              ) [ 000001111100100]
ci                   (phi              ) [ 000001000000000]
exitcond             (icmp             ) [ 001111111111111]
empty_70             (speclooptripcount) [ 000000000000000]
ci_6                 (add              ) [ 001111111111111]
StgValue_63          (br               ) [ 000000000000000]
tmp_169_cast         (zext             ) [ 000000000000000]
tmp_226              (bitconcatenate   ) [ 000000000000000]
p_shl8_cast          (zext             ) [ 000000000000000]
tmp_227              (bitconcatenate   ) [ 000000000000000]
p_shl9_cast          (zext             ) [ 000000000000000]
tmp_229              (add              ) [ 000000000000000]
tmp_230              (add              ) [ 000000000000000]
p_shl6_cast          (bitconcatenate   ) [ 000000000000000]
tmp_231              (bitconcatenate   ) [ 000000000000000]
p_shl7_cast          (zext             ) [ 000000000000000]
tmp_232              (add              ) [ 000000000000000]
tmp_233              (add              ) [ 000000100000000]
tmp_234              (add              ) [ 000000000000000]
tmp_261_cast         (sext             ) [ 000000000000000]
weight_V_addr        (getelementptr    ) [ 000000100000000]
w_12                 (add              ) [ 001110000000111]
tmp_260_cast         (zext             ) [ 000000000000000]
input_V_addr         (getelementptr    ) [ 000000010000000]
weight_V_load        (load             ) [ 000000011000000]
input_V_load         (load             ) [ 000000001000000]
OP1_V                (sext             ) [ 000000000000000]
OP2_V                (sext             ) [ 000000000000000]
p_Val2_82            (mul              ) [ 000000000100000]
tmp_236              (bitselect        ) [ 000000000100000]
tmp_170              (bitconcatenate   ) [ 000000000000000]
tmp_224_cast         (sext             ) [ 000000000000000]
p_Val2_83            (add              ) [ 000000000010000]
signbit              (bitselect        ) [ 000000000010000]
p_Val2_84            (partselect       ) [ 000000000000000]
tmp_171              (zext             ) [ 000000000000000]
tmp_237              (bitselect        ) [ 000000000000000]
p_Val2_85            (add              ) [ 000000000011000]
newsignbit           (bitselect        ) [ 000000000010000]
tmp_172              (xor              ) [ 000000000000000]
carry                (and              ) [ 000000000010000]
tmp_174              (partselect       ) [ 000000000010000]
tmp_239              (bitselect        ) [ 000000000000000]
Range1_all_ones      (icmp             ) [ 000000000000000]
Range1_all_zeros     (icmp             ) [ 000000000000000]
deleted_zeros        (select           ) [ 000000000000000]
tmp_173              (xor              ) [ 000000000000000]
p_41_i_i             (and              ) [ 000000000000000]
deleted_ones         (select           ) [ 000000000000000]
p_38_i_i             (and              ) [ 000000000001000]
p_not_i_i            (xor              ) [ 000000000000000]
brmerge_i_i3         (or               ) [ 000000000000000]
tmp_175              (xor              ) [ 000000000001000]
overflow             (and              ) [ 000000000000000]
brmerge40_demorgan_i (and              ) [ 000000000001000]
tmp2_demorgan        (or               ) [ 000000000000000]
tmp2                 (xor              ) [ 000000000000000]
underflow            (and              ) [ 000000000001000]
brmerge_i_i_i        (or               ) [ 000000000001000]
tmp3                 (or               ) [ 000000000000000]
underflow_not        (or               ) [ 000000000000000]
p_Val2_90_mux        (select           ) [ 000000000000000]
p_Val2_s_71          (select           ) [ 000000000000000]
sum_V                (select           ) [ 001111111111111]
StgValue_125         (br               ) [ 001111111111111]
tmp_165              (sext             ) [ 000000000000000]
p_Val2_79            (load             ) [ 000000000000000]
tmp_166              (sext             ) [ 000000000000000]
p_Val2_80            (add              ) [ 000000000000000]
isneg                (bitselect        ) [ 000000000000010]
result_V             (add              ) [ 000000000000010]
newsignbit_12        (bitselect        ) [ 000000000000010]
tmp_167              (xor              ) [ 000000000000000]
underflow_12         (and              ) [ 000000000000000]
brmerge_i_i          (xor              ) [ 000000000000000]
isneg_not            (xor              ) [ 000000000000000]
brmerge9             (or               ) [ 000000000000000]
result_V_mux         (select           ) [ 000000000000000]
p_result_V           (select           ) [ 000000000000000]
result_1             (select           ) [ 000000000000000]
tmp_228              (trunc            ) [ 000000000000001]
tmp_168              (icmp             ) [ 000000000000001]
p_s                  (select           ) [ 000000000000000]
p_cast               (zext             ) [ 000000000000000]
StgValue_145         (store            ) [ 000000000000000]
StgValue_146         (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="bias_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="14" slack="0"/>
<pin id="95" dir="1" index="3" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="weight_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="3"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_79/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="input_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="14" slack="0"/>
<pin id="118" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_145_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="4"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/14 "/>
</bind>
</comp>

<comp id="130" class="1005" name="co_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="co_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="h_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="h_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="w_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="w_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="p_Val2_s_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_Val2_s_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="ci_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="ci_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="co_12_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_12/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_shl2_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_217_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_217/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl3_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_218_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_218/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_219_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_219/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_220_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_220/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl1_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_221_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_221/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_222_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="1"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_222/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl4_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_223_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_223/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl5_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_224_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_224/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_164_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_164_cast/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_225_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="1"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_225/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_252_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_252_cast/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="h_12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_12/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ci_6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_6/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_169_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169_cast/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_226_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_226/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_shl8_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_227_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_227/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl9_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_229_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="6" slack="0"/>
<pin id="375" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_229/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_230_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="2"/>
<pin id="380" dir="0" index="1" bw="10" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_230/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl6_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_231_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_231/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_shl7_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_232_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_232/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_233_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="1"/>
<pin id="411" dir="0" index="1" bw="14" slack="0"/>
<pin id="412" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_233/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_234_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="3"/>
<pin id="417" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_234/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_261_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_261_cast/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="w_12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="1"/>
<pin id="427" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_12/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_260_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_260_cast/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="OP1_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="OP2_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Val2_82_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_82/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_236_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_236/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_170_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="4"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_170/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_224_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_224_cast/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_83_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="1"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_83/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="signbit_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Val2_84_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="0" index="2" bw="4" slack="0"/>
<pin id="483" dir="0" index="3" bw="5" slack="0"/>
<pin id="484" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_84/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_171_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_237_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_237/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Val2_85_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_85/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="newsignbit_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_172_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_172/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="carry_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_174_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_174/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_239_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="1"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_239/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="Range1_all_ones_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="1"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="Range1_all_zeros_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="deleted_zeros_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_173_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_173/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_41_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="deleted_ones_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_38_i_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_not_i_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="brmerge_i_i3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i3/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_175_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_175/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="overflow_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="brmerge40_demorgan_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp2_demorgan_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2_demorgan/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="underflow_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="brmerge_i_i_i_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="0" index="1" bw="1" slack="1"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/11 "/>
</bind>
</comp>

<comp id="637" class="1004" name="underflow_not_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="1"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Val2_90_mux_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="0" index="2" bw="8" slack="2"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_90_mux/11 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Val2_s_71_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="0" index="2" bw="8" slack="2"/>
<pin id="652" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_71/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sum_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="0" index="2" bw="8" slack="0"/>
<pin id="658" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_165_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_165/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_166_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_166/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_Val2_80_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_80/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="isneg_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="result_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="1"/>
<pin id="687" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="690" class="1004" name="newsignbit_12_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="0" index="2" bw="4" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_12/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_167_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_167/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="underflow_12_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_12/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="brmerge_i_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="1" slack="1"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="isneg_not_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="brmerge9_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="722" class="1004" name="result_V_mux_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="0" index="2" bw="8" slack="1"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_result_V_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="8" slack="1"/>
<pin id="733" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="result_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="0" index="2" bw="8" slack="0"/>
<pin id="740" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_228_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_228/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_168_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_168/13 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_s_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="0" index="1" bw="7" slack="1"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_cast_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="0"/>
<pin id="762" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/14 "/>
</bind>
</comp>

<comp id="768" class="1005" name="co_12_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="0"/>
<pin id="770" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_12 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_218_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="11" slack="3"/>
<pin id="775" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_218 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_221_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="1"/>
<pin id="780" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_221 "/>
</bind>
</comp>

<comp id="783" class="1005" name="bias_V_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="3"/>
<pin id="785" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_cast_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="2"/>
<pin id="793" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_224_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="1"/>
<pin id="798" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_224 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_164_cast_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="1"/>
<pin id="806" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_164_cast "/>
</bind>
</comp>

<comp id="809" class="1005" name="output_V_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="4"/>
<pin id="811" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="h_12_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="1"/>
<pin id="816" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_12 "/>
</bind>
</comp>

<comp id="822" class="1005" name="ci_6_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="0"/>
<pin id="824" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci_6 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_233_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="14" slack="1"/>
<pin id="829" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_233 "/>
</bind>
</comp>

<comp id="832" class="1005" name="weight_V_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="1"/>
<pin id="834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="w_12_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="1"/>
<pin id="839" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_12 "/>
</bind>
</comp>

<comp id="842" class="1005" name="input_V_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="13" slack="1"/>
<pin id="844" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="weight_V_load_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="2"/>
<pin id="849" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="852" class="1005" name="input_V_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="1"/>
<pin id="854" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="p_Val2_82_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_82 "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_236_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_236 "/>
</bind>
</comp>

<comp id="867" class="1005" name="p_Val2_83_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_83 "/>
</bind>
</comp>

<comp id="872" class="1005" name="signbit_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_Val2_85_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="2"/>
<pin id="881" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_85 "/>
</bind>
</comp>

<comp id="885" class="1005" name="newsignbit_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="891" class="1005" name="carry_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_174_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="1"/>
<pin id="900" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_174 "/>
</bind>
</comp>

<comp id="904" class="1005" name="p_38_i_i_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp_175_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_175 "/>
</bind>
</comp>

<comp id="914" class="1005" name="brmerge40_demorgan_i_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="919" class="1005" name="underflow_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="924" class="1005" name="brmerge_i_i_i_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="929" class="1005" name="sum_V_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="934" class="1005" name="isneg_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="941" class="1005" name="result_V_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="1"/>
<pin id="943" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="947" class="1005" name="newsignbit_12_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_12 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_228_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="1"/>
<pin id="956" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_228 "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_168_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="134" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="134" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="134" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="134" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="134" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="213" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="134" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="134" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="243" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="145" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="145" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="275" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="280" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="157" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="157" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="330"><net_src comp="141" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="181" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="181" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="181" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="181" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="181" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="356" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="378" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="383" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="344" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="428"><net_src comp="16" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="153" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="44" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="165" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="466" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="58" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="466" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="58" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="479" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="489" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="64" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="492" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="66" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="466" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="543" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="536" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="543" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="543" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="553" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="64" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="589" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="571" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="578" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="64" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="599" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="641"><net_src comp="633" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="74" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="76" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="637" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="642" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="648" pin="3"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="165" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="110" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="662" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="80" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="110" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="165" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="60" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="62" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="64" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="716"><net_src comp="64" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="708" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="74" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="703" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="76" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="741"><net_src comp="717" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="722" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="729" pin="3"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="736" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="42" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="82" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="754" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="771"><net_src comp="194" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="776"><net_src comp="229" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="781"><net_src comp="259" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="786"><net_src comp="84" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="794"><net_src comp="271" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="799"><net_src comp="300" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="807"><net_src comp="312" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="812"><net_src comp="91" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="817"><net_src comp="326" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="825"><net_src comp="338" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="830"><net_src comp="409" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="835"><net_src comp="98" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="840"><net_src comp="424" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="845"><net_src comp="114" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="850"><net_src comp="105" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="855"><net_src comp="121" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="860"><net_src comp="440" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="865"><net_src comp="446" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="870"><net_src comp="466" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="875"><net_src comp="471" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="882"><net_src comp="500" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="888"><net_src comp="506" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="894"><net_src comp="520" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="901"><net_src comp="526" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="907"><net_src comp="578" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="912"><net_src comp="594" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="917"><net_src comp="605" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="922"><net_src comp="622" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="927"><net_src comp="627" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="932"><net_src comp="654" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="937"><net_src comp="676" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="944"><net_src comp="684" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="950"><net_src comp="690" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="957"><net_src comp="744" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="962"><net_src comp="748" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="754" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {14 }
 - Input state : 
	Port: subconv_1x1_16_p : input_V | {6 7 }
	Port: subconv_1x1_16_p : weight_V | {5 6 }
	Port: subconv_1x1_16_p : bias_V | {5 12 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_12 : 1
		StgValue_20 : 2
		tmp : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_217 : 1
		p_shl3_cast : 2
		tmp_218 : 3
		tmp_219 : 1
		p_shl_cast : 2
		tmp_220 : 1
		p_shl1_cast : 2
		tmp_221 : 3
		bias_V_addr : 2
	State 3
		exitcond5 : 1
		StgValue_38 : 2
		tmp_cast : 1
		tmp_222 : 2
		p_shl4_cast : 3
		tmp_223 : 3
		p_shl5_cast : 4
		tmp_224 : 5
	State 4
		exitcond6 : 1
		StgValue_50 : 2
		tmp_164_cast : 1
		tmp_225 : 2
		tmp_252_cast : 3
		output_V_addr : 4
	State 5
		exitcond : 1
		ci_6 : 1
		StgValue_63 : 2
		tmp_169_cast : 1
		tmp_226 : 1
		p_shl8_cast : 2
		tmp_227 : 1
		p_shl9_cast : 2
		tmp_229 : 3
		tmp_230 : 4
		p_shl6_cast : 5
		tmp_231 : 5
		p_shl7_cast : 6
		tmp_232 : 7
		tmp_233 : 8
		tmp_234 : 2
		tmp_261_cast : 3
		weight_V_addr : 4
		weight_V_load : 5
	State 6
		input_V_addr : 1
		input_V_load : 2
	State 7
	State 8
		p_Val2_82 : 1
		tmp_236 : 2
	State 9
		tmp_224_cast : 1
		p_Val2_83 : 2
		signbit : 3
		p_Val2_84 : 3
		tmp_237 : 3
		p_Val2_85 : 4
		newsignbit : 5
		tmp_172 : 6
		carry : 6
		tmp_174 : 3
	State 10
		deleted_zeros : 1
		tmp_173 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i3 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp2_demorgan : 2
		tmp2 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_166 : 1
		p_Val2_80 : 2
		isneg : 3
		result_V : 1
		newsignbit_12 : 2
	State 13
		result_1 : 1
		tmp_228 : 2
		tmp_168 : 2
	State 14
		p_cast : 1
		StgValue_145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_12_fu_194        |    0    |    20   |    10   |
|          |        tmp_221_fu_259       |    0    |    32   |    14   |
|          |        tmp_222_fu_275       |    0    |    35   |    15   |
|          |        tmp_224_fu_300       |    0    |    47   |    19   |
|          |        tmp_225_fu_316       |    0    |    47   |    19   |
|          |         h_12_fu_326         |    0    |    20   |    10   |
|          |         ci_6_fu_338         |    0    |    20   |    10   |
|          |        tmp_229_fu_372       |    0    |    0    |    14   |
|    add   |        tmp_230_fu_378       |    0    |    0    |    14   |
|          |        tmp_232_fu_403       |    0    |    0    |    14   |
|          |        tmp_233_fu_409       |    0    |    0    |    14   |
|          |        tmp_234_fu_414       |    0    |    38   |    16   |
|          |         w_12_fu_424         |    0    |    20   |    10   |
|          |       p_Val2_83_fu_466      |    0    |    53   |    21   |
|          |       p_Val2_85_fu_500      |    0    |    29   |    13   |
|          |       p_Val2_80_fu_670      |    0    |    29   |    13   |
|          |       result_V_fu_684       |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_82_fu_440      |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_553    |    0    |    0    |    2    |
|          |     deleted_ones_fu_571     |    0    |    0    |    2    |
|          |     p_Val2_90_mux_fu_642    |    0    |    0    |    8    |
|          |      p_Val2_s_71_fu_648     |    0    |    0    |    8    |
|  select  |         sum_V_fu_654        |    0    |    0    |    8    |
|          |     result_V_mux_fu_722     |    0    |    0    |    8    |
|          |      p_result_V_fu_729      |    0    |    0    |    8    |
|          |       result_1_fu_736       |    0    |    0    |    8    |
|          |          p_s_fu_754         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_218_fu_229       |    0    |    35   |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_172_fu_514       |    0    |    0    |    2    |
|          |        tmp_173_fu_560       |    0    |    0    |    2    |
|          |       p_not_i_i_fu_583      |    0    |    0    |    2    |
|    xor   |        tmp_175_fu_594       |    0    |    0    |    2    |
|          |         tmp2_fu_616         |    0    |    0    |    2    |
|          |        tmp_167_fu_698       |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_708     |    0    |    0    |    2    |
|          |       isneg_not_fu_712      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond4_fu_188      |    0    |    0    |    2    |
|          |       exitcond5_fu_265      |    0    |    0    |    2    |
|          |       exitcond6_fu_306      |    0    |    0    |    2    |
|   icmp   |       exitcond_fu_332       |    0    |    0    |    2    |
|          |    Range1_all_ones_fu_543   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_548   |    0    |    0    |    1    |
|          |        tmp_168_fu_748       |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_520        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_566       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_578       |    0    |    0    |    2    |
|    and   |       overflow_fu_599       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_605 |    0    |    0    |    2    |
|          |       underflow_fu_622      |    0    |    0    |    2    |
|          |     underflow_12_fu_703     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i3_fu_589     |    0    |    0    |    2    |
|          |     tmp2_demorgan_fu_610    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_627    |    0    |    0    |    2    |
|          |         tmp3_fu_633         |    0    |    0    |    2    |
|          |     underflow_not_fu_637    |    0    |    0    |    2    |
|          |       brmerge9_fu_717       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_200         |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_213     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_225     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_243      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_255     |    0    |    0    |    0    |
|          |       tmp_cast_fu_271       |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_296     |    0    |    0    |    0    |
|   zext   |     tmp_164_cast_fu_312     |    0    |    0    |    0    |
|          |     tmp_252_cast_fu_321     |    0    |    0    |    0    |
|          |     tmp_169_cast_fu_344     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_356     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_368     |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_399     |    0    |    0    |    0    |
|          |     tmp_260_cast_fu_430     |    0    |    0    |    0    |
|          |        tmp_171_fu_489       |    0    |    0    |    0    |
|          |        p_cast_fu_760        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_205        |    0    |    0    |    0    |
|          |        tmp_217_fu_217       |    0    |    0    |    0    |
|          |        tmp_219_fu_235       |    0    |    0    |    0    |
|          |        tmp_220_fu_247       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_280     |    0    |    0    |    0    |
|bitconcatenate|        tmp_223_fu_288       |    0    |    0    |    0    |
|          |        tmp_226_fu_348       |    0    |    0    |    0    |
|          |        tmp_227_fu_360       |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_383     |    0    |    0    |    0    |
|          |        tmp_231_fu_391       |    0    |    0    |    0    |
|          |        tmp_170_fu_454       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_261_cast_fu_419     |    0    |    0    |    0    |
|          |         OP1_V_fu_434        |    0    |    0    |    0    |
|   sext   |         OP2_V_fu_437        |    0    |    0    |    0    |
|          |     tmp_224_cast_fu_462     |    0    |    0    |    0    |
|          |        tmp_165_fu_662       |    0    |    0    |    0    |
|          |        tmp_166_fu_666       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_236_fu_446       |    0    |    0    |    0    |
|          |        signbit_fu_471       |    0    |    0    |    0    |
|          |        tmp_237_fu_492       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_506      |    0    |    0    |    0    |
|          |        tmp_239_fu_536       |    0    |    0    |    0    |
|          |         isneg_fu_676        |    0    |    0    |    0    |
|          |     newsignbit_12_fu_690    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_84_fu_479      |    0    |    0    |    0    |
|          |        tmp_174_fu_526       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_228_fu_744       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   454   |   431   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bias_V_addr_reg_783    |    5   |
|brmerge40_demorgan_i_reg_914|    1   |
|    brmerge_i_i_i_reg_924   |    1   |
|        carry_reg_891       |    1   |
|        ci_6_reg_822        |    5   |
|         ci_reg_177         |    5   |
|        co_12_reg_768       |    5   |
|         co_reg_130         |    5   |
|        h_12_reg_814        |    5   |
|          h_reg_141         |    5   |
|    input_V_addr_reg_842    |   13   |
|    input_V_load_reg_852    |    8   |
|        isneg_reg_934       |    1   |
|    newsignbit_12_reg_947   |    1   |
|     newsignbit_reg_885     |    1   |
|    output_V_addr_reg_809   |   13   |
|      p_38_i_i_reg_904      |    1   |
|      p_Val2_82_reg_857     |   16   |
|      p_Val2_83_reg_867     |   16   |
|      p_Val2_85_reg_879     |    8   |
|      p_Val2_s_reg_165      |    8   |
|      result_V_reg_941      |    8   |
|       signbit_reg_872      |    1   |
|        sum_V_reg_929       |    8   |
|    tmp_164_cast_reg_804    |   14   |
|       tmp_168_reg_959      |    1   |
|       tmp_174_reg_898      |    2   |
|       tmp_175_reg_909      |    1   |
|       tmp_218_reg_773      |   11   |
|       tmp_221_reg_778      |   10   |
|       tmp_224_reg_796      |   14   |
|       tmp_228_reg_954      |    7   |
|       tmp_233_reg_827      |   14   |
|       tmp_236_reg_862      |    1   |
|      tmp_cast_reg_791      |   10   |
|      underflow_reg_919     |    1   |
|        w_12_reg_837        |    5   |
|          w_reg_153         |    5   |
|    weight_V_addr_reg_832   |   10   |
|    weight_V_load_reg_847   |    8   |
+----------------------------+--------+
|            Total           |   255  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_121 |  p0  |   2  |  13  |   26   ||    9    |
|     h_reg_141     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_153     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_165 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   454  |   431  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   709  |   476  |
+-----------+--------+--------+--------+--------+
