%TF.GenerationSoftware,KiCad,Pcbnew,8.0.7*%
%TF.CreationDate,2025-05-21T00:02:28-04:00*%
%TF.ProjectId,macropad,6d616372-6f70-4616-942e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.7) date 2025-05-21 00:02:28*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.152400X1.063600X0.609600X-1.063600X0.609600X-1.063600X-0.609600X1.063600X-0.609600X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.524000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.152400X-1.063600X-0.609600X1.063600X-0.609600X1.063600X0.609600X-1.063600X0.609600X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,2.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,1.600000X0.850000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD15C,1.000000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD16C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,GPIO26/ADC0/A0*%
%TO.N,unconnected-(U1-GPIO26{slash}ADC0{slash}A0-Pad1)*%
X190947500Y-99078750D03*
D11*
X191782500Y-99078750D03*
D10*
%TO.P,U1,2,GPIO27/ADC1/A1*%
%TO.N,unconnected-(U1-GPIO27{slash}ADC1{slash}A1-Pad2)*%
X190947500Y-101618750D03*
D11*
X191782500Y-101618750D03*
D10*
%TO.P,U1,3,GPIO28/ADC2/A2*%
%TO.N,unconnected-(U1-GPIO28{slash}ADC2{slash}A2-Pad3)*%
X190947500Y-104158750D03*
D11*
X191782500Y-104158750D03*
D10*
%TO.P,U1,4,GPIO29/ADC3/A3*%
%TO.N,unconnected-(U1-GPIO29{slash}ADC3{slash}A3-Pad4)*%
X190947500Y-106698750D03*
D11*
X191782500Y-106698750D03*
D10*
%TO.P,U1,5,GPIO6/SDA*%
%TO.N,Net-(D1-DIN)*%
X190947500Y-109238750D03*
D11*
X191782500Y-109238750D03*
D10*
%TO.P,U1,6,GPIO7/SCL*%
%TO.N,unconnected-(U1-GPIO7{slash}SCL-Pad6)*%
X190947500Y-111778750D03*
D11*
X191782500Y-111778750D03*
D10*
%TO.P,U1,7,GPIO0/TX*%
%TO.N,unconnected-(U1-GPIO0{slash}TX-Pad7)*%
X190947500Y-114318750D03*
D11*
X191782500Y-114318750D03*
%TO.P,U1,8,GPIO1/RX*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X207022500Y-114318750D03*
D12*
X207857500Y-114318750D03*
D11*
%TO.P,U1,9,GPIO2/SCK*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X207022500Y-111778750D03*
D12*
X207857500Y-111778750D03*
D11*
%TO.P,U1,10,GPIO4/MISO*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X207022500Y-109238750D03*
D12*
X207857500Y-109238750D03*
D11*
%TO.P,U1,11,GPIO3/MOSI*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X207022500Y-106698750D03*
D12*
X207857500Y-106698750D03*
D11*
%TO.P,U1,12,3V3*%
%TO.N,unconnected-(U1-3V3-Pad12)*%
X207022500Y-104158750D03*
D12*
X207857500Y-104158750D03*
D11*
%TO.P,U1,13,GND*%
%TO.N,unconnected-(U1-GND-Pad13)*%
X207022500Y-101618750D03*
D12*
X207857500Y-101618750D03*
D11*
%TO.P,U1,14,VBUS*%
%TO.N,unconnected-(U1-VBUS-Pad14)*%
X207022500Y-99078750D03*
D12*
X207857500Y-99078750D03*
%TD*%
D13*
%TO.P,SW4,1,1*%
%TO.N,GND*%
X192100000Y-142100000D03*
%TO.P,SW4,2,2*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X185750000Y-144640000D03*
%TD*%
D14*
%TO.P,D1,1,DOUT*%
%TO.N,Net-(D1-DOUT)*%
X213690000Y-109080000D03*
%TO.P,D1,2,VSS*%
%TO.N,GND*%
X213690000Y-110830000D03*
%TO.P,D1,3,DIN*%
%TO.N,Net-(D1-DIN)*%
X217190000Y-110830000D03*
%TO.P,D1,4,VDD*%
%TO.N,+5V*%
X217190000Y-109080000D03*
%TD*%
D13*
%TO.P,SW3,1,1*%
%TO.N,GND*%
X211150000Y-142100000D03*
%TO.P,SW3,2,2*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X204800000Y-144640000D03*
%TD*%
%TO.P,SW2,1,1*%
%TO.N,GND*%
X211150000Y-123050000D03*
%TO.P,SW2,2,2*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X204800000Y-125590000D03*
%TD*%
%TO.P,SW1,1,1*%
%TO.N,GND*%
X192100000Y-123050000D03*
%TO.P,SW1,2,2*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X185750000Y-125590000D03*
%TD*%
D14*
%TO.P,D2,1,DOUT*%
%TO.N,unconnected-(D2-DOUT-Pad1)*%
X180983750Y-108205000D03*
%TO.P,D2,2,VSS*%
%TO.N,GND*%
X180983750Y-109955000D03*
%TO.P,D2,3,DIN*%
%TO.N,Net-(D1-DOUT)*%
X184483750Y-109955000D03*
%TO.P,D2,4,VDD*%
%TO.N,+5V*%
X184483750Y-108205000D03*
%TD*%
D15*
%TO.N,GND*%
X199900000Y-128000000D03*
%TO.N,Net-(D1-DIN)*%
X219700000Y-104600000D03*
%TD*%
D16*
%TO.N,GND*%
X200970000Y-126930000D02*
X204160101Y-126930000D01*
X192100000Y-133993402D02*
X184350000Y-126243402D01*
X204230101Y-127000000D02*
X206416598Y-127000000D01*
X186300000Y-123000000D02*
X192050000Y-123000000D01*
X199900000Y-128000000D02*
X200970000Y-126930000D01*
X192050000Y-123000000D02*
X192100000Y-123050000D01*
X192100000Y-123050000D02*
X192100000Y-121071250D01*
X192100000Y-142100000D02*
X192100000Y-133993402D01*
X211150000Y-113370000D02*
X213690000Y-110830000D01*
X206416598Y-127000000D02*
X210366598Y-123050000D01*
X183356250Y-126206250D02*
X183356250Y-123825000D01*
X210366598Y-123050000D02*
X211150000Y-123050000D01*
X183356250Y-123825000D02*
X185475000Y-123825000D01*
X183393402Y-126243402D02*
X183356250Y-126206250D01*
X192100000Y-121071250D02*
X180983750Y-109955000D01*
X185475000Y-123825000D02*
X186300000Y-123000000D01*
X204160101Y-126930000D02*
X204230101Y-127000000D01*
X211150000Y-142100000D02*
X211150000Y-123050000D01*
X211150000Y-123050000D02*
X211150000Y-113370000D01*
X184350000Y-126243402D02*
X183393402Y-126243402D01*
%TO.N,Net-(D1-DIN)*%
X219700000Y-108320000D02*
X217190000Y-110830000D01*
X219700000Y-104600000D02*
X219700000Y-108320000D01*
%TO.N,Net-(D1-DOUT)*%
X184483750Y-109955000D02*
X185245500Y-110716750D01*
X212053250Y-110716750D02*
X213690000Y-109080000D01*
X185245500Y-110716750D02*
X212053250Y-110716750D01*
%TO.N,+5V*%
X213330750Y-105220750D02*
X217190000Y-109080000D01*
X187468000Y-105220750D02*
X213330750Y-105220750D01*
X184483750Y-108205000D02*
X187468000Y-105220750D01*
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X185750000Y-125590000D02*
X195751250Y-125590000D01*
X195751250Y-125590000D02*
X207022500Y-114318750D01*
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X204800000Y-125590000D02*
X209373500Y-121016500D01*
X209373500Y-121016500D02*
X209373500Y-113294750D01*
X209373500Y-113294750D02*
X207857500Y-111778750D01*
%TD*%
M02*
