// Seed: 4001844396
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output wor id_12,
    output uwire id_13,
    output wor id_14,
    output supply1 id_15
);
  wire id_17, id_18, id_19, id_20;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri1 id_3
);
  assign id_0 = 1'd0;
  module_0(
      id_2, id_2, id_2, id_2, id_3, id_3, id_1, id_2, id_2, id_2, id_1, id_2, id_1, id_3, id_0, id_0
  );
endmodule
