###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       259456   # Number of WRITE/WRITEP commands
num_reads_done                 =       889891   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       663535   # Number of read row buffer hits
num_read_cmds                  =       889881   # Number of READ/READP commands
num_writes_done                =       259456   # Number of read requests issued
num_write_row_hits             =       209789   # Number of write row buffer hits
num_act_cmds                   =       277422   # Number of ACT commands
num_pre_cmds                   =       277391   # Number of PRE commands
num_ondemand_pres              =       252233   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502225   # Cyles of rank active rank.0
rank_active_cycles.1           =      9290196   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497775   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       709804   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1096519   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12842   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4675   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1497   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1954   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2231   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3345   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1066   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20867   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          326   # Write cmd latency (cycles)
write_latency[40-59]           =          481   # Write cmd latency (cycles)
write_latency[60-79]           =          944   # Write cmd latency (cycles)
write_latency[80-99]           =         1812   # Write cmd latency (cycles)
write_latency[100-119]         =         3148   # Write cmd latency (cycles)
write_latency[120-139]         =         4981   # Write cmd latency (cycles)
write_latency[140-159]         =         6989   # Write cmd latency (cycles)
write_latency[160-179]         =         8617   # Write cmd latency (cycles)
write_latency[180-199]         =         9817   # Write cmd latency (cycles)
write_latency[200-]            =       222310   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       276703   # Read request latency (cycles)
read_latency[40-59]            =        96801   # Read request latency (cycles)
read_latency[60-79]            =       128956   # Read request latency (cycles)
read_latency[80-99]            =        61953   # Read request latency (cycles)
read_latency[100-119]          =        47373   # Read request latency (cycles)
read_latency[120-139]          =        39613   # Read request latency (cycles)
read_latency[140-159]          =        26989   # Read request latency (cycles)
read_latency[160-179]          =        21509   # Read request latency (cycles)
read_latency[180-199]          =        17191   # Read request latency (cycles)
read_latency[200-]             =       172793   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.2952e+09   # Write energy
read_energy                    =    3.588e+09   # Read energy
act_energy                     =  7.59027e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38932e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40706e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92939e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79708e+09   # Active standby energy rank.1
average_read_latency           =      149.536   # Average read request latency (cycles)
average_interarrival           =      8.70039   # Average request interarrival latency (cycles)
total_energy                   =   1.8653e+10   # Total energy (pJ)
average_power                  =       1865.3   # Average power (mW)
average_bandwidth              =      9.80776   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       264705   # Number of WRITE/WRITEP commands
num_reads_done                 =       870201   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       638704   # Number of read row buffer hits
num_read_cmds                  =       870198   # Number of READ/READP commands
num_writes_done                =       264705   # Number of read requests issued
num_write_row_hits             =       208425   # Number of write row buffer hits
num_act_cmds                   =       289219   # Number of ACT commands
num_pre_cmds                   =       289188   # Number of PRE commands
num_ondemand_pres              =       263837   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9367472   # Cyles of rank active rank.0
rank_active_cycles.1           =      9371236   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       632528   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       628764   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1080430   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14726   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4512   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1457   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1511   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2008   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2172   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3409   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2738   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1082   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20861   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =          436   # Write cmd latency (cycles)
write_latency[40-59]           =          585   # Write cmd latency (cycles)
write_latency[60-79]           =         1014   # Write cmd latency (cycles)
write_latency[80-99]           =         2010   # Write cmd latency (cycles)
write_latency[100-119]         =         3513   # Write cmd latency (cycles)
write_latency[120-139]         =         5635   # Write cmd latency (cycles)
write_latency[140-159]         =         7968   # Write cmd latency (cycles)
write_latency[160-179]         =         9796   # Write cmd latency (cycles)
write_latency[180-199]         =        11220   # Write cmd latency (cycles)
write_latency[200-]            =       222487   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       273735   # Read request latency (cycles)
read_latency[40-59]            =        95584   # Read request latency (cycles)
read_latency[60-79]            =       134332   # Read request latency (cycles)
read_latency[80-99]            =        61447   # Read request latency (cycles)
read_latency[100-119]          =        47403   # Read request latency (cycles)
read_latency[120-139]          =        39035   # Read request latency (cycles)
read_latency[140-159]          =        25497   # Read request latency (cycles)
read_latency[160-179]          =        19402   # Read request latency (cycles)
read_latency[180-199]          =        15784   # Read request latency (cycles)
read_latency[200-]             =       157979   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.32141e+09   # Write energy
read_energy                    =  3.50864e+09   # Read energy
act_energy                     =  7.91303e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.03613e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.01807e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8453e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84765e+09   # Active standby energy rank.1
average_read_latency           =       142.65   # Average read request latency (cycles)
average_interarrival           =      8.81109   # Average request interarrival latency (cycles)
total_energy                   =  1.86244e+10   # Total energy (pJ)
average_power                  =      1862.44   # Average power (mW)
average_bandwidth              =      9.68453   # Average bandwidth
