
---------- Begin Simulation Statistics ----------
final_tick                               516105742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670016                       # Number of bytes of host memory used
host_op_rate                                   356046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   518.50                       # Real time elapsed on the host
host_tick_rate                              995389163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184608571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.516106                       # Number of seconds simulated
sim_ticks                                516105742500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184608571                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.322115                       # CPI: cycles per instruction
system.cpu.discardedOps                          4365                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       809765390                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096879                       # IPC: instructions per cycle
system.cpu.numCycles                       1032211485                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97854705     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                1983215      1.07%     54.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84770561     45.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184608571                       # Class of committed instruction
system.cpu.tickCycles                       222446095                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10543528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5287050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10575612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            709                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10707624                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10698595                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1503                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10699395                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10697719                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984336                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2863                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                161                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          152                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     76098231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76098231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76098279                       # number of overall hits
system.cpu.dcache.overall_hits::total        76098279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10572542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10572542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10572575                       # number of overall misses
system.cpu.dcache.overall_misses::total      10572575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 880852858000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 880852858000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 880852858000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 880852858000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86670773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86670773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86670854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86670854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121985                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83315.143889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83315.143889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83314.883839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83314.883839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5286367                       # number of writebacks
system.cpu.dcache.writebacks::total           5286367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5284807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5284807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5284807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5284807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5287735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5287735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5287756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5287756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 433941636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 433941636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 433943201000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 433943201000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82065.692778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82065.692778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82065.662826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82065.662826                       # average overall mshr miss latency
system.cpu.dcache.replacements                5286733                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1944196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1944196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32617000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32617000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1944625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1944625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76030.303030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76030.303030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29103500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29103500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75202.842377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75202.842377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74154035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74154035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10572113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10572113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 880820241000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 880820241000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84726148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84726148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83315.439496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83315.439496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5284765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5284765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5287348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5287348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 433912532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 433912532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82066.195094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82066.195094                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.407407                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.407407                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1565000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1565000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.259259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.259259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74523.809524                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74523.809524                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.581964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81386103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5287757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.391423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.581964                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          923                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178629601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178629601                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45145220                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1987999                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169248                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32388550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32388550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32388550                       # number of overall hits
system.cpu.icache.overall_hits::total        32388550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          805                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            805                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          805                       # number of overall misses
system.cpu.icache.overall_misses::total           805                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60429000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60429000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60429000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60429000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32389355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32389355                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32389355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32389355                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75067.080745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75067.080745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75067.080745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75067.080745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          805                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          805                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          805                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59624000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59624000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74067.080745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74067.080745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74067.080745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74067.080745                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32388550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32388550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          805                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           805                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60429000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60429000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32389355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32389355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75067.080745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75067.080745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          805                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          805                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74067.080745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74067.080745                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.841832                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32389355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          40235.223602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.841832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         129558225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        129558225                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 516105742500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184608571                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   70                       # number of demand (read+write) hits
system.l2.demand_hits::total                      150                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  80                       # number of overall hits
system.l2.overall_hits::.cpu.data                  70                       # number of overall hits
system.l2.overall_hits::total                     150                       # number of overall hits
system.l2.demand_misses::.cpu.inst                725                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5287687                       # number of demand (read+write) misses
system.l2.demand_misses::total                5288412                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               725                       # number of overall misses
system.l2.overall_misses::.cpu.data           5287687                       # number of overall misses
system.l2.overall_misses::total               5288412                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 426010879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426068396000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57516500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 426010879500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426068396000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              805                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5287757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5288562                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             805                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5287757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5288562                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.900621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79333.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80566.584123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80566.415022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79333.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80566.584123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80566.415022                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254597                       # number of writebacks
system.l2.writebacks::total                   5254597                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5287675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5288399                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5287675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5288399                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 373133298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 373183506500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 373133298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373183506500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999969                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999969                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69348.066298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70566.609805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70566.442982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69348.066298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70566.609805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70566.442982                       # average overall mshr miss latency
system.l2.replacements                        5255838                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5286367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5286367                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5286367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5286367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          311                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              311                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          311                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          311                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5287335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5287335                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 425981372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  425981372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5287348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5287348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80566.367083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80566.367083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5287335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5287335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 373108022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 373108022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70566.367083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70566.367083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79333.103448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79333.103448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50208000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50208000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69348.066298                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69348.066298                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            57                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                57                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29507000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29507000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83826.704545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83826.704545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.831296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.831296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74341.176471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74341.176471                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32520.791453                       # Cycle average of tags in use
system.l2.tags.total_refs                    10575497                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5288606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999676                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.152181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.041338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32513.597934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          931                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22464                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89892686                       # Number of tag accesses
system.l2.tags.data_accesses                 89892686                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5287675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000489754500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15624286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4936449                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5288399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254597                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5288399                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254597                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5288399                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5287061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.105635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.386396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328355    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.089168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328068     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328357                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338457536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336294208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    655.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  516105728000                       # Total gap between requests
system.mem_ctrls.avgGap                      48952.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        46336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338411200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336293056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 89780.051226614683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655701287.803438901901                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 651597198.610902905464                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          724                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5287675                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254597                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20531500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157587182250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12614197359750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28358.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29802.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2400602.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        46336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338411200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338457536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336294208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336294208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          724                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5287675                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5288399                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5254597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5254597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        89780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655701288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655791068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        89780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        89780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    651599431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       651599431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    651599431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        89780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655701288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1307390499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5288399                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254579                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       330576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       330460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       330417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       330410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       330442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       330582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       330617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       330504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       330527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       330460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       330458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       330453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       330627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       330547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       330700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       330619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58450232500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26441995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157607713750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11052.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29802.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4857540                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4880088                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       805349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   837.836178                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   724.252196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.615508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26845      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37447      4.65%      7.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        35240      4.38%     12.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        40895      5.08%     17.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        33491      4.16%     21.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        38565      4.79%     26.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        28049      3.48%     29.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        40771      5.06%     34.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       524046     65.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       805349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             338457536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336293056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.791068                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              651.597199                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2875770660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1528508355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18878217120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13713712560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40740797760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123544501800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  94147129920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  295428638175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.418816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 240934635250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17233840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 257937267250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2874428340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1527791100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18880951740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13715189820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40740797760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 123619109100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  94084302720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  295442570580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.445811                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240771895000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17233840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 258100007500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1064                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254597                       # Transaction distribution
system.membus.trans_dist::CleanEvict              532                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5287335                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5287335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15831927                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15831927                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    674751744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               674751744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5288399                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5288399    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5288399                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31584612500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27814780250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10540964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5287348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5287348                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           805                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          409                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1927                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15862247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15864174                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    676743936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              676815744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5255838                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336294208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10544400                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008770                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10543589     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    811      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10544400                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 516105742500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10574490000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1207999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7931641488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
