
                            PrimeTime (R)
           Version J-2014.06-SP3 for RHEL64 -- Oct 16, 2014
                Copyright (c) 1988-2014 Synopsys, Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

set PJ_PATH [ getenv PJ_PATH ] ;# /mnt/app1/ray/project/can1127
/mnt/app1/ray/project/can1127
#  set set_net /mnt/app1/king/WORK/CAN1127/APR_LAYOUT/chiptop_0429.v
#  set set_spf /mnt/app1/king/WORK/CAN1127/APR_LAYOUT/chiptop_0429.spef.min
set set_net ./gate.v
./gate.v
set set_spf spef.lnk ;# ./apr_min.lnk
spef.lnk
ls -l $set_net $set_spf
lrwxrwxrwx 1 ray canyon 38 Apr  7 11:32 ./gate.v -> ../release/20230330/USB_OK230406.v.cpx
lrwxrwxrwx 1 ray canyon 40 Apr  7 11:33 spef.lnk -> ../release/20230330/USB_OK230406.spef.cp
set search_path [ list .                 ${synopsys_root}/libraries/syn    ]
. /mnt/tools/eda_tool/PT14/libraries/syn
set set_top chiptop_1127a0
chiptop_1127a0
read_verilog -hdl_compiler $PJ_PATH/macro/anatop_1127a0_empty.v
Beginning read_verilog...
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/gtech.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/mnt/app1/ray/project/can1127/macro/anatop_1127a0_empty.v'
Running PRESTO HDLC
Compiling source file /mnt/app1/ray/project/can1127/macro/anatop_1127a0_empty.v
Presto compilation completed successfully.
Loaded 1 design.
anatop_1127a0
1
read_verilog $set_net
Loading verilog file '/mnt/app1/ray/project/can1127/workmin/gate.v'
1
current_design $set_top
{"chiptop_1127a0"}
set target_library [ list 		MSL18B_1536X8_RW10TM4_16_20221107_best_syn.db 		std_best.db 		STX018SIO1P4M_BEST.db 		ATO0008KX8MX180LBX4DA_FF_1p980v_-40c.db    ]
MSL18B_1536X8_RW10TM4_16_20221107_best_syn.db std_best.db STX018SIO1P4M_BEST.db ATO0008KX8MX180LBX4DA_FF_1p980v_-40c.db
set synthetic_library [ list dw_foundation.sldb ]
dw_foundation.sldb
set link_library [ concat {*} $target_library $synthetic_library ]
* MSL18B_1536X8_RW10TM4_16_20221107_best_syn.db std_best.db STX018SIO1P4M_BEST.db ATO0008KX8MX180LBX4DA_FF_1p980v_-40c.db dw_foundation.sldb
echo $target_library
MSL18B_1536X8_RW10TM4_16_20221107_best_syn.db std_best.db STX018SIO1P4M_BEST.db ATO0008KX8MX180LBX4DA_FF_1p980v_-40c.db
link
Loading db file '/mnt/app1/ray/project/can1127/workmin/MSL18B_1536X8_RW10TM4_16_20221107_best_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/workmin/std_best.db'
Loading db file '/mnt/app1/ray/project/can1127/workmin/STX018SIO1P4M_BEST.db'
Loading db file '/mnt/app1/ray/project/can1127/workmin/ATO0008KX8MX180LBX4DA_FF_1p980v_-40c.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/dw_foundation.sldb'
Linking design chiptop_1127a0...
Information: 321 (47.91%) library cells are unused in library best.....
Information: 53 (94.64%) library cells are unused in library STX018SIO1P4M_BEST.....
Information: total 374 library cells are unused.
Information: Net *Logic0* has been identified as a large constant net. (LNK-040)
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
Design 'chiptop_1127a0' was successfully linked.
Information: Removing 613 unneeded designs..... (LNK-034)
1
current_design $set_top
{"chiptop_1127a0"}
report_reference
****************************************
Report : reference
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:26 2023
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
AND2X1             best            10.35     200      2069.76      
ANT                best             7.76     178      1381.56      b
ATO0008KX8MX180LBX4DA
                   ATO0008KX8MX180LBX4DA_FF_1p980v_-40c
                                 394560.00   2        789120.00    b,n
BUFX12             best            31.05     1          31.05      
BUFX8              best            23.28     2          46.57      
INVX1              best             5.17     251      1298.77      
INVXL              best             5.17     3          15.52      
IOBMURUDA_A0       STX018SIO1P4M_BEST
                                    0.00     1           0.00      
IOBMURUDA_A1       STX018SIO1P4M_BEST
                                    0.00     6           0.00      
IODMURUDA_A0       STX018SIO1P4M_BEST
                                    0.00     2           0.00      
MSL18B_1536X8_RW10TM4_16_20221107
                   MSL18B_1536X8_RW10TM4_16_20221107_best_syn
                                 110710.77   1        110710.77    b,n
OR2X1              best            10.35     200      2069.76      
SDFFQX1            best            54.33     20       1086.62      n
anatop_1127a0                       0.00     1           0.00      h
core_a0                          498651.84   1        498651.84    h
--------------------------------------------------------------------------------
Total 15 references                                   1406482.12
1
report_disable_timing -nosplit
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
CASE_INFO: Case analysis arc disabling performed using 4 thread(s).
CASE_INFO: Case analysis arc disabling processed 864 cell(s)
CASE_STATS: TID[10] Cell Count[157]
CASE_STATS: TID[11] Cell Count[142]
CASE_STATS: TID[12] Cell Count[294]
CASE_STATS: TID[ 0] Cell Count[271]
Information: Performing logical update. (UITE-499)
****************************************
Report : disable_timing
	-nosplit
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:26 2023
****************************************

Flags :     c  case-analysis
            C  Conditional arc
            d  default conditional arc
            f  false net-arc
            l  loop breaking
            L  db inherited loop breaking
	    m  mode
            p  propagated constant
            u  user-defined
            U  User-defined library arcs

Cell or Port                From    To      Sense           Flag  Reason
--------------------------------------------------------------------------------
sp_SDFFQX1_0                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_0                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_0                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_0                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_1                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_1                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_1                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_2                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_2                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_2                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_3                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_3                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_3                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_4                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_4                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_4                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_5                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_5                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_5                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_6                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_6                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_6                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_7                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_7                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_7                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_8                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_8                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_8                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_9                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_9                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_9                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_10               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_10               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_10               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_11               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_11               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_11               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_12               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_12               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_12               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_13               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_13               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_13               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_14               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_14               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_14               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_15               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_15               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_15               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_16               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_16               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_16               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_17               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_17               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_17               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_18               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_18               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_18               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_19               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_19               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_19               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
PAD_TST                     IE      DI      negative_unate  p     IE = 1
PAD_TST                     IE      DI      positive_unate  p     IE = 1
PAD_TST                     OE      PAD     enable_low      p     OE = 0
PAD_TST                     OE      PAD     disable_high    p     OE = 0
PAD_TST                     DO      PAD     positive_unate  p     DO = 0
U0_CORE/u0_mcu/u_watchdog/U131 A    Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_watchdog/U131 B    Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_watchdog/U131 B    Y       positive_unate  p     B = 0
U0_CORE/u0_i2cslv/db_scl/U5 B       Y       negative_unate  p     B = 0
U0_CORE/u0_i2cslv/db_sda/U5 A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_watchdog/U90 A     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U90 A     Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U90 B     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U91 A     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U91 A     Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U91 B     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U35 A     Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U35 B     Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U35 B     Y       positive_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U230   E       Y       negative_unate  p     E = 0
U0_CORE/u0_i2cslv/db_scl/U6 A       Y       negative_unate  p     A = 1
U0_CORE/u0_i2cslv/db_sda/U6 C       Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_watchdog/U83 B     Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U83 C     Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_watchdog/U83 D     Y       negative_unate  p     B = 1, C = 0
U0_CORE/u0_mcu/u_isr/U207   A       Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U207   B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/u0_regDF/U26 D   Y       negative_unate  p     D = 0
U0_CORE/u0_mcu/u_isr/U196   E       Y       negative_unate  p     E = 0
U0_CORE/u0_regbank/u0_regAE/U10 A   Y       negative_unate  p     A = 1
U0_CORE/u0_regbank/u0_regAE/U12 D   Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U281         A       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U281         B       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U281         C       Y       negative_unate  p     C = 1
U0_CORE/u0_regbank/U575     A       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/U575     B       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/u0_reg28/U13 D   Y       negative_unate  p     D = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U29 D Y  negative_unate  p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_1_ C    D       hold_clk_rise   p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_1_ C    D       setup_clk_rise  p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_5_ C    D       hold_clk_rise   p     D = 1
U0_CORE/u0_regx/lt_aswk_reg_5_ C    D       setup_clk_rise  p     D = 1
U0_CORE/u0_dacmux/u0_cmpsta/U17 D   Y       negative_unate  p     D = 0
U0_CORE/u0_regbank/drstz_reg_0_ C   D       hold_clk_rise   p     D = 1
U0_CORE/u0_regbank/drstz_reg_0_ C   D       setup_clk_rise  p     D = 1
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ C D hold_clk_rise p D = 0
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ C D setup_clk_rise p D = 0
U0_CORE/u0_mcu/U110         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U218   B       Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U218   C       Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U201   A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_isr/U223   D       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U162   B       Y       negative_unate  c     B = 1; Y = 1
U0_CORE/u0_mcu/u_isr/U97    B       Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U97    C       Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U107   C       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U107   D       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U111   A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_isr/U111   C       Y       negative_unate  p     D = 0, A = 0
U0_CORE/u0_mcu/u_isr/U111   D       Y       negative_unate  p     D = 0
U0_CORE/u0_mcu/u_isr/U116   C       Y       negative_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U65    A       Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_isr/U96    C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U96    D       Y       positive_unate  p     D = 1
U0_CORE/u0_mpb/U138         D       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U138         E       Y       negative_unate  p     E = 1
U0_CORE/u0_mcu/u_isr/U122   B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U40          D0      Y       negative_unate  p     D0 = 1
U0_CORE/u0_mpb/U40          S       Y       negative_unate  c     D0 = 1
U0_CORE/u0_regbank/U378     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U379     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U382     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/srl_133/U2979 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U3535 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U2710 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/U381     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U380     B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U129         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U220         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U220         C       Y       negative_unate  p     C = 1
U0_CORE/u0_mcu/u_sfrmux/U399 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U399 D      Y       positive_unate  p     C = 0
U0_CORE/u0_mpb/U41          B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/srl_133/U3307 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3307 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_regbank/srl_133/U3714 A  Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U116         D1      Y       positive_unate  p     D1 = 1
U0_CORE/u0_mpb/U116         S       Y       negative_unate  c     D1 = 1
U0_CORE/u0_regx/u0_reg10/U2 D0      Y       positive_unate  c     S = 1
U0_CORE/u0_regx/u0_reg10/U2 S       Y       negative_unate  p     S = 1
U0_CORE/u0_regx/u0_reg10/U2 S       Y       positive_unate  p     S = 1
U0_CORE/u0_mpb/U267         D       Y       positive_unate  p     D = 1
U0_CORE/u0_mpb/U309         A       Y       negative_unate  c     A = 1; Y = 1
U0_CORE/u0_mcu/u_sfrmux/U484 C      Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U294 A      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U294 B      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U336 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U336 F      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U364 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U364 F      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U395 G      Y       positive_unate  p     G = 0
U0_CORE/u0_mcu/u_sfrmux/U395 H      Y       positive_unate  p     G = 0
U0_CORE/u0_mcu/u_sfrmux/U426 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U430 A      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U243 C      Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U262         B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U208         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U208         C       Y       negative_unate  p     D = 1, B = 1
U0_CORE/u0_mpb/U208         D       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U15          C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_sfrmux/U301 C      Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U289         A       Y       positive_unate  p     A = 1
U0_CORE/u0_regbank/srl_133/U3371 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3371 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_regbank/srl_133/U3404 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3404 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_mpb/U250         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U250         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U253         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U253         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U256         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U256         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U259         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U259         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U274         B       Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U274         C       Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U18          B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U18          C       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U125         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U125         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U222         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U222         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U236         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U236         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U244         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U244         B       Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U21 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U23 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U11 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U13 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U15 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U9 A    Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U17 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U19 A   Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U114         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U114         C       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U48          B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U48          C       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/u0_reg28/U30 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U20 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U22 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U24 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U26 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U28 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U16 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U18 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U21 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U23 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U25 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U27 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U27 C   Y       negative_unate  p     C = 1
U0_CORE/u0_regbank/u0_regAE/U29 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U15 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U17 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U19 A   Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_i2c/U272   A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U330         A       Y       negative_unate  p     A = 1
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U20 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U22 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U24 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U26 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U12 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U14 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U16 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U18 A Y  negative_unate  p     A = 0
U0_CORE/u0_mpb/U73          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U73          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U13          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U62          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U62          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U46          A       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U46          B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U268         C       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U268         D       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U282         A       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U282         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U282         C       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U280         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U280         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_cpu/U2976  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2976  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2979  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2979  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2980  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2980  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2981  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2981  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2983  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2983  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2984  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2984  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2985  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2985  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2996  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2996  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2997  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2997  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2998  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2998  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2999  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2999  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U3000  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U3000  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2975  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2975  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2977  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2977  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2978  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2978  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2982  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2982  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mpb/U261         D2      Y       negative_unate  p     D2 = 0
U0_CORE/u0_mpb/U261         S1      Y       negative_unate  c     D2 = 0
U0_CORE/u0_mpb/U260         A       Y       negative_unate  p     A = 1
U0_CORE/u0_dacmux/u0_cmpsta/U30 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U28 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U20 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U22 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U24 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U26 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U12 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U14 A   Y       negative_unate  p     A = 0

1
proc chktiming {} {
#	report_timing -nosplit -delay max -path full_clock_ex -input
	report_timing -nosplit -delay max -path end -max 10
	report_timing -nosplit -delay min -path end -max 10
 	report_timing -nosplit -delay max -path full_clock_ex -input
 	report_timing -nosplit -delay min -path full_clock_ex -input
        report_clock_timing -type summary



   }
proc setclock0 { period } {
        remove_clock -all
        create_clock -period $period -waveform [ list 0 [ expr $period/2 ]] -name MCLK [ get_pins U0_ANALOG_TOP/OSC_O ]
	set_propagated_clock *
        set_clock_uncertainty 0.3 [ get_clocks ]
   }
proc setclock1 { period } {
        remove_clock -all
        create_clock -period $period -waveform [ list 0 [ expr $period/2 ]] -name TCLK [ get_ports GPIO3 ]
	set_propagated_clock *
        set_clock_uncertainty 0.3 [ get_clocks ]
   }
#  set_operating_conditions BEST  -library STX018SIO1P4M_BEST
#  set_operating_conditions BEST  -library Max018SA_3p3v_BEST
set_operating_conditions -analysis_type single
1
read_parasitics $set_spf
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
1
write_sdf ./chiptop_ff.sdf
Warning: Merged delay values will be used when writing delays of parallel cell arcs. (SDF-039)
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
CASE_INFO: Case analysis arc disabling performed using scalar.
CASE_STATS: TID[ 0] Cell Count[864]
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0948549  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0439805  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO_TS/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.0886741  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO_TS/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.0884901  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO5/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.0856447  (lib units)]
 (RC-004)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO5/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.0854607  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO4/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.081534  (lib units)]
 (RC-004)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO3/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.18002  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO4/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.08135  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO3/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.179817  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO2/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.107998  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO2/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.107832  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO1/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.122814  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IOBMURUDA_A1) PAD_GPIO1/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.17185/0.624306, out_cap = 0.122647  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IODMURUDA_A0) PAD_SDA/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.555504/0.314107, out_cap = 0.181236  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IODMURUDA_A0) PAD_SCL/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.555504/0.314107, out_cap = 0.167951  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IODMURUDA_A0) PAD_SDA/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.555504/0.314107, out_cap = 0.18107  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_BEST/IODMURUDA_A0) PAD_SCL/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.555504/0.314107, out_cap = 0.167784  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0948549  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0439805  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484914, out_cap = 0.0439805  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0948549  (lib units)]
 (RC-004)
1
report_clock_gate_savings
Error: Power analysis is disabled. (PWR-001)
set_disable_timing U0_CORE/U0_MCK_BUF -to Y -from A
1
set_disable_timing U0_CORE/U0_TCK_BUF -to Y -from A
1
set_disable_timing [ get_lib_cells -of PAD_* ] -to DI -from IE
1
set_multicycle_path 1 -to { U0_CODE_*/CSB U0_CODE_*/PGM U0_CODE_*/A* U0_CODE_*/RE U0_CODE_*/TWLB* }
1
#  set_false_path -thro { U0_CODE/PCE U0_CODE/PWE }
#  set_false_path -thro { U0_CODE/PPROG }
#  set_false_path -thro { U0_CODE/PDOUT* }
set power_enable_analysis true
true
setclock0 50
Warning: Creating a clock on internal pin 'U0_ANALOG_TOP/OSC_O'. (UITE-130)
Warning: Creating 'clock' on a hierarchical pin 'U0_ANALOG_TOP/OSC_O'. (UITE-137)
1
chktiming
Warning: No clock-gating check is inferred for clock MCLK 
	at pins U0_CORE/U0_CLK_MUX/D1 and U0_CORE/U0_CLK_MUX/D0 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock MCLK 
	at pins U0_CORE/U0_CLK_MUX/S and U0_CORE/U0_CLK_MUX/D0 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Information: Abandoning fast timing updates. (PTE-018)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0948549  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0439805  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0948549  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0439805  (lib units)]
 (RC-004)
****************************************
Report : timing
	-path_type end
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:29 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type end
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:29 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:29 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/cs_n_reg
               (falling edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CODE_1_ (falling edge-triggered data to data check clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: MCLK
  Path Type: max

  Point                                                           Incr       Path
  --------------------------------------------------------------------------------------
  clock MCLK (fall edge)                                         25.00      25.00
  clock source latency                                            0.00      25.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                             0.00      25.00 f
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                0.00 &    25.00 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.14 &    25.14 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &    25.14 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.26 &    25.40 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &    25.40 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.04 &    25.44 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &    25.44 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.03 &    25.46 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &    25.46 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.07 &    25.53 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &    25.53 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.06 &    25.60 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &    25.60 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.08 &    25.67 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &    25.67 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.09 &    25.76 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &    25.76 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.07 &    25.83 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &    25.83 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.07 &    25.90 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &    25.90 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.06 &    25.96 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                              0.00 &    25.96 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                              0.06 &    26.03 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                              0.00 &    26.03 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                              0.08 &    26.11 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                0.00 &    26.11 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                0.10 &    26.21 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                  0.00 &    26.22 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                  0.07 &    26.29 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                0.00 &    26.29 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                0.08 &    26.37 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                  0.00 &    26.37 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                  0.08 &    26.45 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                  0.00 &    26.45 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                  0.11 &    26.56 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                0.00 &    26.56 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                0.13 &    26.70 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/A (CKINVX2)                       0.00 &    26.70 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/Y (CKINVX2)                       0.10 &    26.79 f
  U0_CORE/u0_ictlr/cs_n_reg/XC (SDFFNQXL)                         0.00 &    26.79 f
  U0_CORE/u0_ictlr/cs_n_reg/Q (SDFFNQXL)                          0.82 &    27.61 r
  U0_CORE/u0_ictlr/U1040/A (INVX1)                                0.01 &    27.62 r
  U0_CORE/u0_ictlr/U1040/Y (INVX1)                                0.43 &    28.05 f
  U0_CORE/U465/A (OR2X2)                                          0.00 &    28.05 f
  U0_CORE/U465/Y (OR2X2)                                          0.48 &    28.53 f
  U0_CODE_1_/CSB (ATO0008KX8MX180LBX4DA)                          0.03 &    28.57 f
  data arrival time                                                         28.57

  clock MCLK (rise edge)                                         50.00      50.00
  clock source latency                                            0.00      50.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                             0.00      50.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                0.00 &    50.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.14 &    50.14 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &    50.14 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.25 &    50.39 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &    50.39 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.03 &    50.42 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &    50.42 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.03 &    50.45 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &    50.45 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.07 &    50.52 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &    50.52 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.08 &    50.59 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &    50.59 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.09 &    50.68 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &    50.68 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.08 &    50.76 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &    50.76 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.06 &    50.83 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &    50.83 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.08 &    50.91 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &    50.91 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.05 &    50.96 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                              0.00 &    50.96 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                              0.08 &    51.04 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                  0.00 &    51.04 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                  0.06 &    51.10 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                  0.00 &    51.10 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                  0.08 &    51.18 r
  U0_CORE/INVX8_G2B6I13/A (INVX4)                                 0.00 &    51.18 r
  U0_CORE/INVX8_G2B6I13/Y (INVX4)                                 0.08 &    51.26 f
  U0_CORE/INVX4_G2B5I23/A (INVX2)                                 0.00 &    51.26 f
  U0_CORE/INVX4_G2B5I23/Y (INVX2)                                 0.06 &    51.32 r
  U0_CORE/CTS_CLK_CTO_delay50/A (CKBUFX8)                         0.00 &    51.32 r
  U0_CORE/CTS_CLK_CTO_delay50/Y (CKBUFX8)                         0.09 &    51.41 r
  U0_CORE/CTS_CLK_CTO_delay1121/A (BUFX1)                         0.00 &    51.41 r
  U0_CORE/CTS_CLK_CTO_delay1121/Y (BUFX1)                         0.06 &    51.48 r
  U0_CORE/u0_ictlr/clk_gate_a_bit_reg/latch/CK (CLKDLX1)          0.00 &    51.48 r
  U0_CORE/u0_ictlr/clk_gate_a_bit_reg/latch/ECK (CLKDLX1)         0.23 &    51.70 r
  U0_CORE/u0_ictlr/a_bit_reg_1_/C (SDFFQX2)                       0.00 &    51.70 r
  clock reconvergence pessimism                                   0.00      51.70
  clock uncertainty                                              -0.30      51.40
  U0_CORE/u0_ictlr/a_bit_reg_1_/Q (SDFFQX2)                       0.39 &    51.79 f
  U0_CODE_1_/A[7] (ATO0008KX8MX180LBX4DA)                         0.01 &    51.80 f
  data check setup time                                          -7.85      43.95
  data required time                                                        43.95
  --------------------------------------------------------------------------------------
  data required time                                                        43.95
  data arrival time                                                        -28.57
  --------------------------------------------------------------------------------------
  slack (MET)                                                               15.38


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:29 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/c_buf_reg_14__0_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/c_buf_reg_14__1_
               (rising edge-triggered flip-flop clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: MCLK
  Path Type: min

  Point                                                                      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                     0.00       0.00
  clock source latency                                                       0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                        0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                           0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                            0.14 &     0.14 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                           0.00 &     0.14 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                          0.25 &     0.39 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                          0.00 &     0.39 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                          0.03 &     0.42 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                          0.00 &     0.42 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                          0.03 &     0.45 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                          0.00 &     0.45 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                          0.07 &     0.52 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                          0.00 &     0.52 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                          0.08 &     0.59 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                       0.00 &     0.59 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                       0.09 &     0.68 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                         0.00 &     0.68 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                         0.08 &     0.76 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                       0.00 &     0.76 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                       0.06 &     0.83 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                       0.00 &     0.83 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                       0.08 &     0.91 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                            0.00 &     0.91 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                            0.05 &     0.96 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                         0.00 &     0.96 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                         0.08 &     1.04 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                             0.00 &     1.04 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                             0.06 &     1.10 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                             0.00 &     1.10 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                             0.08 &     1.19 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                            0.00 &     1.19 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                            0.08 &     1.26 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/A (CKINVX2)                                0.00 &     1.27 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/Y (CKINVX2)                                0.11 &     1.37 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/A (CKBUFX1)               0.00 &     1.37 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/Y (CKBUFX1)               0.08 &     1.46 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/A (CKBUFX1)         0.00 &     1.46 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/Y (CKBUFX1)         0.07 &     1.53 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/A (CKBUFX1)         0.00 &     1.53 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/Y (CKBUFX1)         0.08 &     1.61 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/A (CKBUFX1)         0.00 &     1.61 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/Y (CKBUFX1)         0.08 &     1.69 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/A (CKBUFX1)         0.00 &     1.69 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/Y (CKBUFX1)         0.08 &     1.77 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/CK (CLKDLXL)                 0.00 &     1.77 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK (CLKDLXL)                0.24 &     2.01 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/A (CKINVX2)                                0.00 &     2.01 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/Y (CKINVX2)                                0.04 &     2.05 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/A (INVX2)                                0.00 &     2.05 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/Y (INVX2)                                0.10 &     2.15 r
  U0_CORE/u0_ictlr/eco_cell_69_0/A (CKBUFX1)                                 0.00 &     2.15 r
  U0_CORE/u0_ictlr/eco_cell_69_0/Y (CKBUFX1)                                 0.09 &     2.24 r
  U0_CORE/u0_ictlr/c_buf_reg_14__0_/C (SDFFQX1)                              0.00 &     2.24 r
  U0_CORE/u0_ictlr/c_buf_reg_14__0_/Q (SDFFQX1)                              0.29 &     2.53 r
  U0_CORE/u0_ictlr/c_buf_reg_14__1_/SIN (SDFFQX1)                            0.00 &     2.53 r
  data arrival time                                                                     2.53

  clock MCLK (rise edge)                                                     0.00       0.00
  clock source latency                                                       0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                        0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                           0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                            0.14 &     0.14 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                           0.00 &     0.14 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                          0.25 &     0.39 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                          0.00 &     0.39 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                          0.03 &     0.42 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                          0.00 &     0.42 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                          0.03 &     0.45 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                          0.00 &     0.45 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                          0.07 &     0.52 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                          0.00 &     0.52 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                          0.08 &     0.59 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                       0.00 &     0.59 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                       0.09 &     0.68 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                         0.00 &     0.68 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                         0.08 &     0.76 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                       0.00 &     0.76 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                       0.06 &     0.83 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                       0.00 &     0.83 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                       0.08 &     0.91 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                            0.00 &     0.91 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                            0.05 &     0.96 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                         0.00 &     0.96 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                         0.08 &     1.04 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                             0.00 &     1.04 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                             0.06 &     1.10 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                             0.00 &     1.10 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                             0.08 &     1.19 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                            0.00 &     1.19 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                            0.08 &     1.26 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/A (CKINVX2)                                0.00 &     1.27 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/Y (CKINVX2)                                0.11 &     1.37 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/A (CKBUFX1)               0.00 &     1.37 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/Y (CKBUFX1)               0.08 &     1.46 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/A (CKBUFX1)         0.00 &     1.46 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/Y (CKBUFX1)         0.07 &     1.53 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/A (CKBUFX1)         0.00 &     1.53 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/Y (CKBUFX1)         0.08 &     1.61 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/A (CKBUFX1)         0.00 &     1.61 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/Y (CKBUFX1)         0.08 &     1.69 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/A (CKBUFX1)         0.00 &     1.69 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/Y (CKBUFX1)         0.08 &     1.77 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/CK (CLKDLXL)                 0.00 &     1.77 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK (CLKDLXL)                0.24 &     2.01 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/A (CKINVX2)                                0.00 &     2.01 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/Y (CKINVX2)                                0.04 &     2.05 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/A (INVX2)                                0.00 &     2.05 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/Y (INVX2)                                0.10 &     2.15 r
  U0_CORE/u0_ictlr/eco_cell_47_0/A (CKBUFX1)                                 0.00 &     2.15 r
  U0_CORE/u0_ictlr/eco_cell_47_0/Y (CKBUFX1)                                 0.09 &     2.24 r
  U0_CORE/u0_ictlr/eco_cell_175_0/A (CKBUFX1)                                0.00 &     2.24 r
  U0_CORE/u0_ictlr/eco_cell_175_0/Y (CKBUFX1)                                0.07 &     2.31 r
  U0_CORE/u0_ictlr/c_buf_reg_14__1_/C (SDFFQX1)                              0.00 &     2.31 r
  clock reconvergence pessimism                                              0.00       2.31
  clock uncertainty                                                          0.30       2.61
  library hold time                                                         -0.08       2.53
  data required time                                                                    2.53
  -------------------------------------------------------------------------------------------------
  data required time                                                                    2.53
  data arrival time                                                                    -2.53
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.00


****************************************
Report : clock timing
	-type summary
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:29 2023
****************************************

  Clock: MCLK                                                  
----------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      2.79    rp-+

  Minimum setup capture latency:
      U0_SRAM/CK                                               0.96    rp-+

  Minimum hold launch latency:
      U0_SRAM/CK                                               0.96    rp-+

  Maximum hold capture latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      2.79    rp-+

  Maximum active transition:
      U0_SRAM/CK                                               0.58    rp-+

  Minimum active transition:
      U0_CODE_0_/CLK                                           0.00    r-+

  Maximum setup skew:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                              rp-+
      U0_SRAM/CK                                               1.83    rp-+

  Maximum hold skew:
      U0_SRAM/CK                                                       rp-+
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      1.83    rp-+
----------------------------------------------------------------------------

1
report_power ;# Information: Checked out license 'PrimeTime-PX' (PT-019)
Information: Checked out license 'PrimeTime-PX' (PT-019)
Information: The power model is different from the delay model in the library.  (PLIB-161)
Warning: The hierarchical cell 'U0_ANALOG_TOP' is an empty cell (PWR-278)
Warning: Neither event file or switching activity data present for power estimation. The command will propagate switching activity values for power calculation.  (PWR-246)
Information: Running averaged power analysis... (PWR-601)
****************************************
Report : Averaged Power
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:33 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.921e-03 7.636e-04 1.081e-07 2.685e-03 (71.14%)  i
register                9.599e-05 1.594e-05 7.573e-07 1.127e-04 ( 2.99%)  
combinational           1.995e-04 2.399e-04 1.843e-06 4.412e-04 (11.69%)  
sequential              1.986e-06 6.532e-08 7.309e-09 2.059e-06 ( 0.05%)  
memory                  1.712e-06 7.288e-06 6.891e-06 1.589e-05 ( 0.42%)  
io_pad                  6.198e-05 8.134e-06 4.474e-04 5.175e-04 (13.71%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.035e-03   (27.42%)
  Cell Internal Power  = 2.282e-03   (60.47%)
  Cell Leakage Power   = 4.570e-04   (12.11%)
                         ---------
Total Power            = 3.774e-03  (100.00%)

1
setclock1 50
Information: Abandoning fast timing updates. (PTE-018)
Warning: Creating a clock source on inout port 'GPIO3'. (UITE-123)
1
set_false_path -from [get_ports GPIO3]
1
chktiming
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_CLK_MUX/D0 and U0_CORE/U0_CLK_MUX/D1 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_CLK_MUX/S and U0_CORE/U0_CLK_MUX/D1 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_DCLKMUX/D0 and U0_CORE/U0_DCLKMUX/D1 of cell U0_CORE/U0_DCLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_DCLKMUX/S and U0_CORE/U0_DCLKMUX/D1 of cell U0_CORE/U0_DCLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_ACLKMUX/D0 and U0_CORE/U0_ACLKMUX/D1 of cell U0_CORE/U0_ACLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_ACLKMUX/S and U0_CORE/U0_ACLKMUX/D1 of cell U0_CORE/U0_ACLKMUX. (PTE-060)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0948549  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0439805  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.072533  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.071891  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0723491  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0750273  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0717071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0679922  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0748434  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0678082  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0981207  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0979367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105195  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.105011  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0969571  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0635852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0950388  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0967731  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0610802  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.975988/0.484878, out_cap = 0.0948549  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0634013  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0608962  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0498743  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0496903  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0576059  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.057422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0441645  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_FF_1p980v_-40c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0.976027/0.484915, out_cap = 0.0439805  (lib units)]
 (RC-004)
****************************************
Report : timing
	-path_type end
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:34 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type end
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:34 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:34 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/pgm_p_reg
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CODE_0_ (falling edge-triggered data to data check clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                           Incr       Path
  --------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                          0.00       0.00
  clock source latency                                            0.00       0.00
  GPIO3 (inout)                                                   0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                    0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                     1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                               -0.01 &     2.01 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.16 &     2.17 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.05 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                              0.00 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                              0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                  0.00 &     3.06 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                  0.06 &     3.13 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                  0.00 &     3.13 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                  0.08 &     3.20 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                0.00 &     3.21 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                0.08 &     3.29 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                             0.00 &     3.29 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                             0.05 &     3.34 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                           0.00 &     3.34 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                           0.09 &     3.43 r
  U0_CORE/CTS_CLK_CTO_delay1611/A (BUFX3)                         0.00 &     3.43 r
  U0_CORE/CTS_CLK_CTO_delay1611/Y (BUFX3)                         0.08 &     3.52 r
  U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/CK (CLKDLX2)          0.00 &     3.52 r
  U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/ECK (CLKDLX2)         0.24 &     3.76 r
  U0_CORE/u0_ictlr/pgm_p_reg/C (SDFFQX1)                          0.00 &     3.76 r
  U0_CORE/u0_ictlr/pgm_p_reg/Q (SDFFQX1)                          0.67 &     4.43 r
  U0_CORE/U64/B (NOR21XL)                                         0.00 &     4.43 r
  U0_CORE/U64/Y (NOR21XL)                                         0.19 &     4.63 r
  U0_CORE/U63/A (INVX1)                                           0.00 &     4.63 r
  U0_CORE/U63/Y (INVX1)                                           0.23 &     4.86 f
  U0_CORE/U28/A (INVX8)                                           0.00 &     4.87 f
  U0_CORE/U28/Y (INVX8)                                           0.31 &     5.17 r
  U3/A (BUFX12)                                                   0.01 &     5.18 r
  U3/Y (BUFX12)                                                   0.32 &     5.50 r
  U0_CODE_0_/PGM (ATO0008KX8MX180LBX4DA)                          0.03 &     5.52 r
  data arrival time                                                          5.52

  clock TCLK (fall edge)                                         25.00      25.00
  clock source latency                                            0.00      25.00
  GPIO3 (inout)                                                   0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                    0.13 &    25.13 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                     0.91 &    26.03 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                0.09 &    26.12 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.19 &    26.31 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &    26.31 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.26 &    26.56 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &    26.56 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.04 &    26.60 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &    26.60 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.03 &    26.63 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &    26.63 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.07 &    26.70 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &    26.70 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.06 &    26.76 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &    26.76 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.08 &    26.84 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &    26.84 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.09 &    26.92 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &    26.92 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.07 &    26.99 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &    26.99 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.07 &    27.06 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &    27.07 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.06 &    27.13 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                              0.00 &    27.13 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                              0.06 &    27.19 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                              0.00 &    27.19 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                              0.08 &    27.27 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                0.00 &    27.28 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                0.10 &    27.38 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                  0.00 &    27.38 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                  0.07 &    27.45 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                0.00 &    27.45 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                0.08 &    27.53 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                  0.00 &    27.53 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                  0.08 &    27.61 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                  0.00 &    27.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                  0.11 &    27.72 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                0.00 &    27.73 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                0.13 &    27.86 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/A (CKINVX2)                       0.00 &    27.86 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/Y (CKINVX2)                       0.10 &    27.96 f
  U0_CORE/u0_ictlr/cs_n_reg/XC (SDFFNQXL)                         0.00 &    27.96 f
  clock reconvergence pessimism                                   0.00      27.96
  clock uncertainty                                              -0.30      27.66
  U0_CORE/u0_ictlr/cs_n_reg/Q (SDFFNQXL)                          0.82 &    28.48 r
  U0_CORE/u0_ictlr/U1040/A (INVX1)                                0.01 &    28.49 r
  U0_CORE/u0_ictlr/U1040/Y (INVX1)                                0.43 &    28.92 f
  U0_CORE/U465/A (OR2X2)                                          0.00 &    28.92 f
  U0_CORE/U465/Y (OR2X2)                                          0.48 &    29.40 f
  U0_CODE_0_/CSB (ATO0008KX8MX180LBX4DA)                          0.03 &    29.43 f
  data check setup time                                          -7.97      21.46
  data required time                                                        21.46
  --------------------------------------------------------------------------------------
  data required time                                                        21.46
  data arrival time                                                         -5.52
  --------------------------------------------------------------------------------------
  slack (MET)                                                               15.94


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:34 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/c_buf_reg_14__0_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/c_buf_reg_14__1_
               (rising edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: min

  Point                                                                      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                     0.00       0.00
  clock source latency                                                       0.00       0.00
  GPIO3 (inout)                                                              0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                               0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                          -0.01 &     2.01 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                            0.16 &     2.17 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                           0.00 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                          0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                          0.00 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                          0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                          0.00 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                          0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                          0.00 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                          0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                          0.00 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                          0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                       0.00 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                       0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                         0.00 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                         0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                       0.00 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                       0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                       0.00 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                       0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                            0.00 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                            0.05 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                         0.00 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                         0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                             0.00 &     3.06 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                             0.06 &     3.13 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                             0.00 &     3.13 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                             0.08 &     3.21 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                            0.00 &     3.21 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                            0.08 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/A (CKINVX2)                                0.00 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/Y (CKINVX2)                                0.11 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/A (CKBUFX1)               0.00 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/Y (CKBUFX1)               0.08 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/A (CKBUFX1)         0.00 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/Y (CKBUFX1)         0.07 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/A (CKBUFX1)         0.00 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/Y (CKBUFX1)         0.08 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/A (CKBUFX1)         0.00 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/Y (CKBUFX1)         0.08 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/A (CKBUFX1)         0.00 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/Y (CKBUFX1)         0.08 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/CK (CLKDLXL)                 0.00 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK (CLKDLXL)                0.24 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/A (CKINVX2)                                0.00 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/Y (CKINVX2)                                0.04 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/A (INVX2)                                0.00 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/Y (INVX2)                                0.10 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_69_0/A (CKBUFX1)                                 0.00 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_69_0/Y (CKBUFX1)                                 0.09 &     4.27 r
  U0_CORE/u0_ictlr/c_buf_reg_14__0_/C (SDFFQX1)                              0.00 &     4.27 r
  U0_CORE/u0_ictlr/c_buf_reg_14__0_/Q (SDFFQX1)                              0.29 &     4.55 r
  U0_CORE/u0_ictlr/c_buf_reg_14__1_/SIN (SDFFQX1)                            0.00 &     4.55 r
  data arrival time                                                                     4.55

  clock TCLK (rise edge)                                                     0.00       0.00
  clock source latency                                                       0.00       0.00
  GPIO3 (inout)                                                              0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                               0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                          -0.01 &     2.01 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                            0.16 &     2.17 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                           0.00 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                          0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                          0.00 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                          0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                          0.00 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                          0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                          0.00 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                          0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                          0.00 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                          0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                       0.00 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                       0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                         0.00 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                         0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                       0.00 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                       0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                       0.00 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                       0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                            0.00 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                            0.05 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                         0.00 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                         0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                             0.00 &     3.06 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                             0.06 &     3.13 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                             0.00 &     3.13 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                             0.08 &     3.21 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                            0.00 &     3.21 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                            0.08 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/A (CKINVX2)                                0.00 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/Y (CKINVX2)                                0.11 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/A (CKBUFX1)               0.00 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/Y (CKBUFX1)               0.08 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/A (CKBUFX1)         0.00 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/Y (CKBUFX1)         0.07 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/A (CKBUFX1)         0.00 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/Y (CKBUFX1)         0.08 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/A (CKBUFX1)         0.00 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/Y (CKBUFX1)         0.08 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/A (CKBUFX1)         0.00 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/Y (CKBUFX1)         0.08 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/CK (CLKDLXL)                 0.00 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK (CLKDLXL)                0.24 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/A (CKINVX2)                                0.00 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/Y (CKINVX2)                                0.04 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/A (INVX2)                                0.00 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/Y (INVX2)                                0.10 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_47_0/A (CKBUFX1)                                 0.00 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_47_0/Y (CKBUFX1)                                 0.09 &     4.26 r
  U0_CORE/u0_ictlr/eco_cell_175_0/A (CKBUFX1)                                0.00 &     4.27 r
  U0_CORE/u0_ictlr/eco_cell_175_0/Y (CKBUFX1)                                0.07 &     4.34 r
  U0_CORE/u0_ictlr/c_buf_reg_14__1_/C (SDFFQX1)                              0.00 &     4.34 r
  clock reconvergence pessimism                                              0.00       4.34
  clock uncertainty                                                          0.30       4.64
  library hold time                                                         -0.08       4.55
  data required time                                                                    4.55
  -------------------------------------------------------------------------------------------------
  data required time                                                                    4.55
  data arrival time                                                                    -4.55
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.00


****************************************
Report : clock timing
	-type summary
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:34 2023
****************************************

  Clock: TCLK                                                  
----------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      4.82    rp-+

  Minimum setup capture latency:
      U0_CORE/u0_regbank/osc_gate_n_reg_0_/XC                  2.90    fp-+

  Minimum hold launch latency:
      U0_CORE/u0_regbank/osc_gate_n_reg_0_/XC                  2.90    fp-+

  Maximum hold capture latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      4.82    rp-+

  Maximum active transition:
      U0_SRAM/CK                                               0.58    rp-+

  Minimum active transition:
      U0_CODE_0_/CLK                                           0.00    r-+

  Maximum setup skew:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                              rp-+
      U0_SRAM/CK                                               1.83    rp-+

  Maximum hold skew:
      U0_SRAM/CK                                                       rp-+
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      1.83    rp-+
----------------------------------------------------------------------------

1
report_power
Warning: The hierarchical cell 'U0_ANALOG_TOP' is an empty cell (PWR-278)
Warning: Neither event file or switching activity data present for power estimation. The command will propagate switching activity values for power calculation.  (PWR-246)
Information: Running averaged power analysis... (PWR-601)
****************************************
Report : Averaged Power
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.443e-03 6.605e-04 1.092e-07 2.104e-03 (47.23%)  i
register                1.329e-04 3.231e-05 7.586e-07 1.660e-04 ( 3.73%)  
combinational           2.928e-04 3.273e-04 1.842e-06 6.220e-04 (13.96%)  
sequential              2.397e-07    0.0000 6.041e-09 2.457e-07 ( 0.01%)  
memory                  1.975e-04 7.288e-06 6.891e-06 2.116e-04 ( 4.75%)  
io_pad                  3.971e-04 5.512e-05 8.981e-04 1.350e-03 (30.32%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.083e-03   (24.31%)
  Cell Internal Power  = 2.464e-03   (55.32%)
  Cell Leakage Power   = 9.077e-04   (20.38%)
                         ---------
Total Power            = 4.454e-03  (100.00%)

1
set output_list [ get_ports { GPIO4 GPIO5 } ]
{"GPIO4", "GPIO5"}
set input_list [ get_ports { SDA SCL GPIO1 } ]
{"SDA", "SCL", "GPIO1"}
set_output_delay 0 -clock TCLK $output_list
1
set_input_delay  5 -clock TCLK $input_list
1
foreach_in_collection pp $output_list {
      report_timing -nosplit -delay max -path end -to $pp
      report_timing -nosplit -delay min -path end -to $pp
   }
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO4 (inout)                      11.62 f        49.70         0.00    38.08

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO4 (inout)                       5.68 f         0.30         0.00     5.38

****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO5 (inout)                      11.68 f        49.70         0.00    38.02

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO5 (inout)                       5.67 f         0.30         0.00     5.37

foreach_in_collection pp $input_list {
      puts [ get_object_name $pp ]
      report_timing -nosplit -delay max -path end -from $pp
      report_timing -nosplit -delay min -path end -from $pp
   }
SDA
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/rxd0_ff1_reg/D (SDFFQX1)     9.02 r    53.34     0.00    44.31

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_i2c/write_data_r_reg/SIN (SDFFQX1)     6.13 f     3.91     0.00     2.22

SCL
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:37 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg/SIN (SDFFNQX1)     7.00 r    27.52     0.00    20.52

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_0_/D (SDFFQX1)     6.39 f     3.90     0.00     2.50

GPIO1
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_ictlr/ck_n_reg_1_/SMC (SDFFNQXL)     9.69 r    27.44     0.00    17.75

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_2_/D (SDFFQX1)     6.47 f     3.86     0.00     2.62

report_timing -nosplit -delay max -path full_clock_ex -input
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/pgm_p_reg
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CODE_0_ (falling edge-triggered data to data check clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                           Incr       Path
  --------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                          0.00       0.00
  clock source latency                                            0.00       0.00
  GPIO3 (inout)                                                   0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                    0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                     1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                               -0.01 &     2.01 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.16 &     2.17 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.05 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                              0.00 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                              0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                  0.00 &     3.06 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                  0.06 &     3.13 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                  0.00 &     3.13 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                  0.08 &     3.20 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                0.00 &     3.21 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                0.08 &     3.29 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                             0.00 &     3.29 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                             0.05 &     3.34 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                           0.00 &     3.34 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                           0.09 &     3.43 r
  U0_CORE/CTS_CLK_CTO_delay1611/A (BUFX3)                         0.00 &     3.43 r
  U0_CORE/CTS_CLK_CTO_delay1611/Y (BUFX3)                         0.08 &     3.52 r
  U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/CK (CLKDLX2)          0.00 &     3.52 r
  U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/ECK (CLKDLX2)         0.24 &     3.76 r
  U0_CORE/u0_ictlr/pgm_p_reg/C (SDFFQX1)                          0.00 &     3.76 r
  U0_CORE/u0_ictlr/pgm_p_reg/Q (SDFFQX1)                          0.67 &     4.43 r
  U0_CORE/U64/B (NOR21XL)                                         0.00 &     4.43 r
  U0_CORE/U64/Y (NOR21XL)                                         0.19 &     4.63 r
  U0_CORE/U63/A (INVX1)                                           0.00 &     4.63 r
  U0_CORE/U63/Y (INVX1)                                           0.23 &     4.86 f
  U0_CORE/U28/A (INVX8)                                           0.00 &     4.87 f
  U0_CORE/U28/Y (INVX8)                                           0.31 &     5.17 r
  U3/A (BUFX12)                                                   0.01 &     5.18 r
  U3/Y (BUFX12)                                                   0.32 &     5.50 r
  U0_CODE_0_/PGM (ATO0008KX8MX180LBX4DA)                          0.03 &     5.52 r
  data arrival time                                                          5.52

  clock TCLK (fall edge)                                         25.00      25.00
  clock source latency                                            0.00      25.00
  GPIO3 (inout)                                                   0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                    0.13 &    25.13 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                     0.91 &    26.03 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                0.09 &    26.12 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.19 &    26.31 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &    26.31 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.26 &    26.56 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &    26.56 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.04 &    26.60 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &    26.60 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.03 &    26.63 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &    26.63 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.07 &    26.70 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &    26.70 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.06 &    26.76 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &    26.76 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.08 &    26.84 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &    26.84 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.09 &    26.92 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &    26.92 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.07 &    26.99 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &    26.99 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.07 &    27.06 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &    27.07 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.06 &    27.13 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                              0.00 &    27.13 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                              0.06 &    27.19 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                              0.00 &    27.19 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                              0.08 &    27.27 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                0.00 &    27.28 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                0.10 &    27.38 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                  0.00 &    27.38 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                  0.07 &    27.45 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                0.00 &    27.45 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                0.08 &    27.53 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                  0.00 &    27.53 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                  0.08 &    27.61 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                  0.00 &    27.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                  0.11 &    27.72 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                0.00 &    27.73 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                0.13 &    27.86 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/A (CKINVX2)                       0.00 &    27.86 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/Y (CKINVX2)                       0.10 &    27.96 f
  U0_CORE/u0_ictlr/cs_n_reg/XC (SDFFNQXL)                         0.00 &    27.96 f
  clock reconvergence pessimism                                   0.00      27.96
  clock uncertainty                                              -0.30      27.66
  U0_CORE/u0_ictlr/cs_n_reg/Q (SDFFNQXL)                          0.82 &    28.48 r
  U0_CORE/u0_ictlr/U1040/A (INVX1)                                0.01 &    28.49 r
  U0_CORE/u0_ictlr/U1040/Y (INVX1)                                0.43 &    28.92 f
  U0_CORE/U465/A (OR2X2)                                          0.00 &    28.92 f
  U0_CORE/U465/Y (OR2X2)                                          0.48 &    29.40 f
  U0_CODE_0_/CSB (ATO0008KX8MX180LBX4DA)                          0.03 &    29.43 f
  data check setup time                                          -7.97      21.46
  data required time                                                        21.46
  --------------------------------------------------------------------------------------
  data required time                                                        21.46
  data arrival time                                                         -5.52
  --------------------------------------------------------------------------------------
  slack (MET)                                                               15.94


1
report_timing -nosplit -delay min -path full_clock_ex -input
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/c_buf_reg_14__0_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/c_buf_reg_14__1_
               (rising edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: min

  Point                                                                      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                     0.00       0.00
  clock source latency                                                       0.00       0.00
  GPIO3 (inout)                                                              0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                               0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                          -0.01 &     2.01 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                            0.16 &     2.17 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                           0.00 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                          0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                          0.00 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                          0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                          0.00 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                          0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                          0.00 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                          0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                          0.00 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                          0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                       0.00 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                       0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                         0.00 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                         0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                       0.00 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                       0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                       0.00 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                       0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                            0.00 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                            0.05 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                         0.00 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                         0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                             0.00 &     3.06 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                             0.06 &     3.13 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                             0.00 &     3.13 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                             0.08 &     3.21 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                            0.00 &     3.21 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                            0.08 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/A (CKINVX2)                                0.00 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/Y (CKINVX2)                                0.11 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/A (CKBUFX1)               0.00 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/Y (CKBUFX1)               0.08 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/A (CKBUFX1)         0.00 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/Y (CKBUFX1)         0.07 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/A (CKBUFX1)         0.00 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/Y (CKBUFX1)         0.08 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/A (CKBUFX1)         0.00 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/Y (CKBUFX1)         0.08 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/A (CKBUFX1)         0.00 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/Y (CKBUFX1)         0.08 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/CK (CLKDLXL)                 0.00 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK (CLKDLXL)                0.24 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/A (CKINVX2)                                0.00 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/Y (CKINVX2)                                0.04 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/A (INVX2)                                0.00 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/Y (INVX2)                                0.10 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_69_0/A (CKBUFX1)                                 0.00 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_69_0/Y (CKBUFX1)                                 0.09 &     4.27 r
  U0_CORE/u0_ictlr/c_buf_reg_14__0_/C (SDFFQX1)                              0.00 &     4.27 r
  U0_CORE/u0_ictlr/c_buf_reg_14__0_/Q (SDFFQX1)                              0.29 &     4.55 r
  U0_CORE/u0_ictlr/c_buf_reg_14__1_/SIN (SDFFQX1)                            0.00 &     4.55 r
  data arrival time                                                                     4.55

  clock TCLK (rise edge)                                                     0.00       0.00
  clock source latency                                                       0.00       0.00
  GPIO3 (inout)                                                              0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                               0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                          -0.01 &     2.01 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                            0.16 &     2.17 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                           0.00 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                          0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                          0.00 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                          0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                          0.00 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                          0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                          0.00 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                          0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                          0.00 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                          0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                       0.00 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                       0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                         0.00 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                         0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                       0.00 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                       0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                       0.00 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                       0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                            0.00 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                            0.05 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                         0.00 &     2.99 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                         0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                             0.00 &     3.06 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                             0.06 &     3.13 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                             0.00 &     3.13 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                             0.08 &     3.21 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                            0.00 &     3.21 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                            0.08 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/A (CKINVX2)                                0.00 &     3.29 f
  U0_CORE/u0_ictlr/CKINVX3_G2B5I6/Y (CKINVX2)                                0.11 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/A (CKBUFX1)               0.00 &     3.40 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell/Y (CKBUFX1)               0.08 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/A (CKBUFX1)         0.00 &     3.48 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_149_0/Y (CKBUFX1)         0.07 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/A (CKBUFX1)         0.00 &     3.56 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_183_0/Y (CKBUFX1)         0.08 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/A (CKBUFX1)         0.00 &     3.63 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_241_0/Y (CKBUFX1)         0.08 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/A (CKBUFX1)         0.00 &     3.72 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/eco_cell_215_0/Y (CKBUFX1)         0.08 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/CK (CLKDLXL)                 0.00 &     3.80 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_14_/latch/ECK (CLKDLXL)                0.24 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/A (CKINVX2)                                0.00 &     4.03 r
  U0_CORE/u0_ictlr/INVX8_G3B2I114/Y (CKINVX2)                                0.04 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/A (INVX2)                                0.00 &     4.08 f
  U0_CORE/u0_ictlr/CKINVX4_G3B1I112/Y (INVX2)                                0.10 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_47_0/A (CKBUFX1)                                 0.00 &     4.18 r
  U0_CORE/u0_ictlr/eco_cell_47_0/Y (CKBUFX1)                                 0.09 &     4.26 r
  U0_CORE/u0_ictlr/eco_cell_175_0/A (CKBUFX1)                                0.00 &     4.27 r
  U0_CORE/u0_ictlr/eco_cell_175_0/Y (CKBUFX1)                                0.07 &     4.34 r
  U0_CORE/u0_ictlr/c_buf_reg_14__1_/C (SDFFQX1)                              0.00 &     4.34 r
  clock reconvergence pessimism                                              0.00       4.34
  clock uncertainty                                                          0.30       4.64
  library hold time                                                         -0.08       4.55
  data required time                                                                    4.55
  -------------------------------------------------------------------------------------------------
  data required time                                                                    4.55
  data arrival time                                                                    -4.55
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.00


1
## hold voilation in simulation (20211029)
## don't know why the timing is different between simulation
## add delay to let better margine (+0.10 -> , +0.18 -> respectively)
report_timing -nosplit -delay min -path full_clock_ex -thr U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************


  Startpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_
               (rising edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: min

  Point                                                                              Incr       Path
  ---------------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                             0.00       0.00
  clock source latency                                                               0.00       0.00
  GPIO3 (inout)                                                                      0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                       0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                        1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                                    0.15 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                                  0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                                  0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                                  0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                                  0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                                  0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                               0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                                 0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                               0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                               0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                                    0.05 &     2.99 f
  U0_CORE/INVX6_G2B9I5/Y (INVX4)                                                     0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I2/Y (INVX4)                                                     0.07 &     3.13 f
  U0_CORE/INVX8_G2B7I3/Y (CKINVX4)                                                   0.07 &     3.20 r
  U0_CORE/INVX8_G2B6I10/Y (INVX3)                                                    0.07 &     3.27 f
  U0_CORE/u0_dacmux/CKINVX4_G2B5I18/Y (INVX2)                                        0.08 &     3.35 r
  U0_CORE/u0_dacmux/CTS_CLK_CTO_delay48/Y (CKBUFX8)                                  0.08 &     3.43 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg/latch/ECK (CLKDLX1)         0.20 &     3.63 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/INVX8_G3B2I1/Y (CKINVX2)                     0.04 &     3.67 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/CKINVX4_G3B1I1/Y (INVX2)                     0.11 &     3.78 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_/C (SDFFRQX1)                      0.00 &     3.78 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_1_/Q (SDFFRQX1) <-                   0.30 &     4.08 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_/SIN (SDFFRQX1)                    0.00 &     4.08 f
  data arrival time                                                                             4.08

  clock TCLK (rise edge)                                                             0.00       0.00
  clock source latency                                                               0.00       0.00
  GPIO3 (inout)                                                                      0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                       0.13 &     0.13 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                        1.89 &     2.02 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                                    0.15 &     2.17 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                                  0.25 &     2.42 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                                  0.03 &     2.45 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                                  0.03 &     2.48 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                                  0.07 &     2.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                                  0.08 &     2.62 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                               0.09 &     2.71 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                                 0.08 &     2.79 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                               0.06 &     2.85 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                               0.08 &     2.94 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                                    0.05 &     2.99 f
  U0_CORE/INVX6_G2B9I5/Y (INVX4)                                                     0.08 &     3.06 r
  U0_CORE/INVX6_G2B8I2/Y (INVX4)                                                     0.07 &     3.13 f
  U0_CORE/INVX8_G2B7I3/Y (CKINVX4)                                                   0.07 &     3.20 r
  U0_CORE/INVX8_G2B6I10/Y (INVX3)                                                    0.07 &     3.27 f
  U0_CORE/u0_dacmux/CKINVX4_G2B5I18/Y (INVX2)                                        0.08 &     3.35 r
  U0_CORE/u0_dacmux/CTS_CLK_CTO_delay48/Y (CKBUFX8)                                  0.08 &     3.43 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/clk_gate_mem_reg/latch/ECK (CLKDLX1)         0.20 &     3.63 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/INVX8_G3B2I1/Y (CKINVX2)                     0.04 &     3.67 f
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/CKINVX4_G3B1I1/Y (INVX2)                     0.11 &     3.78 r
  U0_CORE/u0_dacmux/u0_dac2sar/u0_dac1v/mem_reg_2_/C (SDFFRQX1)                      0.00 &     3.78 r
  clock reconvergence pessimism                                                      0.00       3.78
  clock uncertainty                                                                  0.30       4.08
  library hold time                                                                 -0.14       3.93
  data required time                                                                            3.93
  ---------------------------------------------------------------------------------------------------------
  data required time                                                                            3.93
  data arrival time                                                                            -4.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.15


1
report_timing -nosplit -delay min -path full_clock_ex -thr U0_CORE/u0_regbank/osc_gate_n_reg*
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:51:38 2023
****************************************


  Startpoint: U0_CORE/u0_regbank/osc_gate_n_reg_2_
               (falling edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_regbank/osc_gate_n_reg_3_
               (falling edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: min

  Point                                                          Incr       Path
  -------------------------------------------------------------------------------------
  clock TCLK (fall edge)                                        25.00      25.00
  clock source latency                                           0.00      25.00
  GPIO3 (inout)                                                  0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                   0.13 &    25.13 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                    0.91 &    26.03 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                0.27 &    26.31 f
  U0_CORE/CTS_CLK_CTO_delay7/Y (BUFX1)                           0.11 &    26.42 f
  U0_CORE/CTS_CLK_CTO_delay45/Y (BUFX30)                         0.10 &    26.52 f
  U0_CORE/CTS_CLK_CTO_delay26/Y (BUFX1)                          0.09 &    26.61 f
  U0_CORE/CTS_CLK_CTO_delay23/Y (BUFX36)                         0.11 &    26.72 f
  U0_CORE/CTS_CLK_CTO_delay4/Y (CKBUFX1)                         0.10 &    26.82 f
  U0_CORE/CTS_CLK_CTO_delay3/Y (CKBUFX36)                        0.11 &    26.92 f
  U0_CORE/CTS_CLK_CTO_delay2/Y (CKBUFX2)                         0.10 &    27.02 f
  U0_CORE/CTS_CLK_CTO_delay1/Y (CKBUFX36)                        0.10 &    27.13 f
  U0_CORE/u0_regbank/CKINVX36_G1B17I1/Y (CKINVX36)               0.21 &    27.33 r
  U0_CORE/u0_regbank/CKINVX30_G1B15I1/Y (CKINVX2)                0.08 &    27.41 f
  U0_CORE/u0_regbank/CKINVX36_G1B13I1/Y (INVX8)                  0.03 &    27.45 r
  U0_CORE/u0_regbank/CKINVX36_G1B11I1/Y (CKINVX2)                0.07 &    27.52 f
  U0_CORE/u0_regbank/CKINVX36_G1B9I1/Y (INVX8)                   0.03 &    27.55 r
  U0_CORE/u0_regbank/CKINVX36_G1B7I1/Y (CKINVX2)                 0.07 &    27.63 f
  U0_CORE/u0_regbank/CKINVX36_G1B5I1/Y (INVX8)                   0.04 &    27.67 r
  U0_CORE/u0_regbank/CKINVX36_G1B3I1/Y (CKINVX2)                 0.05 &    27.72 f
  U0_CORE/u0_regbank/CKINVX36_G1B2I1/Y (CKINVX2)                 0.09 &    27.81 r
  U0_CORE/u0_regbank/CKINVX2_G1B1I1/Y (INVX2)                    0.09 &    27.90 f
  U0_CORE/u0_regbank/osc_gate_n_reg_2_/XC (SDFFNRQX1)            0.00 &    27.90 f
  U0_CORE/u0_regbank/osc_gate_n_reg_2_/Q (SDFFNRQX1) <-          0.33 &    28.23 r
  U0_CORE/u0_regbank/osc_gate_n_reg_3_/D (SDFFNRQX1) <-          0.00 &    28.23 r
  data arrival time                                                        28.23

  clock TCLK (fall edge)                                        25.00      25.00
  clock source latency                                           0.00      25.00
  GPIO3 (inout)                                                  0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                   0.13 &    25.13 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                    0.91 &    26.03 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                0.27 &    26.31 f
  U0_CORE/CTS_CLK_CTO_delay7/Y (BUFX1)                           0.11 &    26.42 f
  U0_CORE/CTS_CLK_CTO_delay45/Y (BUFX30)                         0.10 &    26.52 f
  U0_CORE/CTS_CLK_CTO_delay26/Y (BUFX1)                          0.09 &    26.61 f
  U0_CORE/CTS_CLK_CTO_delay23/Y (BUFX36)                         0.11 &    26.72 f
  U0_CORE/CTS_CLK_CTO_delay4/Y (CKBUFX1)                         0.10 &    26.82 f
  U0_CORE/CTS_CLK_CTO_delay3/Y (CKBUFX36)                        0.11 &    26.92 f
  U0_CORE/CTS_CLK_CTO_delay2/Y (CKBUFX2)                         0.10 &    27.02 f
  U0_CORE/CTS_CLK_CTO_delay1/Y (CKBUFX36)                        0.10 &    27.13 f
  U0_CORE/u0_regbank/CKINVX36_G1B17I1/Y (CKINVX36)               0.21 &    27.33 r
  U0_CORE/u0_regbank/CKINVX30_G1B15I1/Y (CKINVX2)                0.08 &    27.41 f
  U0_CORE/u0_regbank/CKINVX36_G1B13I1/Y (INVX8)                  0.03 &    27.45 r
  U0_CORE/u0_regbank/CKINVX36_G1B11I1/Y (CKINVX2)                0.07 &    27.52 f
  U0_CORE/u0_regbank/CKINVX36_G1B9I1/Y (INVX8)                   0.03 &    27.55 r
  U0_CORE/u0_regbank/CKINVX36_G1B7I1/Y (CKINVX2)                 0.07 &    27.63 f
  U0_CORE/u0_regbank/CKINVX36_G1B5I1/Y (INVX8)                   0.04 &    27.67 r
  U0_CORE/u0_regbank/CKINVX36_G1B3I1/Y (CKINVX2)                 0.05 &    27.72 f
  U0_CORE/u0_regbank/CKINVX36_G1B2I1/Y (CKINVX2)                 0.09 &    27.81 r
  U0_CORE/u0_regbank/CKINVX2_G1B1I1/Y (INVX2)                    0.09 &    27.90 f
  U0_CORE/u0_regbank/osc_gate_n_reg_3_/XC (SDFFNRQX1)            0.00 &    27.90 f
  clock reconvergence pessimism                                  0.00      27.90
  clock uncertainty                                              0.30      28.20
  library hold time                                              0.02      28.22
  data required time                                                       28.22
  -------------------------------------------------------------------------------------
  data required time                                                       28.22
  data arrival time                                                       -28.23
  -------------------------------------------------------------------------------------
  slack (MET)                                                               0.01


1
quit
Information: Defining new variable 'set_net'. (CMD-041)
Information: Defining new variable 'pp'. (CMD-041)
Information: Defining new variable 'set_spf'. (CMD-041)
Information: Defining new variable 'output_list'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'set_top'. (CMD-041)
Information: Defining new variable 'PJ_PATH'. (CMD-041)
Information: Defining new variable 'input_list'. (CMD-041)

Timing updates: 5 (5 implicit, 0 explicit) (2 incremental, 2 full, 1 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 709.22 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 28 seconds
Diagnostics summary: 1 error, 589 warnings, 18 informationals

Thank you for using pt_shell!
