{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 17:16:37 2013 " "Info: Processing started: Sat Jun 29 17:16:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "TMTC_FPGA EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"TMTC_FPGA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Info: Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Info: Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 64 " "Warning: No exact pin location assignment(s) for 24 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[17\] " "Info: Pin CPCI_AD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[17] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[16\] " "Info: Pin CPCI_AD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[16] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[15\] " "Info: Pin CPCI_AD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[15] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[14\] " "Info: Pin CPCI_AD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[14] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[13\] " "Info: Pin CPCI_AD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[13] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[12\] " "Info: Pin CPCI_AD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[12] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[11\] " "Info: Pin CPCI_AD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[11] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[10\] " "Info: Pin CPCI_AD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[10] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[9\] " "Info: Pin CPCI_AD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[9] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPCI_AD\[8\] " "Info: Pin CPCI_AD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_AD[8] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TXEN2 " "Info: Pin TXEN2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { TXEN2 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1704 3848 4024 1720 "TXEN2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXEN2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TXEN3 " "Info: Pin TXEN3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { TXEN3 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1776 3848 4024 1792 "TXEN3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXEN3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXEN2 " "Info: Pin RXEN2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { RXEN2 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1704 4136 4312 1720 "RXEN2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXEN2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXEN3 " "Info: Pin RXEN3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { RXEN3 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1776 4112 4288 1792 "RXEN3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXEN3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[9\] " "Info: Pin usedw\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[9] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[8\] " "Info: Pin usedw\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[8] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[7\] " "Info: Pin usedw\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[7] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[6\] " "Info: Pin usedw\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[6] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[5\] " "Info: Pin usedw\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[5] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[4\] " "Info: Pin usedw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[4] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[3\] " "Info: Pin usedw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[3] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[2\] " "Info: Pin usedw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[2] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[1\] " "Info: Pin usedw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[1] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[0\] " "Info: Pin usedw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { usedw[0] } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1392 2880 3056 1408 "usedw\[9..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 212 (CLK10, LVDSCLK5n, Input)) " "Info: Automatically promoted node clk (placed in PIN 212 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_auto_signaltap_0_clk_signaltap_lcell " "Info: Destination node altera_auto_signaltap_0_clk_signaltap_lcell" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_auto_signaltap_0_clk_signaltap_lcell" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_clk_signaltap_lcell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~28 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~28" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 389 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~28 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 389 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" 739 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DataImmit:inst\|inst25  " "Info: Automatically promoted node DataImmit:inst\|inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "DataImmit.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DataImmit.bdf" { { 512 632 696 592 "inst25" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataImmit:inst|inst25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~442 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 10 14 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 10 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 4 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 2 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 7 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 16 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 19 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 14 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 17 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.736 ns register register " "Info: Estimated most critical path is register to register delay of 8.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DALAY_FIT:inst1\|pcm_clk_signal_vector\[1\] 1 REG LAB_X31_Y18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y18; Fanout = 9; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal_vector\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { DALAY_FIT:inst1|pcm_clk_signal_vector[1] } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.624 ns) 1.610 ns DALAY_FIT:inst1\|pcm_clk_count1~2064 2 COMB LAB_X31_Y21 18 " "Info: 2: + IC(0.986 ns) + CELL(0.624 ns) = 1.610 ns; Loc. = LAB_X31_Y21; Fanout = 18; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_count1~2064'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[1] DALAY_FIT:inst1|pcm_clk_count1~2064 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.596 ns) 2.811 ns DALAY_FIT:inst1\|Add0~196 3 COMB LAB_X31_Y21 2 " "Info: 3: + IC(0.605 ns) + CELL(0.596 ns) = 2.811 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { DALAY_FIT:inst1|pcm_clk_count1~2064 DALAY_FIT:inst1|Add0~196 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.897 ns DALAY_FIT:inst1\|Add0~198 4 COMB LAB_X31_Y21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.897 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~196 DALAY_FIT:inst1|Add0~198 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.983 ns DALAY_FIT:inst1\|Add0~200 5 COMB LAB_X31_Y21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.983 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~200'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~198 DALAY_FIT:inst1|Add0~200 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.069 ns DALAY_FIT:inst1\|Add0~202 6 COMB LAB_X31_Y21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.069 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~200 DALAY_FIT:inst1|Add0~202 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.155 ns DALAY_FIT:inst1\|Add0~204 7 COMB LAB_X31_Y21 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.155 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~202 DALAY_FIT:inst1|Add0~204 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.241 ns DALAY_FIT:inst1\|Add0~206 8 COMB LAB_X31_Y21 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.241 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~204 DALAY_FIT:inst1|Add0~206 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.327 ns DALAY_FIT:inst1\|Add0~208 9 COMB LAB_X31_Y21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.327 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~208'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~206 DALAY_FIT:inst1|Add0~208 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.413 ns DALAY_FIT:inst1\|Add0~210 10 COMB LAB_X31_Y21 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.413 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~208 DALAY_FIT:inst1|Add0~210 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.499 ns DALAY_FIT:inst1\|Add0~212 11 COMB LAB_X31_Y21 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.499 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~212'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~210 DALAY_FIT:inst1|Add0~212 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.585 ns DALAY_FIT:inst1\|Add0~214 12 COMB LAB_X31_Y21 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.585 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~212 DALAY_FIT:inst1|Add0~214 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.671 ns DALAY_FIT:inst1\|Add0~216 13 COMB LAB_X31_Y21 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.671 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~216'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~214 DALAY_FIT:inst1|Add0~216 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.757 ns DALAY_FIT:inst1\|Add0~218 14 COMB LAB_X31_Y21 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.757 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~218'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~216 DALAY_FIT:inst1|Add0~218 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.843 ns DALAY_FIT:inst1\|Add0~220 15 COMB LAB_X31_Y21 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.843 ns; Loc. = LAB_X31_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add0~220'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add0~218 DALAY_FIT:inst1|Add0~220 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.349 ns DALAY_FIT:inst1\|Add0~221 16 COMB LAB_X31_Y21 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 4.349 ns; Loc. = LAB_X31_Y21; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Add0~221'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DALAY_FIT:inst1|Add0~220 DALAY_FIT:inst1|Add0~221 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 5.467 ns DALAY_FIT:inst1\|pcm_clk_count1~2072 17 COMB LAB_X32_Y21 2 " "Info: 17: + IC(0.467 ns) + CELL(0.651 ns) = 5.467 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_count1~2072'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { DALAY_FIT:inst1|Add0~221 DALAY_FIT:inst1|pcm_clk_count1~2072 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.370 ns) 7.007 ns DALAY_FIT:inst1\|pcm_clk_signal~126 18 COMB LAB_X32_Y18 1 " "Info: 18: + IC(1.170 ns) + CELL(0.370 ns) = 7.007 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_signal~126'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { DALAY_FIT:inst1|pcm_clk_count1~2072 DALAY_FIT:inst1|pcm_clk_signal~126 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 7.817 ns DALAY_FIT:inst1\|pcm_clk_signal~127 19 COMB LAB_X32_Y18 1 " "Info: 19: + IC(0.187 ns) + CELL(0.623 ns) = 7.817 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_signal~127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { DALAY_FIT:inst1|pcm_clk_signal~126 DALAY_FIT:inst1|pcm_clk_signal~127 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 8.628 ns DALAY_FIT:inst1\|pcm_clk_signal~130 20 COMB LAB_X32_Y18 1 " "Info: 20: + IC(0.187 ns) + CELL(0.624 ns) = 8.628 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_signal~130'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DALAY_FIT:inst1|pcm_clk_signal~127 DALAY_FIT:inst1|pcm_clk_signal~130 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.736 ns DALAY_FIT:inst1\|pcm_clk_signal 21 REG LAB_X32_Y18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 8.736 ns; Loc. = LAB_X32_Y18; Fanout = 2; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.134 ns ( 58.77 % ) " "Info: Total cell delay = 5.134 ns ( 58.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.602 ns ( 41.23 % ) " "Info: Total interconnect delay = 3.602 ns ( 41.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.736 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[1] DALAY_FIT:inst1|pcm_clk_count1~2064 DALAY_FIT:inst1|Add0~196 DALAY_FIT:inst1|Add0~198 DALAY_FIT:inst1|Add0~200 DALAY_FIT:inst1|Add0~202 DALAY_FIT:inst1|Add0~204 DALAY_FIT:inst1|Add0~206 DALAY_FIT:inst1|Add0~208 DALAY_FIT:inst1|Add0~210 DALAY_FIT:inst1|Add0~212 DALAY_FIT:inst1|Add0~214 DALAY_FIT:inst1|Add0~216 DALAY_FIT:inst1|Add0~218 DALAY_FIT:inst1|Add0~220 DALAY_FIT:inst1|Add0~221 DALAY_FIT:inst1|pcm_clk_count1~2072 DALAY_FIT:inst1|pcm_clk_signal~126 DALAY_FIT:inst1|pcm_clk_signal~127 DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[15\] 0 " "Info: Pin \"CPCI_Data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[14\] 0 " "Info: Pin \"CPCI_Data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[13\] 0 " "Info: Pin \"CPCI_Data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[12\] 0 " "Info: Pin \"CPCI_Data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[11\] 0 " "Info: Pin \"CPCI_Data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[10\] 0 " "Info: Pin \"CPCI_Data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[9\] 0 " "Info: Pin \"CPCI_Data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[8\] 0 " "Info: Pin \"CPCI_Data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[7\] 0 " "Info: Pin \"CPCI_Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[6\] 0 " "Info: Pin \"CPCI_Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[5\] 0 " "Info: Pin \"CPCI_Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[4\] 0 " "Info: Pin \"CPCI_Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[3\] 0 " "Info: Pin \"CPCI_Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[2\] 0 " "Info: Pin \"CPCI_Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[1\] 0 " "Info: Pin \"CPCI_Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPCI_Data\[0\] 0 " "Info: Pin \"CPCI_Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready 0 " "Info: Pin \"ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TXEN1 0 " "Info: Pin \"TXEN1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TXEN2 0 " "Info: Pin \"TXEN2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TXEN3 0 " "Info: Pin \"TXEN3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RXEN1 0 " "Info: Pin \"RXEN1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RXEN2 0 " "Info: Pin \"RXEN2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RXEN3 0 " "Info: Pin \"RXEN3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "int 0 " "Info: Pin \"int\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcm_clk_delay 0 " "Info: Pin \"pcm_clk_delay\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcm_gate_delay 0 " "Info: Pin \"pcm_gate_delay\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcm_out 0 " "Info: Pin \"pcm_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Permit 0 " "Info: Pin \"Permit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[9\] 0 " "Info: Pin \"usedw\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[8\] 0 " "Info: Pin \"usedw\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[7\] 0 " "Info: Pin \"usedw\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[6\] 0 " "Info: Pin \"usedw\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[5\] 0 " "Info: Pin \"usedw\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[4\] 0 " "Info: Pin \"usedw\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[3\] 0 " "Info: Pin \"usedw\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[2\] 0 " "Info: Pin \"usedw\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[1\] 0 " "Info: Pin \"usedw\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[0\] 0 " "Info: Pin \"usedw\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TXEN1 GND " "Info: Pin TXEN1 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { TXEN1 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TXEN1" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1624 3848 4024 1640 "TXEN1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXEN1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TXEN2 GND " "Info: Pin TXEN2 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { TXEN2 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1704 3848 4024 1720 "TXEN2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXEN2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TXEN3 GND " "Info: Pin TXEN3 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { TXEN3 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1776 3848 4024 1792 "TXEN3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXEN3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXEN1 GND " "Info: Pin RXEN1 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { RXEN1 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "RXEN1" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1624 4112 4288 1640 "RXEN1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXEN1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXEN2 GND " "Info: Pin RXEN2 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { RXEN2 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1704 4136 4312 1720 "RXEN2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXEN2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RXEN3 GND " "Info: Pin RXEN3 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { RXEN3 } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1776 4112 4288 1792 "RXEN3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXEN3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info: Following pins have the same output enable: CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[14] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[14\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[12] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[12\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[10] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[10\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[8] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[8\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[6\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[4\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[2\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[0\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[15] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[15\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[13] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[13\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[11] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[11\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[9] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[9\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[7] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[7\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[5\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[3\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPCI_Data\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin CPCI_Data\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CPCI_Data[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[1\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1904 1616 1799 1920 "CPCI_Data\[15..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 17:16:49 2013 " "Info: Processing ended: Sat Jun 29 17:16:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
