
15. Printing statistics.

=== rr_13x13_4 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_4                          1
     NR_4_9                          1
     NR_9_4                          1
     NR_9_9                          1
     customAdder13_0                 1
     customAdder22_8                 1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_9_9 is unknown!
   Area for cell type \NR_4_9 is unknown!
   Area for cell type \NR_9_4 is unknown!
   Area for cell type \customAdder22_8 is unknown!
   Area for cell type \customAdder13_0 is unknown!

=== multiplier16bit_48 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_3                         1
     NR_3_13                         1
     NR_3_3                          1
     customAdder16_0                 1
     customAdder19_2                 1
     rr_13x13_4                      1

   Area for cell type \NR_3_13 is unknown!
   Area for cell type \NR_13_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder19_2 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \rr_13x13_4 is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder22_8 ===

   Number of wires:                  3
   Number of wire bits:             59
   Number of public wires:           3
   Number of public wire bits:      59
   Number of ports:                  3
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder22bit      1

   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder19_2 ===

   Number of wires:                  3
   Number of wire bits:             56
   Number of public wires:           3
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder19bit      1

   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder22bit ===

   Number of wires:                119
   Number of wire bits:            183
   Number of public wires:         119
   Number of public wire bits:     183
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     BitwisePG                      22
     BlackCell                      15
     GrayCell                       21
     XorGate                        21

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_9_4 ===

   Number of wires:                 14
   Number of wire bits:             49
   Number of public wires:          14
   Number of public wire bits:      49
   Number of ports:                 14
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2x2_ASAP7_75t_R             36

   Chip area for module '\U_SP_9_4': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_4 ===

   Number of wires:                 61
   Number of wire bits:             84
   Number of public wires:          61
   Number of public wire bits:      84
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_9_4                          1
     U_SP_9_4                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_9_4 is unknown!
   Area for cell type \U_SP_9_4 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_11_11 ===

   Number of wires:                 58
   Number of wire bits:             89
   Number of public wires:          58
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      11
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_11_11': 12.947040
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_13_3 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_13_3': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_3 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_13_3                         1
     U_SP_13_3                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_13_3 is unknown!
   Area for cell type \U_SP_13_3 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_13 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_3_13                         1
     U_SP_3_13                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_3_13 is unknown!
   Area for cell type \U_SP_3_13 is unknown!

=== DT_9_4 ===

   Number of wires:                 28
   Number of wire bits:             73
   Number of public wires:          28
   Number of public wire bits:      73
   Number of ports:                 14
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     FullAdder                      13
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_3_13 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_3_13': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_9 ===

   Number of wires:                 14
   Number of wire bits:             49
   Number of public wires:          14
   Number of public wire bits:      49
   Number of ports:                 14
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2x2_ASAP7_75t_R             36

   Chip area for module '\U_SP_4_9': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_9 ===

   Number of wires:                 61
   Number of wire bits:             84
   Number of public wires:          61
   Number of public wire bits:      84
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_4_9                          1
     U_SP_4_9                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_4_9 is unknown!
   Area for cell type \U_SP_4_9 is unknown!

=== DT_13_3 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_9_9 ===

   Number of wires:                 19
   Number of wire bits:             99
   Number of public wires:          19
   Number of public wire bits:      99
   Number of ports:                 19
   Number of port bits:             99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     AND2x2_ASAP7_75t_R             81

   Chip area for module '\U_SP_9_9': 7.085880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_9 ===

   Number of wires:                116
   Number of wire bits:            149
   Number of public wires:         116
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_16_16                        1
     DT_9_9                          1
     U_SP_9_9                        1

   Area for cell type \BK_16_16 is unknown!
   Area for cell type \DT_9_9 is unknown!
   Area for cell type \U_SP_9_9 is unknown!

=== DT_3_13 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_16_16 ===

   Number of wires:                 86
   Number of wire bits:            132
   Number of public wires:          86
   Number of public wire bits:     132
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               8
     HalfAdder                      16
     INVx1_ASAP7_75t_R              19
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            7
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            7

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_16_16': 17.248140
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_4 ===

   Number of wires:                  9
   Number of wire bits:             24
   Number of public wires:           9
   Number of public wire bits:      24
   Number of ports:                  9
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AND2x2_ASAP7_75t_R             16

   Chip area for module '\U_SP_4_4': 1.399680
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_6_6                          1
     DT_4_4                          1
     U_SP_4_4                        1

   Area for cell type \BK_6_6 is unknown!
   Area for cell type \DT_4_4 is unknown!
   Area for cell type \U_SP_4_4 is unknown!

=== DT_4_9 ===

   Number of wires:                 28
   Number of wire bits:             73
   Number of public wires:          28
   Number of public wire bits:      73
   Number of ports:                 14
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     FullAdder                      13
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_9_9 ===

   Number of wires:                103
   Number of wire bits:            198
   Number of public wires:         103
   Number of public wire bits:     198
   Number of ports:                 19
   Number of port bits:            114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     FullAdder                      48
     HalfAdder                       8

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_4_4 ===

   Number of wires:                 13
   Number of wire bits:             33
   Number of public wires:          13
   Number of public wire bits:      33
   Number of ports:                  9
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FullAdder                       3
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_6_6 ===

   Number of wires:                 31
   Number of wire bits:             47
   Number of public wires:          31
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               3
     HalfAdder                       6
     INVx1_ASAP7_75t_R               8
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_6_6': 6.794280
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_48                1
     NR_13_3                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_13_3                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_13_3                     1
     NR_3_13                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_3_13                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_3_13                     1
     NR_3_3                          1
       BK_4_4                        1
         HalfAdder                   4
       DT_3_3                        1
         HalfAdder                   2
       U_SP_3_3                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder19_2                 1
       unsignedBrentKungAdder19bit      1
         BitwisePG                  19
         BlackCell                  12
         GrayCell                   18
         XorGate                    18
     rr_13x13_4                      1
       NR_4_4                        1
         BK_6_6                      1
           HalfAdder                 6
         DT_4_4                      1
           FullAdder                 3
           HalfAdder                 3
         U_SP_4_4                    1
       NR_4_9                        1
         BK_11_11                    1
           HalfAdder                11
         DT_4_9                      1
           FullAdder                13
           HalfAdder                 3
         U_SP_4_9                    1
       NR_9_4                        1
         BK_11_11                    1
           HalfAdder                11
         DT_9_4                      1
           FullAdder                13
           HalfAdder                 3
         U_SP_9_4                    1
       NR_9_9                        1
         BK_16_16                    1
           HalfAdder                16
         DT_9_9                      1
           FullAdder                48
           HalfAdder                 8
         U_SP_9_9                    1
       customAdder13_0               1
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       customAdder22_8               1
         unsignedBrentKungAdder22bit      1
           BitwisePG                22
           BlackCell                15
           GrayCell                 21
           XorGate                  21

   Number of wires:               4054
   Number of wire bits:           5795
   Number of public wires:        4054
   Number of public wire bits:    5795
   Number of ports:               2225
   Number of port bits:           3669
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1553
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       5
     AND2x2_ASAP7_75t_R            304
     AO21x1_ASAP7_75t_R            116
     AO221x1_ASAP7_75t_R             3
     AOI21xp33_ASAP7_75t_R          11
     FAx1_ASAP7_75t_R               97
     HAxp5_ASAP7_75t_R             208
     INVx1_ASAP7_75t_R             629
     NAND2xp33_ASAP7_75t_R          14
     NOR2xp33_ASAP7_75t_R           30
     O2A1O1Ixp33_ASAP7_75t_R        10
     OAI211xp5_ASAP7_75t_R           3
     OAI21xp33_ASAP7_75t_R          12
     OR2x2_ASAP7_75t_R              12
     XNOR2xp5_ASAP7_75t_R           30
     XOR2xp5_ASAP7_75t_R            66

   Chip area for top module '\multiplier16bit_48': 544.417200
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.29e-04   1.64e-04   9.05e-08   2.93e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.29e-04   1.64e-04   9.05e-08   2.93e-04 100.0%
                          44.1%      55.9%       0.0%
Startpoint: A[5] (input port clocked by clk)
Endpoint: P[28] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.53   33.53 ^ A[5] (in)
  36.15   69.69 ^ M4/M2/S0/_13_/Y (AND2x2_ASAP7_75t_R)
  38.93  108.62 v M4/M2/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.66  125.28 ^ M4/M2/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  36.75  162.02 ^ M4/M2/S1/U9/_2_/SN (FAx1_ASAP7_75t_R)
  13.36  175.38 v M4/M2/S1/U9/_4_/Y (INVx1_ASAP7_75t_R)
  28.91  204.29 v M4/M2/S2/U3/_2_/SN (HAxp5_ASAP7_75t_R)
  14.80  219.09 ^ M4/M2/S2/U3/_4_/Y (INVx1_ASAP7_75t_R)
   8.31  227.40 v M4/M2/S2/_34_/Y (INVx1_ASAP7_75t_R)
  25.59  252.99 ^ M4/M2/S2/_38_/Y (OAI21xp33_ASAP7_75t_R)
  27.62  280.61 v M4/M2/S2/_39_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  16.33  296.95 ^ M4/M2/S2/_40_/Y (INVx1_ASAP7_75t_R)
  14.39  311.33 v M4/M2/S2/_67_/CON (HAxp5_ASAP7_75t_R)
  12.49  323.82 ^ M4/M2/S2/_67_/SN (HAxp5_ASAP7_75t_R)
  11.45  335.27 v M4/M2/S2/_69_/Y (INVx1_ASAP7_75t_R)
  28.18  363.45 v M4/adder1/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.59  380.04 ^ M4/adder1/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.56  402.60 ^ M4/adder1/adder_module/uut16/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  421.36 ^ M4/adder1/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  447.46 ^ M4/adder1/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.91  472.37 ^ M4/adder1/adder_module/uut25/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  493.17 ^ M4/adder1/adder_module/uut30/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.06  518.23 ^ M4/adder1/adder_module/uut42/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  535.14 v M4/adder2/adder_module/uut11/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  548.07 ^ M4/adder2/adder_module/uut11/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  563.74 v M4/adder2/adder_module/uut11/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  585.82 v M4/adder2/adder_module/uut27/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.49  609.31 v M4/adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  637.37 v M4/adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  664.76 v M4/adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  688.70 v M4/adder2/adder_module/uut54/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.05  710.75 v M4/adder2/adder_module/uut72/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.48  742.23 v adder2/adder_module/uut6/_2_/SN (HAxp5_ASAP7_75t_R)
  16.82  759.05 ^ adder2/adder_module/uut6/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.70  782.74 ^ adder2/adder_module/uut22/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  801.50 ^ adder2/adder_module/uut29/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  829.87 ^ adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.02  857.89 ^ adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  882.05 ^ adder2/adder_module/uut38/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  902.83 ^ adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.11  940.94 ^ adder2/adder_module/uut63/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  940.94 ^ P[28] (out)
         940.94   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -940.94   data arrival time
---------------------------------------------------------
        9059.06   slack (MET)


