

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Sun Jun  5 23:06:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_46_1_VITIS_LOOP_47_2_VITIS_LOOP_48_3           |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_49_4                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_59_5                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_63_6                                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_71_7                                           |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_75_8_VITIS_LOOP_77_10_VITIS_LOOP_78_11         |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_80_12                                         |        ?|        ?|     3 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_81_13                                       |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_90_14                                          |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_97_15                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_102_16_VITIS_LOOP_103_17_VITIS_LOOP_104_18     |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_105_19                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_112_20_VITIS_LOOP_113_21                       |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_114_22                                        |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_115_23_VITIS_LOOP_116_24_VITIS_LOOP_117_25  |        ?|        ?|        11|          2|          1|      ?|       yes|
        |- VITIS_LOOP_129_26_VITIS_LOOP_130_27_VITIS_LOOP_131_28     |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_132_29                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_140_30                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_144_31                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 2, depth = 11
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 2
  * Pipeline-11: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 188
* Pipeline : 12
  Pipeline-0 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-1 : II = 1, D = 3, States = { 38 39 40 }
  Pipeline-2 : II = 1, D = 3, States = { 53 54 55 }
  Pipeline-3 : II = 1, D = 3, States = { 63 64 65 }
  Pipeline-4 : II = 1, D = 3, States = { 87 88 89 }
  Pipeline-5 : II = 2, D = 11, States = { 104 105 106 107 108 109 110 111 112 113 114 }
  Pipeline-6 : II = 1, D = 3, States = { 124 125 126 }
  Pipeline-7 : II = 1, D = 3, States = { 132 133 134 }
  Pipeline-8 : II = 1, D = 3, States = { 140 141 142 }
  Pipeline-9 : II = 1, D = 1, States = { 148 }
  Pipeline-10 : II = 1, D = 2, States = { 169 170 }
  Pipeline-11 : II = 1, D = 3, States = { 181 182 183 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 41 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 32 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 9 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 56 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 56 54 
54 --> 55 
55 --> 53 
56 --> 57 139 148 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 66 64 
64 --> 65 
65 --> 63 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 91 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 90 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 90 88 
88 --> 89 
89 --> 87 
90 --> 73 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 116 
98 --> 99 
99 --> 100 
100 --> 101 102 
101 --> 102 
102 --> 103 97 
103 --> 104 
104 --> 105 
105 --> 115 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 104 
115 --> 102 
116 --> 117 
117 --> 118 132 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 131 
123 --> 124 
124 --> 127 125 
125 --> 126 
126 --> 124 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 116 
132 --> 135 133 
133 --> 134 
134 --> 132 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 147 140 
140 --> 143 141 
141 --> 142 
142 --> 140 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 
148 --> 149 148 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 173 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 162 
168 --> 172 169 
169 --> 170 
170 --> 171 169 
171 --> 172 
172 --> 167 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 147 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 184 182 
182 --> 183 
183 --> 181 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 147 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 189 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 190 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 191 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 192 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 192 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 193 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 193 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 194 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 194 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 195 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 195 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 196 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 196 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 197 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 197 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 198 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 198 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 199 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 199 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 200 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 200 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 201 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 201 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 202 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 202 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 203 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 203 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 204 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 204 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [conv_combined/main.cpp:31]   --->   Operation 205 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [conv_combined/main.cpp:32]   --->   Operation 206 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%ybuf_V = alloca i32 1" [conv_combined/main.cpp:34]   --->   Operation 207 'alloca' 'ybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%dybuf_V = alloca i32 1" [conv_combined/main.cpp:35]   --->   Operation 208 'alloca' 'dybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:37]   --->   Operation 209 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:38]   --->   Operation 210 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [conv_combined/main.cpp:40]   --->   Operation 211 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [conv_combined/main.cpp:41]   --->   Operation 212 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15"   --->   Operation 213 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_25, i32 0, i32 200, void @empty_34, void @empty_13, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_36, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_39, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_40, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_26, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_32, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_9, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_11, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_8, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_37"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_5, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_4, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_3, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_2, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_1, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_0, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_23, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_38, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_28, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_35, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (2.55ns)   --->   "%sub_ln43 = sub i32 %H_read, i32 %FH_read" [conv_combined/main.cpp:43]   --->   Operation 254 'sub' 'sub_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %sub_ln43" [conv_combined/main.cpp:43]   --->   Operation 255 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (2.55ns)   --->   "%outH = add i32 %sub_ln43, i32 1" [conv_combined/main.cpp:43]   --->   Operation 256 'add' 'outH' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (2.55ns)   --->   "%sub_ln44 = sub i32 %W_read, i32 %FW_read" [conv_combined/main.cpp:44]   --->   Operation 257 'sub' 'sub_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %sub_ln44" [conv_combined/main.cpp:44]   --->   Operation 258 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (2.55ns)   --->   "%outW = add i32 %sub_ln44, i32 1" [conv_combined/main.cpp:44]   --->   Operation 259 'add' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_sgt  i32 %F_read, i32 0" [conv_combined/main.cpp:46]   --->   Operation 260 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %._crit_edge491, void %.lr.ph510" [conv_combined/main.cpp:46]   --->   Operation 261 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 262 'zext' 'cast' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %FH_read"   --->   Operation 263 'zext' 'cast1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 264 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 264 'mul' 'bound' <Predicate = (icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 265 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 265 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%empty = trunc i32 %F_read"   --->   Operation 266 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%cast2 = zext i31 %empty"   --->   Operation 267 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound"   --->   Operation 268 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [5/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 269 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 270 [4/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 270 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 271 [3/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 271 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 272 [2/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 272 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 273 [1/1] (2.47ns)   --->   "%cmp76492 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 273 'icmp' 'cmp76492' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %FH_read" [conv_combined/main.cpp:46]   --->   Operation 274 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %C_read" [conv_combined/main.cpp:46]   --->   Operation 275 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %FW_read"   --->   Operation 276 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 277 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:48]   --->   Operation 278 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [conv_combined/main.cpp:46]   --->   Operation 279 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i95 0, void %.lr.ph510, i95 %add_ln46_1, void %._crit_edge496" [conv_combined/main.cpp:46]   --->   Operation 280 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph510, i31 %select_ln46_2, void %._crit_edge496" [conv_combined/main.cpp:46]   --->   Operation 281 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (4.40ns)   --->   "%add_ln46_1 = add i95 %indvar_flatten21, i95 1" [conv_combined/main.cpp:46]   --->   Operation 282 'add' 'add_ln46_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [2/2] (6.91ns)   --->   "%empty_50 = mul i31 %i, i31 %trunc_ln46_1" [conv_combined/main.cpp:46]   --->   Operation 283 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (3.11ns)   --->   "%icmp_ln46_1 = icmp_eq  i95 %indvar_flatten21, i95 %bound4" [conv_combined/main.cpp:46]   --->   Operation 284 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 285 [1/2] (6.91ns)   --->   "%empty_50 = mul i31 %i, i31 %trunc_ln46_1" [conv_combined/main.cpp:46]   --->   Operation 285 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph510, i64 %select_ln47_4, void %._crit_edge496" [conv_combined/main.cpp:47]   --->   Operation 286 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph510, i32 %select_ln47_3, void %._crit_edge496" [conv_combined/main.cpp:47]   --->   Operation 287 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph510, i32 %add_ln48, void %._crit_edge496" [conv_combined/main.cpp:48]   --->   Operation 288 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %j" [conv_combined/main.cpp:47]   --->   Operation 289 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln47, i31 %empty_50" [conv_combined/main.cpp:47]   --->   Operation 290 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %j" [conv_combined/main.cpp:50]   --->   Operation 291 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_1, void %._crit_edge506.loopexit, void %.lr.ph490" [conv_combined/main.cpp:46]   --->   Operation 292 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %i, i31 1" [conv_combined/main.cpp:46]   --->   Operation 293 'add' 'add_ln46' <Predicate = (!icmp_ln46_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (2.77ns)   --->   "%icmp_ln47 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_combined/main.cpp:47]   --->   Operation 294 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_combined/main.cpp:59]   --->   Operation 295 'partselect' 'trunc_ln4' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i31 %trunc_ln4" [conv_combined/main.cpp:59]   --->   Operation 296 'sext' 'sext_ln59' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln59" [conv_combined/main.cpp:59]   --->   Operation 297 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_11 : Operation 298 [7/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 298 'readreq' 'empty_55' <Predicate = (icmp_ln46_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 299 [2/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln46, i31 %trunc_ln46_1" [conv_combined/main.cpp:46]   --->   Operation 299 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 300 [1/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln46, i31 %trunc_ln46_1" [conv_combined/main.cpp:46]   --->   Operation 300 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 301 [1/1] (0.69ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i32 0, i32 %j" [conv_combined/main.cpp:46]   --->   Operation 301 'select' 'select_ln46' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i31 %p_mid1, i31 %empty_50" [conv_combined/main.cpp:46]   --->   Operation 302 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (0.73ns)   --->   "%select_ln46_2 = select i1 %icmp_ln47, i31 %add_ln46, i31 %i" [conv_combined/main.cpp:46]   --->   Operation 303 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%trunc_ln50_1 = trunc i31 %select_ln46_2" [conv_combined/main.cpp:50]   --->   Operation 304 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln50_1, i5 0" [conv_combined/main.cpp:50]   --->   Operation 305 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%zext_ln47 = zext i10 %tmp_2" [conv_combined/main.cpp:47]   --->   Operation 306 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%select_ln46_3 = select i1 %icmp_ln47, i31 %p_mid1, i31 %tmp" [conv_combined/main.cpp:46]   --->   Operation 307 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%select_ln46_4 = select i1 %icmp_ln47, i10 0, i10 %trunc_ln50" [conv_combined/main.cpp:46]   --->   Operation 308 'select' 'select_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (2.47ns)   --->   "%icmp_ln48_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:48]   --->   Operation 309 'icmp' 'icmp_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.99ns)   --->   "%select_ln46_5 = select i1 %icmp_ln47, i1 %icmp_ln48, i1 %icmp_ln48_1" [conv_combined/main.cpp:46]   --->   Operation 310 'select' 'select_ln46_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %select_ln46, i32 1" [conv_combined/main.cpp:47]   --->   Operation 311 'add' 'add_ln47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%trunc_ln47_1 = trunc i32 %add_ln47" [conv_combined/main.cpp:47]   --->   Operation 312 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp_mid1 = add i31 %trunc_ln47_1, i31 %select_ln46_1" [conv_combined/main.cpp:47]   --->   Operation 313 'add' 'tmp_mid1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln47_1 = select i1 %select_ln46_5, i31 %tmp_mid1, i31 %select_ln46_3" [conv_combined/main.cpp:47]   --->   Operation 314 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%trunc_ln50_2 = trunc i32 %add_ln47" [conv_combined/main.cpp:50]   --->   Operation 315 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%select_ln47_2 = select i1 %select_ln46_5, i10 %trunc_ln50_2, i10 %select_ln46_4" [conv_combined/main.cpp:47]   --->   Operation 316 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%zext_ln50 = zext i10 %select_ln47_2" [conv_combined/main.cpp:50]   --->   Operation 317 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln50 = add i11 %zext_ln47, i11 %zext_ln50" [conv_combined/main.cpp:50]   --->   Operation 318 'add' 'add_ln50' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.69ns)   --->   "%select_ln47_3 = select i1 %select_ln46_5, i32 %add_ln47, i32 %select_ln46" [conv_combined/main.cpp:47]   --->   Operation 319 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 320 [2/2] (6.91ns)   --->   "%mul_ln47 = mul i31 %select_ln47_1, i31 %trunc_ln46" [conv_combined/main.cpp:47]   --->   Operation 320 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 321 [1/2] (6.91ns)   --->   "%mul_ln47 = mul i31 %select_ln47_1, i31 %trunc_ln46" [conv_combined/main.cpp:47]   --->   Operation 321 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%or_ln47 = or i1 %select_ln46_5, i1 %icmp_ln47" [conv_combined/main.cpp:47]   --->   Operation 322 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 323 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %or_ln47, i32 0, i32 %k" [conv_combined/main.cpp:47]   --->   Operation 323 'select' 'select_ln47' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %select_ln47" [conv_combined/main.cpp:48]   --->   Operation 324 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 325 [1/1] (2.52ns)   --->   "%tmp11 = add i31 %trunc_ln48, i31 %mul_ln47" [conv_combined/main.cpp:48]   --->   Operation 325 'add' 'tmp11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 326 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %tmp11, i31 %empty_49" [conv_combined/main.cpp:48]   --->   Operation 326 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 327 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %tmp11, i31 %empty_49" [conv_combined/main.cpp:48]   --->   Operation 327 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.30>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_VITIS_LOOP_48_3_str"   --->   Operation 328 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_2_VITIS_LOOP_48_3_str"   --->   Operation 329 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i11 %add_ln50" [conv_combined/main.cpp:50]   --->   Operation 330 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln50, i2 0" [conv_combined/main.cpp:50]   --->   Operation 331 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i13 %tmp_1" [conv_combined/main.cpp:50]   --->   Operation 332 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (1.67ns)   --->   "%sub_ln50 = sub i30 %zext_ln50_2, i30 %zext_ln50_1" [conv_combined/main.cpp:50]   --->   Operation 333 'sub' 'sub_ln50' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [conv_combined/main.cpp:48]   --->   Operation 334 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_53, i1 0" [conv_combined/main.cpp:48]   --->   Operation 335 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (2.55ns)   --->   "%empty_54 = add i32 %tmp_4, i32 %wt_read" [conv_combined/main.cpp:48]   --->   Operation 336 'add' 'empty_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %cmp76492, void %._crit_edge496, void %.lr.ph495" [conv_combined/main.cpp:49]   --->   Operation 337 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_54, i32 1, i32 31" [conv_combined/main.cpp:49]   --->   Operation 338 'partselect' 'trunc_ln6' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i31 %trunc_ln6" [conv_combined/main.cpp:49]   --->   Operation 339 'sext' 'sext_ln49' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln49" [conv_combined/main.cpp:49]   --->   Operation 340 'getelementptr' 'gmem_addr_2' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i32 %select_ln47" [conv_combined/main.cpp:50]   --->   Operation 341 'trunc' 'trunc_ln50_3' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i12 %trunc_ln50_3" [conv_combined/main.cpp:50]   --->   Operation 342 'zext' 'zext_ln50_3' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (1.81ns)   --->   "%add_ln50_1 = add i30 %sub_ln50, i30 %zext_ln50_3" [conv_combined/main.cpp:50]   --->   Operation 343 'add' 'add_ln50_1' <Predicate = (cmp76492)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i30 %add_ln50_1" [conv_combined/main.cpp:50]   --->   Operation 344 'trunc' 'trunc_ln50_4' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln50_5 = trunc i30 %add_ln50_1" [conv_combined/main.cpp:50]   --->   Operation 345 'trunc' 'trunc_ln50_5' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln50_5, i2 0" [conv_combined/main.cpp:50]   --->   Operation 346 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp76492)> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (1.81ns)   --->   "%sub_ln50_1 = sub i14 %p_shl1_cast, i14 %trunc_ln50_4" [conv_combined/main.cpp:50]   --->   Operation 347 'sub' 'sub_ln50_1' <Predicate = (cmp76492)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 348 [7/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 348 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 349 [6/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 349 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 350 [5/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 350 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 351 [4/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 351 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 352 [3/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 352 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 353 [2/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 353 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 354 [1/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 354 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 355 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [conv_combined/main.cpp:49]   --->   Operation 355 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 2.52>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln49, void %.split63, i31 0, void %.lr.ph495" [conv_combined/main.cpp:49]   --->   Operation 356 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (2.52ns)   --->   "%add_ln49 = add i31 %l, i31 1" [conv_combined/main.cpp:49]   --->   Operation 357 'add' 'add_ln49' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:49]   --->   Operation 358 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 359 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:49]   --->   Operation 360 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 361 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split63, void %._crit_edge496.loopexit" [conv_combined/main.cpp:49]   --->   Operation 362 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = trunc i31 %l" [conv_combined/main.cpp:50]   --->   Operation 363 'trunc' 'trunc_ln50_6' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (1.81ns)   --->   "%add_ln50_2 = add i14 %sub_ln50_1, i14 %trunc_ln50_6" [conv_combined/main.cpp:50]   --->   Operation 364 'add' 'add_ln50_2' <Predicate = (!icmp_ln49)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 365 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:50]   --->   Operation 365 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 366 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [conv_combined/main.cpp:49]   --->   Operation 366 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_30 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i14 %add_ln50_2" [conv_combined/main.cpp:50]   --->   Operation 367 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_30 : Operation 368 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln50_4" [conv_combined/main.cpp:50]   --->   Operation 368 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_30 : Operation 369 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 %gmem_addr_2_read, i14 %wbuf_V_addr" [conv_combined/main.cpp:50]   --->   Operation 369 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_30 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 370 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 31 <SV = 28> <Delay = 5.00>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge496"   --->   Operation 371 'br' 'br_ln0' <Predicate = (cmp76492)> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %select_ln47, i32 1" [conv_combined/main.cpp:48]   --->   Operation 372 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 373 [1/1] (3.52ns)   --->   "%add_ln47_1 = add i64 %indvar_flatten, i64 1" [conv_combined/main.cpp:47]   --->   Operation 373 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 374 [1/1] (1.48ns)   --->   "%select_ln47_4 = select i1 %icmp_ln47, i64 1, i64 %add_ln47_1" [conv_combined/main.cpp:47]   --->   Operation 374 'select' 'select_ln47_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 375 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 7.30>
ST_32 : Operation 376 [6/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 376 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 377 [5/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 377 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 378 [4/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 378 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 379 [3/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 379 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 380 [2/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 380 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 381 [1/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:59]   --->   Operation 381 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 382 [1/1] (1.58ns)   --->   "%br_ln59 = br void" [conv_combined/main.cpp:59]   --->   Operation 382 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 38 <SV = 17> <Delay = 2.52>
ST_38 : Operation 383 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln59, void %.split61, i31 0, void %.lr.ph490" [conv_combined/main.cpp:59]   --->   Operation 383 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 384 [1/1] (2.52ns)   --->   "%add_ln59 = add i31 %i_1, i31 1" [conv_combined/main.cpp:59]   --->   Operation 384 'add' 'add_ln59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 385 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 386 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i31 %i_1, i31 %empty" [conv_combined/main.cpp:59]   --->   Operation 386 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 387 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split61, void %._crit_edge491.loopexit" [conv_combined/main.cpp:59]   --->   Operation 388 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %i_1" [conv_combined/main.cpp:60]   --->   Operation 389 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 390 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:60]   --->   Operation 390 'read' 'gmem_addr_read' <Predicate = (!icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 19> <Delay = 2.32>
ST_40 : Operation 391 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [conv_combined/main.cpp:59]   --->   Operation 391 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_40 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %trunc_ln60" [conv_combined/main.cpp:60]   --->   Operation 392 'zext' 'zext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_40 : Operation 393 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln60" [conv_combined/main.cpp:60]   --->   Operation 393 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_40 : Operation 394 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %gmem_addr_read, i5 %bbuf_V_addr" [conv_combined/main.cpp:60]   --->   Operation 394 'store' 'store_ln60' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_40 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 395 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 6.91>
ST_41 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge491"   --->   Operation 396 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_41 : Operation 397 [2/2] (6.91ns)   --->   "%tmp1 = mul i32 %C_read, i32 %W_read"   --->   Operation 397 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 6.91>
ST_42 : Operation 398 [1/2] (6.91ns)   --->   "%tmp1 = mul i32 %C_read, i32 %W_read"   --->   Operation 398 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 6.91>
ST_43 : Operation 399 [2/2] (6.91ns)   --->   "%mul105 = mul i32 %tmp1, i32 %H_read"   --->   Operation 399 'mul' 'mul105' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 6.91>
ST_44 : Operation 400 [1/2] (6.91ns)   --->   "%mul105 = mul i32 %tmp1, i32 %H_read"   --->   Operation 400 'mul' 'mul105' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 2.47>
ST_45 : Operation 401 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_sgt  i32 %mul105, i32 0" [conv_combined/main.cpp:63]   --->   Operation 401 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %._crit_edge486, void %.lr.ph485" [conv_combined/main.cpp:63]   --->   Operation 402 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [conv_combined/main.cpp:63]   --->   Operation 403 'partselect' 'trunc_ln8' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_45 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i31 %trunc_ln8" [conv_combined/main.cpp:63]   --->   Operation 404 'sext' 'sext_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_45 : Operation 405 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln63" [conv_combined/main.cpp:63]   --->   Operation 405 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 46 <SV = 23> <Delay = 7.30>
ST_46 : Operation 406 [7/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 406 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 24> <Delay = 7.30>
ST_47 : Operation 407 [6/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 407 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 25> <Delay = 7.30>
ST_48 : Operation 408 [5/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 408 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 26> <Delay = 7.30>
ST_49 : Operation 409 [4/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 409 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 27> <Delay = 7.30>
ST_50 : Operation 410 [3/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 410 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 28> <Delay = 7.30>
ST_51 : Operation 411 [2/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 411 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 29> <Delay = 7.30>
ST_52 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 412 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 413 [1/7] (7.30ns)   --->   "%empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %mul105" [conv_combined/main.cpp:63]   --->   Operation 413 'readreq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 414 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [conv_combined/main.cpp:63]   --->   Operation 414 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 53 <SV = 30> <Delay = 2.52>
ST_53 : Operation 415 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln63, void %.split59, i31 0, void %.lr.ph485" [conv_combined/main.cpp:63]   --->   Operation 415 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 416 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %i_2, i31 1" [conv_combined/main.cpp:63]   --->   Operation 416 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 417 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 418 [1/1] (2.47ns)   --->   "%icmp_ln63_1 = icmp_eq  i31 %i_2, i31 %trunc_ln63" [conv_combined/main.cpp:63]   --->   Operation 418 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 419 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 419 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %.split59, void %._crit_edge486.loopexit" [conv_combined/main.cpp:63]   --->   Operation 420 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_2" [conv_combined/main.cpp:64]   --->   Operation 421 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>

State 54 <SV = 31> <Delay = 7.30>
ST_54 : Operation 422 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:64]   --->   Operation 422 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 32> <Delay = 3.25>
ST_55 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:63]   --->   Operation 423 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_55 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %trunc_ln64" [conv_combined/main.cpp:64]   --->   Operation 424 'zext' 'zext_ln64' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_55 : Operation 425 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln64" [conv_combined/main.cpp:64]   --->   Operation 425 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_55 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 %gmem_addr_1_read, i9 %xbuf_V_addr" [conv_combined/main.cpp:64]   --->   Operation 426 'store' 'store_ln64' <Predicate = (!icmp_ln63_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_55 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 427 'br' 'br_ln0' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>

State 56 <SV = 31> <Delay = 7.30>
ST_56 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge486"   --->   Operation 428 'br' 'br_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_56 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %fwprop_read, void, void %.lr.ph395.preheader" [conv_combined/main.cpp:69]   --->   Operation 429 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln46, void %._crit_edge406, void %.lr.ph480" [conv_combined/main.cpp:97]   --->   Operation 430 'br' 'br_ln97' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_56 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:97]   --->   Operation 431 'partselect' 'trunc_ln' <Predicate = (icmp_ln46 & !fwprop_read)> <Delay = 0.00>
ST_56 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i31 %trunc_ln" [conv_combined/main.cpp:97]   --->   Operation 432 'sext' 'sext_ln97' <Predicate = (icmp_ln46 & !fwprop_read)> <Delay = 0.00>
ST_56 : Operation 433 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln97" [conv_combined/main.cpp:97]   --->   Operation 433 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln46 & !fwprop_read)> <Delay = 0.00>
ST_56 : Operation 434 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 434 'readreq' 'empty_68' <Predicate = (icmp_ln46 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 435 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph395"   --->   Operation 435 'br' 'br_ln0' <Predicate = (fwprop_read)> <Delay = 1.58>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 436 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 436 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 33> <Delay = 7.30>
ST_58 : Operation 437 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 437 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 34> <Delay = 7.30>
ST_59 : Operation 438 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 438 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 35> <Delay = 7.30>
ST_60 : Operation 439 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 439 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 36> <Delay = 7.30>
ST_61 : Operation 440 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 440 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 37> <Delay = 7.30>
ST_62 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 441 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 442 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:97]   --->   Operation 442 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 443 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [conv_combined/main.cpp:97]   --->   Operation 443 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 63 <SV = 38> <Delay = 2.52>
ST_63 : Operation 444 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln97, void %.split57, i31 0, void %.lr.ph480" [conv_combined/main.cpp:97]   --->   Operation 444 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 445 [1/1] (2.52ns)   --->   "%add_ln97 = add i31 %i_4, i31 1" [conv_combined/main.cpp:97]   --->   Operation 445 'add' 'add_ln97' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 446 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 446 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 447 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i31 %i_4, i31 %trunc_ln97" [conv_combined/main.cpp:97]   --->   Operation 447 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 448 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 448 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split57, void %.lr.ph475" [conv_combined/main.cpp:97]   --->   Operation 449 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i31 %i_4" [conv_combined/main.cpp:98]   --->   Operation 450 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 64 <SV = 39> <Delay = 7.30>
ST_64 : Operation 451 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:98]   --->   Operation 451 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln97)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 40> <Delay = 2.32>
ST_65 : Operation 452 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [conv_combined/main.cpp:97]   --->   Operation 452 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_65 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i5 %trunc_ln98" [conv_combined/main.cpp:98]   --->   Operation 453 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_65 : Operation 454 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln98" [conv_combined/main.cpp:98]   --->   Operation 454 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_65 : Operation 455 [1/1] (2.32ns)   --->   "%store_ln98 = store i16 %gmem_addr_3_read, i5 %dbbuf_V_addr" [conv_combined/main.cpp:98]   --->   Operation 455 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_65 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 456 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 66 <SV = 39> <Delay = 6.91>
ST_66 : Operation 457 [1/1] (0.00ns)   --->   "%cast96 = zext i32 %C_read"   --->   Operation 457 'zext' 'cast96' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%cast97 = zext i32 %FH_read"   --->   Operation 458 'zext' 'cast97' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [2/2] (6.91ns)   --->   "%bound98 = mul i64 %cast96, i64 %cast97"   --->   Operation 459 'mul' 'bound98' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 40> <Delay = 6.91>
ST_67 : Operation 460 [1/2] (6.91ns)   --->   "%bound98 = mul i64 %cast96, i64 %cast97"   --->   Operation 460 'mul' 'bound98' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 6.97>
ST_68 : Operation 461 [1/1] (0.00ns)   --->   "%cast107 = zext i31 %trunc_ln97" [conv_combined/main.cpp:97]   --->   Operation 461 'zext' 'cast107' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 462 [1/1] (0.00ns)   --->   "%cast108 = zext i64 %bound98"   --->   Operation 462 'zext' 'cast108' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 463 [5/5] (6.97ns)   --->   "%bound109 = mul i95 %cast107, i95 %cast108" [conv_combined/main.cpp:97]   --->   Operation 463 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 6.97>
ST_69 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %FW_read" [conv_combined/main.cpp:102]   --->   Operation 464 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i32 %FH_read" [conv_combined/main.cpp:102]   --->   Operation 465 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 466 [2/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln102, i31 %trunc_ln102_1" [conv_combined/main.cpp:102]   --->   Operation 466 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 467 [4/5] (6.97ns)   --->   "%bound109 = mul i95 %cast107, i95 %cast108" [conv_combined/main.cpp:97]   --->   Operation 467 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 6.97>
ST_70 : Operation 468 [1/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln102, i31 %trunc_ln102_1" [conv_combined/main.cpp:102]   --->   Operation 468 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 469 [3/5] (6.97ns)   --->   "%bound109 = mul i95 %cast107, i95 %cast108" [conv_combined/main.cpp:97]   --->   Operation 469 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 6.97>
ST_71 : Operation 470 [1/1] (0.00ns)   --->   "%empty_70 = trunc i32 %C_read"   --->   Operation 470 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 471 [2/2] (6.91ns)   --->   "%empty_72 = mul i31 %empty_71, i31 %empty_70" [conv_combined/main.cpp:102]   --->   Operation 471 'mul' 'empty_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 472 [2/5] (6.97ns)   --->   "%bound109 = mul i95 %cast107, i95 %cast108" [conv_combined/main.cpp:97]   --->   Operation 472 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 6.97>
ST_72 : Operation 473 [1/1] (2.47ns)   --->   "%cmp192457 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 473 'icmp' 'cmp192457' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 474 [1/2] (6.91ns)   --->   "%empty_72 = mul i31 %empty_71, i31 %empty_70" [conv_combined/main.cpp:102]   --->   Operation 474 'mul' 'empty_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 475 [1/5] (6.97ns)   --->   "%bound109 = mul i95 %cast107, i95 %cast108" [conv_combined/main.cpp:97]   --->   Operation 475 'mul' 'bound109' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 476 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:104]   --->   Operation 476 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 477 [1/1] (1.58ns)   --->   "%br_ln102 = br void" [conv_combined/main.cpp:102]   --->   Operation 477 'br' 'br_ln102' <Predicate = true> <Delay = 1.58>

State 73 <SV = 46> <Delay = 6.91>
ST_73 : Operation 478 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph475, i32 %select_ln103_3, void %._crit_edge461" [conv_combined/main.cpp:103]   --->   Operation 478 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %j_1" [conv_combined/main.cpp:103]   --->   Operation 479 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 480 [2/2] (6.91ns)   --->   "%empty_73 = mul i31 %trunc_ln103, i31 %empty_71" [conv_combined/main.cpp:103]   --->   Operation 480 'mul' 'empty_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %j_1" [conv_combined/main.cpp:106]   --->   Operation 481 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>

State 74 <SV = 47> <Delay = 6.91>
ST_74 : Operation 482 [1/1] (0.00ns)   --->   "%indvar_flatten127 = phi i95 0, void %.lr.ph475, i95 %add_ln102_1, void %._crit_edge461" [conv_combined/main.cpp:102]   --->   Operation 482 'phi' 'indvar_flatten127' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 483 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %.lr.ph475, i31 %select_ln102_1, void %._crit_edge461" [conv_combined/main.cpp:102]   --->   Operation 483 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 484 [1/1] (0.00ns)   --->   "%indvar_flatten104 = phi i64 0, void %.lr.ph475, i64 %select_ln103_4, void %._crit_edge461" [conv_combined/main.cpp:103]   --->   Operation 484 'phi' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 485 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph475, i32 %add_ln104, void %._crit_edge461" [conv_combined/main.cpp:104]   --->   Operation 485 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 486 [1/1] (4.40ns)   --->   "%add_ln102_1 = add i95 %indvar_flatten127, i95 1" [conv_combined/main.cpp:102]   --->   Operation 486 'add' 'add_ln102_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 487 [1/2] (6.91ns)   --->   "%empty_73 = mul i31 %trunc_ln103, i31 %empty_71" [conv_combined/main.cpp:103]   --->   Operation 487 'mul' 'empty_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 488 [1/1] (3.11ns)   --->   "%icmp_ln102 = icmp_eq  i95 %indvar_flatten127, i95 %bound109" [conv_combined/main.cpp:102]   --->   Operation 488 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %._crit_edge471.loopexit, void %.lr.ph455" [conv_combined/main.cpp:102]   --->   Operation 489 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 490 [1/1] (2.77ns)   --->   "%icmp_ln103 = icmp_eq  i64 %indvar_flatten104, i64 %bound98" [conv_combined/main.cpp:103]   --->   Operation 490 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln102)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 491 [1/1] (2.47ns)   --->   "%cmp221442 = icmp_sgt  i32 %outW, i32 0" [conv_combined/main.cpp:44]   --->   Operation 491 'icmp' 'cmp221442' <Predicate = (icmp_ln102)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 492 [1/1] (0.00ns)   --->   "%cast131 = zext i32 %FW_read"   --->   Operation 492 'zext' 'cast131' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_74 : Operation 493 [2/2] (6.91ns)   --->   "%bound132 = mul i64 %cast97, i64 %cast131"   --->   Operation 493 'mul' 'bound132' <Predicate = (icmp_ln102)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 48> <Delay = 5.19>
ST_75 : Operation 494 [1/1] (2.52ns)   --->   "%add_ln102 = add i31 %i_5, i31 1" [conv_combined/main.cpp:102]   --->   Operation 494 'add' 'add_ln102' <Predicate = (icmp_ln103)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 495 [1/1] (0.69ns)   --->   "%select_ln102 = select i1 %icmp_ln103, i32 0, i32 %j_1" [conv_combined/main.cpp:102]   --->   Operation 495 'select' 'select_ln102' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 496 [1/1] (0.73ns)   --->   "%select_ln102_1 = select i1 %icmp_ln103, i31 %add_ln102, i31 %i_5" [conv_combined/main.cpp:102]   --->   Operation 496 'select' 'select_ln102_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%trunc_ln106_1 = trunc i31 %select_ln102_1" [conv_combined/main.cpp:106]   --->   Operation 497 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln106_1, i5 0" [conv_combined/main.cpp:106]   --->   Operation 498 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%zext_ln103 = zext i10 %tmp_7" [conv_combined/main.cpp:103]   --->   Operation 499 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln102_3 = select i1 %icmp_ln103, i10 0, i10 %trunc_ln106" [conv_combined/main.cpp:102]   --->   Operation 500 'select' 'select_ln102_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 501 [1/1] (2.47ns)   --->   "%icmp_ln104_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:104]   --->   Operation 501 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln103)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 502 [1/1] (0.99ns)   --->   "%select_ln102_4 = select i1 %icmp_ln103, i1 %icmp_ln104, i1 %icmp_ln104_1" [conv_combined/main.cpp:102]   --->   Operation 502 'select' 'select_ln102_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 503 [1/1] (2.55ns)   --->   "%add_ln103 = add i32 %select_ln102, i32 1" [conv_combined/main.cpp:103]   --->   Operation 503 'add' 'add_ln103' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln103)   --->   "%or_ln103 = or i1 %select_ln102_4, i1 %icmp_ln103" [conv_combined/main.cpp:103]   --->   Operation 504 'or' 'or_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 505 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln103 = select i1 %or_ln103, i32 0, i32 %k_1" [conv_combined/main.cpp:103]   --->   Operation 505 'select' 'select_ln103' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i32 %add_ln103" [conv_combined/main.cpp:103]   --->   Operation 506 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%trunc_ln106_2 = trunc i32 %add_ln103" [conv_combined/main.cpp:106]   --->   Operation 507 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%select_ln103_2 = select i1 %select_ln102_4, i10 %trunc_ln106_2, i10 %select_ln102_3" [conv_combined/main.cpp:103]   --->   Operation 508 'select' 'select_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%zext_ln106 = zext i10 %select_ln103_2" [conv_combined/main.cpp:106]   --->   Operation 509 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 510 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln106 = add i11 %zext_ln103, i11 %zext_ln106" [conv_combined/main.cpp:106]   --->   Operation 510 'add' 'add_ln106' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 511 [1/1] (0.69ns)   --->   "%select_ln103_3 = select i1 %select_ln102_4, i32 %add_ln103, i32 %select_ln102" [conv_combined/main.cpp:103]   --->   Operation 511 'select' 'select_ln103_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %select_ln103" [conv_combined/main.cpp:104]   --->   Operation 512 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>

State 76 <SV = 49> <Delay = 6.91>
ST_76 : Operation 513 [2/2] (6.91ns)   --->   "%mul_ln102 = mul i31 %select_ln102_1, i31 %empty_72" [conv_combined/main.cpp:102]   --->   Operation 513 'mul' 'mul_ln102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 514 [2/2] (6.91ns)   --->   "%p_mid1102 = mul i31 %trunc_ln103_1, i31 %empty_71" [conv_combined/main.cpp:103]   --->   Operation 514 'mul' 'p_mid1102' <Predicate = (select_ln102_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 515 [2/2] (6.91ns)   --->   "%empty_76 = mul i31 %trunc_ln104, i31 %trunc_ln102" [conv_combined/main.cpp:104]   --->   Operation 515 'mul' 'empty_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 50> <Delay = 6.91>
ST_77 : Operation 516 [1/2] (6.91ns)   --->   "%mul_ln102 = mul i31 %select_ln102_1, i31 %empty_72" [conv_combined/main.cpp:102]   --->   Operation 516 'mul' 'mul_ln102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 517 [1/2] (6.91ns)   --->   "%p_mid1102 = mul i31 %trunc_ln103_1, i31 %empty_71" [conv_combined/main.cpp:103]   --->   Operation 517 'mul' 'p_mid1102' <Predicate = (select_ln102_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 518 [1/2] (6.91ns)   --->   "%empty_76 = mul i31 %trunc_ln104, i31 %trunc_ln102" [conv_combined/main.cpp:104]   --->   Operation 518 'mul' 'empty_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 51> <Delay = 5.07>
ST_78 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln103_1)   --->   "%select_ln102_2 = select i1 %icmp_ln103, i31 0, i31 %empty_73" [conv_combined/main.cpp:102]   --->   Operation 519 'select' 'select_ln102_2' <Predicate = (!select_ln102_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 520 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln103_1 = select i1 %select_ln102_4, i31 %p_mid1102, i31 %select_ln102_2" [conv_combined/main.cpp:103]   --->   Operation 520 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i31 %mul_ln102, i31 %empty_76" [conv_combined/main.cpp:102]   --->   Operation 521 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 522 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_77 = add i31 %tmp5, i31 %select_ln103_1" [conv_combined/main.cpp:102]   --->   Operation 522 'add' 'empty_77' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 79 <SV = 52> <Delay = 5.30>
ST_79 : Operation 523 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_102_16_VITIS_LOOP_103_17_VITIS_LOOP_104_18_str"   --->   Operation 523 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 524 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_17_VITIS_LOOP_104_18_str"   --->   Operation 524 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i11 %add_ln106" [conv_combined/main.cpp:106]   --->   Operation 525 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln106, i2 0" [conv_combined/main.cpp:106]   --->   Operation 526 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i13 %tmp_3" [conv_combined/main.cpp:106]   --->   Operation 527 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 528 [1/1] (1.67ns)   --->   "%sub_ln106 = sub i30 %zext_ln106_2, i30 %zext_ln106_1" [conv_combined/main.cpp:106]   --->   Operation 528 'sub' 'sub_ln106' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 529 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [conv_combined/main.cpp:104]   --->   Operation 529 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_77, i1 0" [conv_combined/main.cpp:102]   --->   Operation 530 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 531 [1/1] (2.55ns)   --->   "%empty_78 = add i32 %tmp_9, i32 %dwt_read" [conv_combined/main.cpp:102]   --->   Operation 531 'add' 'empty_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %cmp192457, void %._crit_edge461, void %.lr.ph460" [conv_combined/main.cpp:105]   --->   Operation 532 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_78, i32 1, i32 31" [conv_combined/main.cpp:105]   --->   Operation 533 'partselect' 'trunc_ln2' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i31 %trunc_ln2" [conv_combined/main.cpp:105]   --->   Operation 534 'sext' 'sext_ln105' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 535 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln105" [conv_combined/main.cpp:105]   --->   Operation 535 'getelementptr' 'gmem_addr_5' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i32 %select_ln103" [conv_combined/main.cpp:106]   --->   Operation 536 'trunc' 'trunc_ln106_3' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i12 %trunc_ln106_3" [conv_combined/main.cpp:106]   --->   Operation 537 'zext' 'zext_ln106_3' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 538 [1/1] (1.81ns)   --->   "%add_ln106_1 = add i30 %sub_ln106, i30 %zext_ln106_3" [conv_combined/main.cpp:106]   --->   Operation 538 'add' 'add_ln106_1' <Predicate = (cmp192457)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = trunc i30 %add_ln106_1" [conv_combined/main.cpp:106]   --->   Operation 539 'trunc' 'trunc_ln106_4' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = trunc i30 %add_ln106_1" [conv_combined/main.cpp:106]   --->   Operation 540 'trunc' 'trunc_ln106_5' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 541 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln106_5, i2 0" [conv_combined/main.cpp:106]   --->   Operation 541 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp192457)> <Delay = 0.00>
ST_79 : Operation 542 [1/1] (1.81ns)   --->   "%sub_ln106_1 = sub i14 %p_shl3_cast, i14 %trunc_ln106_4" [conv_combined/main.cpp:106]   --->   Operation 542 'sub' 'sub_ln106_1' <Predicate = (cmp192457)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 53> <Delay = 7.30>
ST_80 : Operation 543 [7/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 543 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 54> <Delay = 7.30>
ST_81 : Operation 544 [6/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 544 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 55> <Delay = 7.30>
ST_82 : Operation 545 [5/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 545 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 56> <Delay = 7.30>
ST_83 : Operation 546 [4/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 546 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 57> <Delay = 7.30>
ST_84 : Operation 547 [3/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 547 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 58> <Delay = 7.30>
ST_85 : Operation 548 [2/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 548 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 59> <Delay = 7.30>
ST_86 : Operation 549 [1/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 549 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 550 [1/1] (1.58ns)   --->   "%br_ln105 = br void" [conv_combined/main.cpp:105]   --->   Operation 550 'br' 'br_ln105' <Predicate = true> <Delay = 1.58>

State 87 <SV = 60> <Delay = 2.52>
ST_87 : Operation 551 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln105, void %.split49, i31 0, void %.lr.ph460" [conv_combined/main.cpp:105]   --->   Operation 551 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 552 [1/1] (2.52ns)   --->   "%add_ln105 = add i31 %l_1, i31 1" [conv_combined/main.cpp:105]   --->   Operation 552 'add' 'add_ln105' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 553 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:105]   --->   Operation 553 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 554 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 554 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 555 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:105]   --->   Operation 555 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 556 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 556 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split49, void %._crit_edge461.loopexit" [conv_combined/main.cpp:105]   --->   Operation 557 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln106_6 = trunc i31 %l_1" [conv_combined/main.cpp:106]   --->   Operation 558 'trunc' 'trunc_ln106_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_87 : Operation 559 [1/1] (1.81ns)   --->   "%add_ln106_2 = add i14 %sub_ln106_1, i14 %trunc_ln106_6" [conv_combined/main.cpp:106]   --->   Operation 559 'add' 'add_ln106_2' <Predicate = (!icmp_ln105)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 61> <Delay = 7.30>
ST_88 : Operation 560 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:106]   --->   Operation 560 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln105)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 62> <Delay = 3.25>
ST_89 : Operation 561 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:105]   --->   Operation 561 'specloopname' 'specloopname_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_89 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i14 %add_ln106_2" [conv_combined/main.cpp:106]   --->   Operation 562 'zext' 'zext_ln106_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_89 : Operation 563 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln106_4" [conv_combined/main.cpp:106]   --->   Operation 563 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_89 : Operation 564 [1/1] (3.25ns)   --->   "%store_ln106 = store i16 %gmem_addr_5_read, i14 %dwbuf_V_addr" [conv_combined/main.cpp:106]   --->   Operation 564 'store' 'store_ln106' <Predicate = (!icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_89 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 565 'br' 'br_ln0' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 90 <SV = 61> <Delay = 5.00>
ST_90 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge461"   --->   Operation 566 'br' 'br_ln0' <Predicate = (cmp192457)> <Delay = 0.00>
ST_90 : Operation 567 [1/1] (2.55ns)   --->   "%add_ln104 = add i32 %select_ln103, i32 1" [conv_combined/main.cpp:104]   --->   Operation 567 'add' 'add_ln104' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 568 [1/1] (3.52ns)   --->   "%add_ln103_1 = add i64 %indvar_flatten104, i64 1" [conv_combined/main.cpp:103]   --->   Operation 568 'add' 'add_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 569 [1/1] (1.48ns)   --->   "%select_ln103_4 = select i1 %icmp_ln103, i64 1, i64 %add_ln103_1" [conv_combined/main.cpp:103]   --->   Operation 569 'select' 'select_ln103_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 570 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 91 <SV = 48> <Delay = 6.91>
ST_91 : Operation 571 [1/2] (6.91ns)   --->   "%bound132 = mul i64 %cast97, i64 %cast131"   --->   Operation 571 'mul' 'bound132' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 49> <Delay = 6.97>
ST_92 : Operation 572 [1/1] (0.00ns)   --->   "%cast143 = zext i32 %C_read"   --->   Operation 572 'zext' 'cast143' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 573 [1/1] (0.00ns)   --->   "%cast144 = zext i64 %bound132"   --->   Operation 573 'zext' 'cast144' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 574 [5/5] (6.97ns)   --->   "%bound145 = mul i96 %cast143, i96 %cast144"   --->   Operation 574 'mul' 'bound145' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 50> <Delay = 6.97>
ST_93 : Operation 575 [4/5] (6.97ns)   --->   "%bound145 = mul i96 %cast143, i96 %cast144"   --->   Operation 575 'mul' 'bound145' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 51> <Delay = 6.97>
ST_94 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i32 %H_read" [conv_combined/main.cpp:112]   --->   Operation 576 'trunc' 'trunc_ln112_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:112]   --->   Operation 577 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_94 : Operation 578 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln112_1 = sub i32 %add_ln112_1, i32 %FH_read" [conv_combined/main.cpp:112]   --->   Operation 578 'sub' 'sub_ln112_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_94 : Operation 579 [3/5] (6.97ns)   --->   "%bound145 = mul i96 %cast143, i96 %cast144"   --->   Operation 579 'mul' 'bound145' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 52> <Delay = 6.97>
ST_95 : Operation 580 [2/5] (6.97ns)   --->   "%bound145 = mul i96 %cast143, i96 %cast144"   --->   Operation 580 'mul' 'bound145' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 581 [1/1] (0.00ns)   --->   "%cast174 = zext i31 %trunc_ln97" [conv_combined/main.cpp:97]   --->   Operation 581 'zext' 'cast174' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 582 [1/1] (0.00ns)   --->   "%cast175 = zext i32 %sub_ln112_1" [conv_combined/main.cpp:112]   --->   Operation 582 'zext' 'cast175' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 583 [2/2] (6.91ns)   --->   "%bound176 = mul i63 %cast174, i63 %cast175" [conv_combined/main.cpp:97]   --->   Operation 583 'mul' 'bound176' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 53> <Delay = 6.97>
ST_96 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i32 %W_read" [conv_combined/main.cpp:112]   --->   Operation 584 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112 = add i32 %W_read, i32 1" [conv_combined/main.cpp:112]   --->   Operation 585 'add' 'add_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 586 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln112 = sub i32 %add_ln112, i32 %FW_read" [conv_combined/main.cpp:112]   --->   Operation 586 'sub' 'sub_ln112' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 587 [1/1] (1.82ns)   --->   "%add_ln112_3 = add i9 %trunc_ln44, i9 1" [conv_combined/main.cpp:112]   --->   Operation 587 'add' 'add_ln112_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 588 [1/1] (1.82ns)   --->   "%add_ln112_4 = add i9 %trunc_ln43, i9 1" [conv_combined/main.cpp:112]   --->   Operation 588 'add' 'add_ln112_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 589 [1/5] (6.97ns)   --->   "%bound145 = mul i96 %cast143, i96 %cast144"   --->   Operation 589 'mul' 'bound145' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 590 [1/2] (6.91ns)   --->   "%bound176 = mul i63 %cast174, i63 %cast175" [conv_combined/main.cpp:97]   --->   Operation 590 'mul' 'bound176' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 591 [1/1] (2.47ns)   --->   "%icmp_ln117 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:117]   --->   Operation 591 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 592 [1/1] (1.58ns)   --->   "%br_ln112 = br void" [conv_combined/main.cpp:112]   --->   Operation 592 'br' 'br_ln112' <Predicate = true> <Delay = 1.58>

State 97 <SV = 54> <Delay = 4.30>
ST_97 : Operation 593 [1/1] (0.00ns)   --->   "%indvar_flatten182 = phi i63 0, void %.lr.ph455, i63 %add_ln112_5, void %._crit_edge446" [conv_combined/main.cpp:112]   --->   Operation 593 'phi' 'indvar_flatten182' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 594 [1/1] (0.00ns)   --->   "%f_1 = phi i31 0, void %.lr.ph455, i31 %select_ln112_1, void %._crit_edge446" [conv_combined/main.cpp:112]   --->   Operation 594 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 595 [1/1] (0.00ns)   --->   "%h_1 = phi i32 0, void %.lr.ph455, i32 %add_ln113, void %._crit_edge446" [conv_combined/main.cpp:113]   --->   Operation 595 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 596 [1/1] (3.49ns)   --->   "%add_ln112_5 = add i63 %indvar_flatten182, i63 1" [conv_combined/main.cpp:112]   --->   Operation 596 'add' 'add_ln112_5' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 597 [1/1] (2.78ns)   --->   "%icmp_ln112 = icmp_eq  i63 %indvar_flatten182, i63 %bound176" [conv_combined/main.cpp:112]   --->   Operation 597 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %._crit_edge451.loopexit, void %.lr.ph425.preheader.preheader" [conv_combined/main.cpp:112]   --->   Operation 598 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 599 [1/1] (2.52ns)   --->   "%add_ln112_2 = add i31 %f_1, i31 1" [conv_combined/main.cpp:112]   --->   Operation 599 'add' 'add_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 600 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp_eq  i32 %h_1, i32 %sub_ln112_1" [conv_combined/main.cpp:113]   --->   Operation 600 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 601 [1/1] (0.73ns)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i31 %add_ln112_2, i31 %f_1" [conv_combined/main.cpp:112]   --->   Operation 601 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = trunc i31 %select_ln112_1" [conv_combined/main.cpp:112]   --->   Operation 602 'trunc' 'trunc_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_97 : Operation 603 [3/3] (1.05ns) (grouped into DSP with root node empty_83)   --->   "%mul_ln112 = mul i9 %trunc_ln112_2, i9 %add_ln112_4" [conv_combined/main.cpp:112]   --->   Operation 603 'mul' 'mul_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln112_3 = trunc i31 %select_ln112_1" [conv_combined/main.cpp:112]   --->   Operation 604 'trunc' 'trunc_ln112_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_97 : Operation 605 [1/1] (1.58ns)   --->   "%br_ln129 = br void %.lr.ph425.preheader" [conv_combined/main.cpp:129]   --->   Operation 605 'br' 'br_ln129' <Predicate = (icmp_ln112)> <Delay = 1.58>

State 98 <SV = 55> <Delay = 1.05>
ST_98 : Operation 606 [2/3] (1.05ns) (grouped into DSP with root node empty_83)   --->   "%mul_ln112 = mul i9 %trunc_ln112_2, i9 %add_ln112_4" [conv_combined/main.cpp:112]   --->   Operation 606 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 56> <Delay = 2.79>
ST_99 : Operation 607 [1/1] (0.69ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i32 0, i32 %h_1" [conv_combined/main.cpp:112]   --->   Operation 607 'select' 'select_ln112' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node empty_83)   --->   "%mul_ln112 = mul i9 %trunc_ln112_2, i9 %add_ln112_4" [conv_combined/main.cpp:112]   --->   Operation 608 'mul' 'mul_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %select_ln112" [conv_combined/main.cpp:113]   --->   Operation 609 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 610 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_83 = add i9 %trunc_ln113, i9 %mul_ln112" [conv_combined/main.cpp:113]   --->   Operation 610 'add' 'empty_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 57> <Delay = 6.45>
ST_100 : Operation 611 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_20_VITIS_LOOP_113_21_str"   --->   Operation 611 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i5 %trunc_ln112_3" [conv_combined/main.cpp:112]   --->   Operation 612 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln112_3, i5 0"   --->   Operation 613 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i10 %tmp_s" [conv_combined/main.cpp:113]   --->   Operation 614 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 615 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [conv_combined/main.cpp:113]   --->   Operation 615 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 616 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_83 = add i9 %trunc_ln113, i9 %mul_ln112" [conv_combined/main.cpp:113]   --->   Operation 616 'add' 'empty_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 617 [1/1] (4.35ns)   --->   "%empty_84 = mul i9 %empty_83, i9 %add_ln112_3" [conv_combined/main.cpp:113]   --->   Operation 617 'mul' 'empty_84' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %cmp221442, void %._crit_edge446, void %.lr.ph445" [conv_combined/main.cpp:114]   --->   Operation 618 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 619 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln112" [conv_combined/main.cpp:112]   --->   Operation 619 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (cmp221442)> <Delay = 0.00>
ST_100 : Operation 620 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i5 %dbbuf_V_addr_1"   --->   Operation 620 'load' 'dbbuf_V_load' <Predicate = (cmp221442)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 101 <SV = 58> <Delay = 2.32>
ST_101 : Operation 621 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i5 %dbbuf_V_addr_1"   --->   Operation 621 'load' 'dbbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_101 : Operation 622 [1/1] (1.58ns)   --->   "%br_ln114 = br void" [conv_combined/main.cpp:114]   --->   Operation 622 'br' 'br_ln114' <Predicate = true> <Delay = 1.58>

State 102 <SV = 59> <Delay = 5.07>
ST_102 : Operation 623 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln114, void %._crit_edge441.loopexit, i32 0, void %.lr.ph445" [conv_combined/main.cpp:114]   --->   Operation 623 'phi' 'w_1' <Predicate = (cmp221442)> <Delay = 0.00>
ST_102 : Operation 624 [1/1] (0.00ns)   --->   "%empty_79 = phi i16 %add_ln703, void %._crit_edge441.loopexit, i16 %dbbuf_V_load, void %.lr.ph445"   --->   Operation 624 'phi' 'empty_79' <Predicate = (cmp221442)> <Delay = 0.00>
ST_102 : Operation 625 [1/1] (2.55ns)   --->   "%add_ln114 = add i32 %w_1, i32 1" [conv_combined/main.cpp:114]   --->   Operation 625 'add' 'add_ln114' <Predicate = (cmp221442)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 626 [1/1] (2.47ns)   --->   "%icmp_ln114 = icmp_eq  i32 %w_1, i32 %sub_ln112" [conv_combined/main.cpp:114]   --->   Operation 626 'icmp' 'icmp_ln114' <Predicate = (cmp221442)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.split43, void %._crit_edge446.loopexit" [conv_combined/main.cpp:114]   --->   Operation 627 'br' 'br_ln114' <Predicate = (cmp221442)> <Delay = 0.00>
ST_102 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %w_1" [conv_combined/main.cpp:114]   --->   Operation 628 'trunc' 'trunc_ln114' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 629 [1/1] (1.82ns)   --->   "%empty_80 = add i9 %trunc_ln114, i9 %empty_84" [conv_combined/main.cpp:114]   --->   Operation 629 'add' 'empty_80' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 630 [1/1] (0.00ns)   --->   "%p_cast32 = zext i9 %empty_80" [conv_combined/main.cpp:114]   --->   Operation 630 'zext' 'p_cast32' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 631 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %p_cast32" [conv_combined/main.cpp:114]   --->   Operation 631 'getelementptr' 'dybuf_V_addr' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 632 [2/2] (3.25ns)   --->   "%r_V = load i9 %dybuf_V_addr" [conv_combined/main.cpp:114]   --->   Operation 632 'load' 'r_V' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_102 : Operation 633 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 633 'store' 'store_ln0' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 1.58>
ST_102 : Operation 634 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 634 'store' 'store_ln0' <Predicate = (cmp221442 & !icmp_ln114)> <Delay = 1.58>
ST_102 : Operation 635 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %empty_79, i5 %dbbuf_V_addr_1"   --->   Operation 635 'store' 'store_ln703' <Predicate = (cmp221442 & icmp_ln114)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_102 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln113 = br void %._crit_edge446" [conv_combined/main.cpp:113]   --->   Operation 636 'br' 'br_ln113' <Predicate = (cmp221442 & icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 637 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %select_ln112, i32 1" [conv_combined/main.cpp:113]   --->   Operation 637 'add' 'add_ln113' <Predicate = (icmp_ln114) | (!cmp221442)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 638 'br' 'br_ln0' <Predicate = (icmp_ln114) | (!cmp221442)> <Delay = 0.00>

State 103 <SV = 60> <Delay = 3.25>
ST_103 : Operation 639 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [conv_combined/main.cpp:114]   --->   Operation 639 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 640 [1/2] (3.25ns)   --->   "%r_V = load i9 %dybuf_V_addr" [conv_combined/main.cpp:114]   --->   Operation 640 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_103 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 641 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 642 [1/1] (1.58ns)   --->   "%br_ln115 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i65" [conv_combined/main.cpp:115]   --->   Operation 642 'br' 'br_ln115' <Predicate = true> <Delay = 1.58>

State 104 <SV = 61> <Delay = 4.35>
ST_104 : Operation 643 [1/1] (0.00ns)   --->   "%c_1 = phi i32 0, void %.split43, i32 %select_ln115_2, void %._crit_edge436.loopexit" [conv_combined/main.cpp:115]   --->   Operation 643 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %c_1" [conv_combined/main.cpp:115]   --->   Operation 644 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 645 [1/1] (4.35ns)   --->   "%empty_81 = mul i9 %trunc_ln115, i9 %trunc_ln112_1" [conv_combined/main.cpp:115]   --->   Operation 645 'mul' 'empty_81' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 62> <Delay = 6.90>
ST_105 : Operation 646 [1/1] (0.00ns)   --->   "%indvar_flatten169 = phi i96 0, void %.split43, i96 %add_ln115_1, void %._crit_edge436.loopexit" [conv_combined/main.cpp:115]   --->   Operation 646 'phi' 'indvar_flatten169' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 647 [1/1] (0.00ns)   --->   "%indvar_flatten140 = phi i64 0, void %.split43, i64 %select_ln116_4, void %._crit_edge436.loopexit" [conv_combined/main.cpp:116]   --->   Operation 647 'phi' 'indvar_flatten140' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 648 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %.split43, i32 %select_ln116_3, void %._crit_edge436.loopexit" [conv_combined/main.cpp:116]   --->   Operation 648 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 649 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %.split43, i32 %add_ln117, void %._crit_edge436.loopexit" [conv_combined/main.cpp:117]   --->   Operation 649 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 650 [1/1] (4.43ns)   --->   "%add_ln115_1 = add i96 %indvar_flatten169, i96 1" [conv_combined/main.cpp:115]   --->   Operation 650 'add' 'add_ln115_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %fh_1" [conv_combined/main.cpp:116]   --->   Operation 651 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i9 %trunc_ln113, i9 %trunc_ln116" [conv_combined/main.cpp:113]   --->   Operation 652 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_105 : Operation 653 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%empty_82 = add i9 %tmp6, i9 %empty_81" [conv_combined/main.cpp:113]   --->   Operation 653 'add' 'empty_82' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_105 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i32 %fh_1"   --->   Operation 654 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 655 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 656 [1/1] (3.12ns)   --->   "%icmp_ln115 = icmp_eq  i96 %indvar_flatten169, i96 %bound145" [conv_combined/main.cpp:115]   --->   Operation 656 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %._crit_edge436.loopexit, void %._crit_edge441.loopexit" [conv_combined/main.cpp:115]   --->   Operation 657 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 658 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %c_1, i32 1" [conv_combined/main.cpp:115]   --->   Operation 658 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 659 [1/1] (2.77ns)   --->   "%icmp_ln116 = icmp_eq  i64 %indvar_flatten140, i64 %bound132" [conv_combined/main.cpp:116]   --->   Operation 659 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln115)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 660 [1/1] (0.69ns)   --->   "%select_ln115 = select i1 %icmp_ln116, i32 0, i32 %fh_1" [conv_combined/main.cpp:115]   --->   Operation 660 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i32 %add_ln115" [conv_combined/main.cpp:115]   --->   Operation 661 'trunc' 'trunc_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_105 : Operation 662 [1/1] (4.35ns)   --->   "%p_mid1151 = mul i9 %trunc_ln115_1, i9 %trunc_ln112_1" [conv_combined/main.cpp:115]   --->   Operation 662 'mul' 'p_mid1151' <Predicate = (!icmp_ln115)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 663 [1/1] (0.69ns)   --->   "%select_ln115_2 = select i1 %icmp_ln116, i32 %add_ln115, i32 %c_1" [conv_combined/main.cpp:115]   --->   Operation 663 'select' 'select_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln115_2 = trunc i32 %select_ln115_2" [conv_combined/main.cpp:115]   --->   Operation 664 'trunc' 'trunc_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_105 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%select_ln115_3 = select i1 %icmp_ln116, i12 0, i12 %trunc_ln727" [conv_combined/main.cpp:115]   --->   Operation 665 'select' 'select_ln115_3' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 666 [1/1] (2.47ns)   --->   "%icmp_ln117_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:117]   --->   Operation 666 'icmp' 'icmp_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 667 [1/1] (0.99ns)   --->   "%select_ln115_5 = select i1 %icmp_ln116, i1 %icmp_ln117, i1 %icmp_ln117_1" [conv_combined/main.cpp:115]   --->   Operation 667 'select' 'select_ln115_5' <Predicate = (!icmp_ln115)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 668 [1/1] (2.55ns)   --->   "%add_ln116 = add i32 %select_ln115, i32 1" [conv_combined/main.cpp:116]   --->   Operation 668 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i32 %add_ln116" [conv_combined/main.cpp:116]   --->   Operation 669 'trunc' 'trunc_ln116_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_105 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%trunc_ln727_1 = trunc i32 %add_ln116"   --->   Operation 670 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_105 : Operation 671 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln116_1 = select i1 %select_ln115_5, i12 %trunc_ln727_1, i12 %select_ln115_3" [conv_combined/main.cpp:116]   --->   Operation 671 'select' 'select_ln116_1' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 672 [1/1] (3.52ns)   --->   "%add_ln116_2 = add i64 %indvar_flatten140, i64 1" [conv_combined/main.cpp:116]   --->   Operation 672 'add' 'add_ln116_2' <Predicate = (!icmp_ln115)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 63> <Delay = 6.68>
ST_106 : Operation 673 [1/1] (0.96ns)   --->   "%select_ln115_1 = select i1 %icmp_ln116, i9 %p_mid1151, i9 %empty_81" [conv_combined/main.cpp:115]   --->   Operation 673 'select' 'select_ln115_1' <Predicate = (!icmp_ln115 & select_ln115_5)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %trunc_ln115_2"   --->   Operation 674 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 675 [1/1] (1.73ns)   --->   "%add_ln1118_1 = add i11 %zext_ln113, i11 %zext_ln1118_1"   --->   Operation 675 'add' 'add_ln1118_1' <Predicate = (!icmp_ln115)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i11 %add_ln1118_1"   --->   Operation 676 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln1118_1, i2 0"   --->   Operation 677 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i13 %tmp_10"   --->   Operation 678 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i30 %zext_ln1118_3, i30 %zext_ln1118_2"   --->   Operation 679 'sub' 'sub_ln1118' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_106 : Operation 680 [1/1] (1.82ns)   --->   "%p_mid1157 = add i9 %trunc_ln113, i9 %p_mid1151" [conv_combined/main.cpp:113]   --->   Operation 680 'add' 'p_mid1157' <Predicate = (!icmp_ln115 & icmp_ln116 & !select_ln115_5)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_2)   --->   "%select_ln115_4 = select i1 %icmp_ln116, i9 %p_mid1157, i9 %empty_82" [conv_combined/main.cpp:115]   --->   Operation 681 'select' 'select_ln115_4' <Predicate = (!icmp_ln115 & !select_ln115_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%or_ln116 = or i1 %select_ln115_5, i1 %icmp_ln116" [conv_combined/main.cpp:116]   --->   Operation 682 'or' 'or_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 683 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln116 = select i1 %or_ln116, i32 0, i32 %fw_1" [conv_combined/main.cpp:116]   --->   Operation 683 'select' 'select_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6_mid1 = add i9 %trunc_ln113, i9 %trunc_ln116_1" [conv_combined/main.cpp:113]   --->   Operation 684 'add' 'tmp6_mid1' <Predicate = (!icmp_ln115 & select_ln115_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_106 : Operation 685 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%p_mid1136 = add i9 %tmp6_mid1, i9 %select_ln115_1" [conv_combined/main.cpp:113]   --->   Operation 685 'add' 'p_mid1136' <Predicate = (!icmp_ln115 & select_ln115_5)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_106 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i12 %select_ln116_1"   --->   Operation 686 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 687 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln1118_2 = add i30 %sub_ln1118, i30 %zext_ln1118_4"   --->   Operation 687 'add' 'add_ln1118_2' <Predicate = (!icmp_ln115)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_106 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_2"   --->   Operation 688 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_2"   --->   Operation 689 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 690 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln116_2 = select i1 %select_ln115_5, i9 %p_mid1136, i9 %select_ln115_4" [conv_combined/main.cpp:116]   --->   Operation 690 'select' 'select_ln116_2' <Predicate = (!icmp_ln115)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 691 [3/3] (1.05ns) (grouped into DSP with root node add_ln116_1)   --->   "%mul_ln116 = mul i9 %select_ln116_2, i9 %trunc_ln112" [conv_combined/main.cpp:116]   --->   Operation 691 'mul' 'mul_ln116' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 692 [1/1] (0.69ns)   --->   "%select_ln116_3 = select i1 %select_ln115_5, i32 %add_ln116, i32 %select_ln115" [conv_combined/main.cpp:116]   --->   Operation 692 'select' 'select_ln116_3' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %select_ln116" [conv_combined/main.cpp:118]   --->   Operation 693 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln1115 = trunc i32 %select_ln116"   --->   Operation 694 'trunc' 'trunc_ln1115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_106 : Operation 695 [1/1] (2.55ns)   --->   "%add_ln117 = add i32 %select_ln116, i32 1" [conv_combined/main.cpp:117]   --->   Operation 695 'add' 'add_ln117' <Predicate = (!icmp_ln115)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 696 [1/1] (1.48ns)   --->   "%select_ln116_4 = select i1 %icmp_ln116, i64 1, i64 %add_ln116_2" [conv_combined/main.cpp:116]   --->   Operation 696 'select' 'select_ln116_4' <Predicate = (!icmp_ln115)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 107 <SV = 64> <Delay = 3.84>
ST_107 : Operation 697 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln1118_1, i2 0"   --->   Operation 697 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_107 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_1 = sub i14 %p_shl7_cast, i14 %trunc_ln1118"   --->   Operation 698 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_107 : Operation 699 [2/3] (1.05ns) (grouped into DSP with root node add_ln116_1)   --->   "%mul_ln116 = mul i9 %select_ln116_2, i9 %trunc_ln112" [conv_combined/main.cpp:116]   --->   Operation 699 'mul' 'mul_ln116' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 700 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i14 %sub_ln1118_1, i14 %trunc_ln118"   --->   Operation 700 'add' 'add_ln1118_3' <Predicate = (!icmp_ln115)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 108 <SV = 65> <Delay = 3.25>
ST_108 : Operation 701 [1/3] (0.00ns) (grouped into DSP with root node add_ln116_1)   --->   "%mul_ln116 = mul i9 %select_ln116_2, i9 %trunc_ln112" [conv_combined/main.cpp:116]   --->   Operation 701 'mul' 'mul_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 702 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_1 = add i9 %mul_ln116, i9 %trunc_ln114" [conv_combined/main.cpp:116]   --->   Operation 702 'add' 'add_ln116_1' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i14 %add_ln1118_3"   --->   Operation 703 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_108 : Operation 704 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_5"   --->   Operation 704 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_108 : Operation 705 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_5"   --->   Operation 705 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_108 : Operation 706 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i14 %wbuf_V_addr_1"   --->   Operation 706 'load' 'wbuf_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>

State 109 <SV = 66> <Delay = 4.30>
ST_109 : Operation 707 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_1 = add i9 %mul_ln116, i9 %trunc_ln114" [conv_combined/main.cpp:116]   --->   Operation 707 'add' 'add_ln116_1' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 708 [1/1] (1.82ns)   --->   "%add_ln1118 = add i9 %add_ln116_1, i9 %trunc_ln1115"   --->   Operation 708 'add' 'add_ln1118' <Predicate = (!icmp_ln115)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 709 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i14 %wbuf_V_addr_1"   --->   Operation 709 'load' 'wbuf_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_109 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 710 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_109 : Operation 711 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 711 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 110 <SV = 67> <Delay = 3.25>
ST_110 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %add_ln1118"   --->   Operation 712 'zext' 'zext_ln1118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_110 : Operation 713 [1/1] (0.00ns)   --->   "%xbuf_V_addr_2 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 713 'getelementptr' 'xbuf_V_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_110 : Operation 714 [2/2] (3.25ns)   --->   "%xbuf_V_load_1 = load i9 %xbuf_V_addr_2"   --->   Operation 714 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_110 : Operation 715 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 715 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_110 : Operation 716 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 716 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_110 : Operation 717 [2/2] (3.25ns)   --->   "%dxbuf_V_load_1 = load i9 %dxbuf_V_addr_2"   --->   Operation 717 'load' 'dxbuf_V_load_1' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_110 : Operation 718 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 718 'icmp' 'addr_cmp' <Predicate = (!icmp_ln115)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 719 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 719 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 720 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 720 'store' 'store_ln1118' <Predicate = (!icmp_ln115)> <Delay = 1.58>

State 111 <SV = 68> <Delay = 6.15>
ST_111 : Operation 721 [1/2] (3.25ns)   --->   "%xbuf_V_load_1 = load i9 %xbuf_V_addr_2"   --->   Operation 721 'load' 'xbuf_V_load_1' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_111 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %xbuf_V_load_1"   --->   Operation 722 'sext' 'sext_ln1118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_111 : Operation 723 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 723 'mul' 'mul_ln1192' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 724 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 724 'load' 'reuse_reg_load' <Predicate = (!icmp_ln115 & addr_cmp)> <Delay = 0.00>
ST_111 : Operation 725 [1/2] (3.25ns)   --->   "%dxbuf_V_load_1 = load i9 %dxbuf_V_addr_2"   --->   Operation 725 'load' 'dxbuf_V_load_1' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_111 : Operation 726 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dxbuf_V_load_1"   --->   Operation 726 'select' 'lhs_2' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 727 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 727 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_111 : Operation 728 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 728 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 729 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 729 'add' 'ret_V_1' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 69> <Delay = 5.35>
ST_112 : Operation 730 [2/2] (3.25ns)   --->   "%lhs = load i14 %dwbuf_V_addr_2"   --->   Operation 730 'load' 'lhs' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_112 : Operation 731 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 731 'mul' 'mul_ln1192' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 732 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 732 'add' 'ret_V_1' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 733 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_112 : Operation 734 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i9 %dxbuf_V_addr_2"   --->   Operation 734 'store' 'store_ln708' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_112 : Operation 735 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 735 'store' 'store_ln708' <Predicate = (!icmp_ln115)> <Delay = 1.58>

State 113 <SV = 70> <Delay = 5.35>
ST_113 : Operation 736 [1/2] (3.25ns)   --->   "%lhs = load i14 %dwbuf_V_addr_2"   --->   Operation 736 'load' 'lhs' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_113 : Operation 737 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 737 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_113 : Operation 738 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 738 'mul' 'mul_ln1192' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 739 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 739 'add' 'ret_V' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 71> <Delay = 5.35>
ST_114 : Operation 740 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_115_23_VITIS_LOOP_116_24_VITIS_LOOP_117_25_str"   --->   Operation 740 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_114 : Operation 741 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 741 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_114 : Operation 742 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_24_VITIS_LOOP_117_25_str"   --->   Operation 742 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_114 : Operation 743 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 743 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_114 : Operation 744 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:117]   --->   Operation 744 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_114 : Operation 745 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 745 'add' 'ret_V' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 746 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_114 : Operation 747 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln5, i14 %dwbuf_V_addr_2"   --->   Operation 747 'store' 'store_ln708' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_114 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i65"   --->   Operation 748 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 115 <SV = 63> <Delay = 2.07>
ST_115 : Operation 749 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %r_V, i16 %empty_79"   --->   Operation 749 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 750 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 116 <SV = 55> <Delay = 6.91>
ST_116 : Operation 751 [1/1] (0.00ns)   --->   "%indvar_flatten216 = phi i95 %add_ln129_1, void %._crit_edge411, i95 0, void %.lr.ph425.preheader.preheader" [conv_combined/main.cpp:129]   --->   Operation 751 'phi' 'indvar_flatten216' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 752 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %select_ln130_3, void %._crit_edge411, i32 0, void %.lr.ph425.preheader.preheader" [conv_combined/main.cpp:130]   --->   Operation 752 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 753 [1/1] (4.40ns)   --->   "%add_ln129_1 = add i95 %indvar_flatten216, i95 1" [conv_combined/main.cpp:129]   --->   Operation 753 'add' 'add_ln129_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %j_2" [conv_combined/main.cpp:130]   --->   Operation 754 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 755 [2/2] (6.91ns)   --->   "%empty_85 = mul i31 %trunc_ln130, i31 %empty_71" [conv_combined/main.cpp:130]   --->   Operation 755 'mul' 'empty_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %j_2" [conv_combined/main.cpp:133]   --->   Operation 756 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 757 [1/1] (3.11ns)   --->   "%icmp_ln129 = icmp_eq  i95 %indvar_flatten216, i95 %bound109" [conv_combined/main.cpp:129]   --->   Operation 757 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 56> <Delay = 7.30>
ST_117 : Operation 758 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %select_ln129_1, void %._crit_edge411, i31 0, void %.lr.ph425.preheader.preheader" [conv_combined/main.cpp:129]   --->   Operation 758 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 759 [1/1] (0.00ns)   --->   "%indvar_flatten193 = phi i64 %select_ln130_4, void %._crit_edge411, i64 0, void %.lr.ph425.preheader.preheader" [conv_combined/main.cpp:130]   --->   Operation 759 'phi' 'indvar_flatten193' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 760 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln131, void %._crit_edge411, i32 0, void %.lr.ph425.preheader.preheader" [conv_combined/main.cpp:131]   --->   Operation 760 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 761 [1/2] (6.91ns)   --->   "%empty_85 = mul i31 %trunc_ln130, i31 %empty_71" [conv_combined/main.cpp:130]   --->   Operation 761 'mul' 'empty_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %._crit_edge421.loopexit, void %.lr.ph405" [conv_combined/main.cpp:129]   --->   Operation 762 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 763 [1/1] (2.77ns)   --->   "%icmp_ln130 = icmp_eq  i64 %indvar_flatten193, i64 %bound98" [conv_combined/main.cpp:130]   --->   Operation 763 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln129)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 764 [1/1] (2.47ns)   --->   "%icmp_ln131 = icmp_eq  i32 %k_2, i32 %FH_read" [conv_combined/main.cpp:131]   --->   Operation 764 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln129)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 765 [1/1] (0.99ns)   --->   "%select_ln129_4 = select i1 %icmp_ln130, i1 %icmp_ln104, i1 %icmp_ln131" [conv_combined/main.cpp:129]   --->   Operation 765 'select' 'select_ln129_4' <Predicate = (!icmp_ln129)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln130 = or i1 %select_ln129_4, i1 %icmp_ln130" [conv_combined/main.cpp:130]   --->   Operation 766 'or' 'or_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 767 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln130 = select i1 %or_ln130, i32 0, i32 %k_2" [conv_combined/main.cpp:130]   --->   Operation 767 'select' 'select_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i32 %select_ln130" [conv_combined/main.cpp:131]   --->   Operation 768 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_117 : Operation 769 [1/1] (7.30ns)   --->   "%empty_92 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:140]   --->   Operation 769 'writereq' 'empty_92' <Predicate = (icmp_ln129)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 770 [1/1] (1.58ns)   --->   "%br_ln140 = br void" [conv_combined/main.cpp:140]   --->   Operation 770 'br' 'br_ln140' <Predicate = (icmp_ln129)> <Delay = 1.58>

State 118 <SV = 57> <Delay = 6.91>
ST_118 : Operation 771 [1/1] (2.52ns)   --->   "%add_ln129 = add i31 %i_7, i31 1" [conv_combined/main.cpp:129]   --->   Operation 771 'add' 'add_ln129' <Predicate = (icmp_ln130)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 772 [1/1] (0.69ns)   --->   "%select_ln129 = select i1 %icmp_ln130, i32 0, i32 %j_2" [conv_combined/main.cpp:129]   --->   Operation 772 'select' 'select_ln129' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 773 [1/1] (0.73ns)   --->   "%select_ln129_1 = select i1 %icmp_ln130, i31 %add_ln129, i31 %i_7" [conv_combined/main.cpp:129]   --->   Operation 773 'select' 'select_ln129_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%trunc_ln133_1 = trunc i31 %select_ln129_1" [conv_combined/main.cpp:133]   --->   Operation 774 'trunc' 'trunc_ln133_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln133_1, i5 0" [conv_combined/main.cpp:133]   --->   Operation 775 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln130 = zext i10 %tmp_5" [conv_combined/main.cpp:130]   --->   Operation 776 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%select_ln129_3 = select i1 %icmp_ln130, i10 0, i10 %trunc_ln133" [conv_combined/main.cpp:129]   --->   Operation 777 'select' 'select_ln129_3' <Predicate = (!select_ln129_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 778 [1/1] (2.55ns)   --->   "%add_ln130 = add i32 %select_ln129, i32 1" [conv_combined/main.cpp:130]   --->   Operation 778 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %add_ln130" [conv_combined/main.cpp:130]   --->   Operation 779 'trunc' 'trunc_ln130_1' <Predicate = (select_ln129_4)> <Delay = 0.00>
ST_118 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%trunc_ln133_2 = trunc i32 %add_ln130" [conv_combined/main.cpp:133]   --->   Operation 780 'trunc' 'trunc_ln133_2' <Predicate = (select_ln129_4)> <Delay = 0.00>
ST_118 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%select_ln130_2 = select i1 %select_ln129_4, i10 %trunc_ln133_2, i10 %select_ln129_3" [conv_combined/main.cpp:130]   --->   Operation 781 'select' 'select_ln130_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133 = zext i10 %select_ln130_2" [conv_combined/main.cpp:133]   --->   Operation 782 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 783 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln133 = add i11 %zext_ln130, i11 %zext_ln133" [conv_combined/main.cpp:133]   --->   Operation 783 'add' 'add_ln133' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 784 [1/1] (0.69ns)   --->   "%select_ln130_3 = select i1 %select_ln129_4, i32 %add_ln130, i32 %select_ln129" [conv_combined/main.cpp:130]   --->   Operation 784 'select' 'select_ln130_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 785 [2/2] (6.91ns)   --->   "%empty_89 = mul i31 %trunc_ln131, i31 %trunc_ln102" [conv_combined/main.cpp:131]   --->   Operation 785 'mul' 'empty_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 58> <Delay = 6.91>
ST_119 : Operation 786 [2/2] (6.91ns)   --->   "%mul_ln129 = mul i31 %select_ln129_1, i31 %empty_72" [conv_combined/main.cpp:129]   --->   Operation 786 'mul' 'mul_ln129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 787 [2/2] (6.91ns)   --->   "%p_mid1191 = mul i31 %trunc_ln130_1, i31 %empty_71" [conv_combined/main.cpp:130]   --->   Operation 787 'mul' 'p_mid1191' <Predicate = (select_ln129_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 788 [1/2] (6.91ns)   --->   "%empty_89 = mul i31 %trunc_ln131, i31 %trunc_ln102" [conv_combined/main.cpp:131]   --->   Operation 788 'mul' 'empty_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 59> <Delay = 6.91>
ST_120 : Operation 789 [1/2] (6.91ns)   --->   "%mul_ln129 = mul i31 %select_ln129_1, i31 %empty_72" [conv_combined/main.cpp:129]   --->   Operation 789 'mul' 'mul_ln129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 790 [1/2] (6.91ns)   --->   "%p_mid1191 = mul i31 %trunc_ln130_1, i31 %empty_71" [conv_combined/main.cpp:130]   --->   Operation 790 'mul' 'p_mid1191' <Predicate = (select_ln129_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 60> <Delay = 5.07>
ST_121 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%select_ln129_2 = select i1 %icmp_ln130, i31 0, i31 %empty_85" [conv_combined/main.cpp:129]   --->   Operation 791 'select' 'select_ln129_2' <Predicate = (!select_ln129_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 792 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln130_1 = select i1 %select_ln129_4, i31 %p_mid1191, i31 %select_ln129_2" [conv_combined/main.cpp:130]   --->   Operation 792 'select' 'select_ln130_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i31 %mul_ln129, i31 %empty_89" [conv_combined/main.cpp:129]   --->   Operation 793 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_121 : Operation 794 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_90 = add i31 %tmp7, i31 %select_ln130_1" [conv_combined/main.cpp:129]   --->   Operation 794 'add' 'empty_90' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 122 <SV = 61> <Delay = 5.30>
ST_122 : Operation 795 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_129_26_VITIS_LOOP_130_27_VITIS_LOOP_131_28_str"   --->   Operation 795 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 796 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_130_27_VITIS_LOOP_131_28_str"   --->   Operation 796 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i11 %add_ln133" [conv_combined/main.cpp:133]   --->   Operation 797 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln133, i2 0" [conv_combined/main.cpp:133]   --->   Operation 798 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i13 %tmp_6" [conv_combined/main.cpp:133]   --->   Operation 799 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 800 [1/1] (1.67ns)   --->   "%sub_ln133 = sub i30 %zext_ln133_2, i30 %zext_ln133_1" [conv_combined/main.cpp:133]   --->   Operation 800 'sub' 'sub_ln133' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 801 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:131]   --->   Operation 801 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_90, i1 0" [conv_combined/main.cpp:129]   --->   Operation 802 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 803 [1/1] (2.55ns)   --->   "%empty_91 = add i32 %tmp_8, i32 %dwt_read" [conv_combined/main.cpp:129]   --->   Operation 803 'add' 'empty_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 804 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %cmp192457, void %._crit_edge411, void %.lr.ph410" [conv_combined/main.cpp:132]   --->   Operation 804 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_91, i32 1, i32 31" [conv_combined/main.cpp:132]   --->   Operation 805 'partselect' 'trunc_ln3' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i31 %trunc_ln3" [conv_combined/main.cpp:132]   --->   Operation 806 'sext' 'sext_ln132' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 807 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %sext_ln132" [conv_combined/main.cpp:132]   --->   Operation 807 'getelementptr' 'gmem_addr_7' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = trunc i32 %select_ln130" [conv_combined/main.cpp:133]   --->   Operation 808 'trunc' 'trunc_ln133_3' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i12 %trunc_ln133_3" [conv_combined/main.cpp:133]   --->   Operation 809 'zext' 'zext_ln133_3' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 810 [1/1] (1.81ns)   --->   "%add_ln133_1 = add i30 %sub_ln133, i30 %zext_ln133_3" [conv_combined/main.cpp:133]   --->   Operation 810 'add' 'add_ln133_1' <Predicate = (cmp192457)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln133_4 = trunc i30 %add_ln133_1" [conv_combined/main.cpp:133]   --->   Operation 811 'trunc' 'trunc_ln133_4' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln133_5 = trunc i30 %add_ln133_1" [conv_combined/main.cpp:133]   --->   Operation 812 'trunc' 'trunc_ln133_5' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 813 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln133_5, i2 0" [conv_combined/main.cpp:133]   --->   Operation 813 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp192457)> <Delay = 0.00>
ST_122 : Operation 814 [1/1] (1.81ns)   --->   "%sub_ln133_1 = sub i14 %p_shl5_cast, i14 %trunc_ln133_4" [conv_combined/main.cpp:133]   --->   Operation 814 'sub' 'sub_ln133_1' <Predicate = (cmp192457)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 62> <Delay = 7.30>
ST_123 : Operation 815 [1/1] (7.30ns)   --->   "%empty_86 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_7, i32 %FW_read" [conv_combined/main.cpp:132]   --->   Operation 815 'writereq' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 816 [1/1] (1.58ns)   --->   "%br_ln132 = br void" [conv_combined/main.cpp:132]   --->   Operation 816 'br' 'br_ln132' <Predicate = true> <Delay = 1.58>

State 124 <SV = 63> <Delay = 5.06>
ST_124 : Operation 817 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln132, void %.split30, i31 0, void %.lr.ph410" [conv_combined/main.cpp:132]   --->   Operation 817 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 818 [1/1] (2.52ns)   --->   "%add_ln132 = add i31 %l_2, i31 1" [conv_combined/main.cpp:132]   --->   Operation 818 'add' 'add_ln132' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 819 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:132]   --->   Operation 819 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 820 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 820 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 821 [1/1] (2.47ns)   --->   "%icmp_ln132 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:132]   --->   Operation 821 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 822 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 822 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split30, void %._crit_edge411.loopexit" [conv_combined/main.cpp:132]   --->   Operation 823 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln133_6 = trunc i31 %l_2" [conv_combined/main.cpp:133]   --->   Operation 824 'trunc' 'trunc_ln133_6' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_124 : Operation 825 [1/1] (1.81ns)   --->   "%add_ln133_2 = add i14 %sub_ln133_1, i14 %trunc_ln133_6" [conv_combined/main.cpp:133]   --->   Operation 825 'add' 'add_ln133_2' <Predicate = (!icmp_ln132)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i14 %add_ln133_2" [conv_combined/main.cpp:133]   --->   Operation 826 'zext' 'zext_ln133_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_124 : Operation 827 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln133_4" [conv_combined/main.cpp:133]   --->   Operation 827 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_124 : Operation 828 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i14 %dwbuf_V_addr_1" [conv_combined/main.cpp:133]   --->   Operation 828 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>

State 125 <SV = 64> <Delay = 3.25>
ST_125 : Operation 829 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i14 %dwbuf_V_addr_1" [conv_combined/main.cpp:133]   --->   Operation 829 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>

State 126 <SV = 65> <Delay = 7.30>
ST_126 : Operation 830 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_combined/main.cpp:132]   --->   Operation 830 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_126 : Operation 831 [1/1] (7.30ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_7, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:133]   --->   Operation 831 'write' 'write_ln133' <Predicate = (!icmp_ln132)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 832 'br' 'br_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 127 <SV = 64> <Delay = 7.30>
ST_127 : Operation 833 [5/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_combined/main.cpp:131]   --->   Operation 833 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 65> <Delay = 7.30>
ST_128 : Operation 834 [4/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_combined/main.cpp:131]   --->   Operation 834 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 66> <Delay = 7.30>
ST_129 : Operation 835 [3/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_combined/main.cpp:131]   --->   Operation 835 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 67> <Delay = 7.30>
ST_130 : Operation 836 [2/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_combined/main.cpp:131]   --->   Operation 836 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 68> <Delay = 7.30>
ST_131 : Operation 837 [1/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7" [conv_combined/main.cpp:131]   --->   Operation 837 'writeresp' 'empty_88' <Predicate = (cmp192457)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln131 = br void %._crit_edge411" [conv_combined/main.cpp:131]   --->   Operation 838 'br' 'br_ln131' <Predicate = (cmp192457)> <Delay = 0.00>
ST_131 : Operation 839 [1/1] (2.55ns)   --->   "%add_ln131 = add i32 %select_ln130, i32 1" [conv_combined/main.cpp:131]   --->   Operation 839 'add' 'add_ln131' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 840 [1/1] (3.52ns)   --->   "%add_ln130_1 = add i64 %indvar_flatten193, i64 1" [conv_combined/main.cpp:130]   --->   Operation 840 'add' 'add_ln130_1' <Predicate = (!icmp_ln130)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 841 [1/1] (1.48ns)   --->   "%select_ln130_4 = select i1 %icmp_ln130, i64 1, i64 %add_ln130_1" [conv_combined/main.cpp:130]   --->   Operation 841 'select' 'select_ln130_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph425.preheader"   --->   Operation 842 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 132 <SV = 57> <Delay = 2.52>
ST_132 : Operation 843 [1/1] (0.00ns)   --->   "%i_8 = phi i31 %add_ln140, void %.split28, i31 0, void %.lr.ph405" [conv_combined/main.cpp:140]   --->   Operation 843 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 844 [1/1] (2.52ns)   --->   "%add_ln140 = add i31 %i_8, i31 1" [conv_combined/main.cpp:140]   --->   Operation 844 'add' 'add_ln140' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 845 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 845 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 846 [1/1] (2.47ns)   --->   "%icmp_ln140 = icmp_eq  i31 %i_8, i31 %trunc_ln97" [conv_combined/main.cpp:140]   --->   Operation 846 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 847 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 847 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %.split28, void %._crit_edge406.loopexit" [conv_combined/main.cpp:140]   --->   Operation 848 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i31 %i_8" [conv_combined/main.cpp:141]   --->   Operation 849 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_132 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i5 %trunc_ln141" [conv_combined/main.cpp:141]   --->   Operation 850 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_132 : Operation 851 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln141" [conv_combined/main.cpp:141]   --->   Operation 851 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_132 : Operation 852 [2/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i5 %dbbuf_V_addr_2" [conv_combined/main.cpp:141]   --->   Operation 852 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln140)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 133 <SV = 58> <Delay = 2.32>
ST_133 : Operation 853 [1/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i5 %dbbuf_V_addr_2" [conv_combined/main.cpp:141]   --->   Operation 853 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln140)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 134 <SV = 59> <Delay = 7.30>
ST_134 : Operation 854 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:140]   --->   Operation 854 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_134 : Operation 855 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dbbuf_V_load_1, i2 3" [conv_combined/main.cpp:141]   --->   Operation 855 'write' 'write_ln141' <Predicate = (!icmp_ln140)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 856 'br' 'br_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00>

State 135 <SV = 58> <Delay = 7.30>
ST_135 : Operation 857 [5/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:144]   --->   Operation 857 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 59> <Delay = 7.30>
ST_136 : Operation 858 [4/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:144]   --->   Operation 858 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 60> <Delay = 7.30>
ST_137 : Operation 859 [3/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:144]   --->   Operation 859 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 61> <Delay = 7.30>
ST_138 : Operation 860 [2/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:144]   --->   Operation 860 'writeresp' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 62> <Delay = 7.30>
ST_139 : Operation 861 [1/5] (7.30ns)   --->   "%empty_94 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:144]   --->   Operation 861 'writeresp' 'empty_94' <Predicate = (icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln144 = br void %._crit_edge406" [conv_combined/main.cpp:144]   --->   Operation 862 'br' 'br_ln144' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_139 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln63, void %._crit_edge, void %.lr.ph400" [conv_combined/main.cpp:144]   --->   Operation 863 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %mul105" [conv_combined/main.cpp:144]   --->   Operation 864 'trunc' 'trunc_ln144' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_139 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [conv_combined/main.cpp:144]   --->   Operation 865 'partselect' 'trunc_ln7' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_139 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i31 %trunc_ln7" [conv_combined/main.cpp:144]   --->   Operation 866 'sext' 'sext_ln144' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_139 : Operation 867 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %sext_ln144" [conv_combined/main.cpp:144]   --->   Operation 867 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_139 : Operation 868 [1/1] (7.30ns)   --->   "%empty_95 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 %mul105" [conv_combined/main.cpp:144]   --->   Operation 868 'writereq' 'empty_95' <Predicate = (icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 869 [1/1] (1.58ns)   --->   "%br_ln144 = br void" [conv_combined/main.cpp:144]   --->   Operation 869 'br' 'br_ln144' <Predicate = (icmp_ln63)> <Delay = 1.58>

State 140 <SV = 63> <Delay = 3.25>
ST_140 : Operation 870 [1/1] (0.00ns)   --->   "%i_9 = phi i31 %add_ln144, void %.split26, i31 0, void %.lr.ph400" [conv_combined/main.cpp:144]   --->   Operation 870 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 871 [1/1] (2.52ns)   --->   "%add_ln144 = add i31 %i_9, i31 1" [conv_combined/main.cpp:144]   --->   Operation 871 'add' 'add_ln144' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 872 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 872 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 873 [1/1] (2.47ns)   --->   "%icmp_ln144 = icmp_eq  i31 %i_9, i31 %trunc_ln144" [conv_combined/main.cpp:144]   --->   Operation 873 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 874 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 874 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %.split26, void %._crit_edge.loopexit721" [conv_combined/main.cpp:144]   --->   Operation 875 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i31 %i_9" [conv_combined/main.cpp:145]   --->   Operation 876 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_140 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i9 %trunc_ln145" [conv_combined/main.cpp:145]   --->   Operation 877 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_140 : Operation 878 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln145" [conv_combined/main.cpp:145]   --->   Operation 878 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_140 : Operation 879 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i9 %dxbuf_V_addr_1" [conv_combined/main.cpp:145]   --->   Operation 879 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 141 <SV = 64> <Delay = 3.25>
ST_141 : Operation 880 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i9 %dxbuf_V_addr_1" [conv_combined/main.cpp:145]   --->   Operation 880 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 142 <SV = 65> <Delay = 7.30>
ST_142 : Operation 881 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:144]   --->   Operation 881 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_142 : Operation 882 [1/1] (7.30ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %dxbuf_V_load, i2 3" [conv_combined/main.cpp:145]   --->   Operation 882 'write' 'write_ln145' <Predicate = (!icmp_ln144)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 883 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 883 'br' 'br_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 143 <SV = 64> <Delay = 7.30>
ST_143 : Operation 884 [5/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_combined/main.cpp:151]   --->   Operation 884 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 65> <Delay = 7.30>
ST_144 : Operation 885 [4/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_combined/main.cpp:151]   --->   Operation 885 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 66> <Delay = 7.30>
ST_145 : Operation 886 [3/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_combined/main.cpp:151]   --->   Operation 886 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 67> <Delay = 7.30>
ST_146 : Operation 887 [2/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_combined/main.cpp:151]   --->   Operation 887 'writeresp' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 68> <Delay = 7.30>
ST_147 : Operation 888 [1/5] (7.30ns)   --->   "%empty_98 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [conv_combined/main.cpp:151]   --->   Operation 888 'writeresp' 'empty_98' <Predicate = (icmp_ln63 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 889 [1/1] (0.00ns)   --->   "%br_ln151 = br void %._crit_edge" [conv_combined/main.cpp:151]   --->   Operation 889 'br' 'br_ln151' <Predicate = (icmp_ln63 & !fwprop_read)> <Delay = 0.00>
ST_147 : Operation 890 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [conv_combined/main.cpp:151]   --->   Operation 890 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>

State 148 <SV = 32> <Delay = 5.72>
ST_148 : Operation 891 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln71, void %.split24, i31 0, void %.lr.ph395.preheader" [conv_combined/main.cpp:71]   --->   Operation 891 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 892 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %i_3, i31 1" [conv_combined/main.cpp:71]   --->   Operation 892 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 893 [1/1] (0.00ns)   --->   "%i_3_cast = zext i31 %i_3" [conv_combined/main.cpp:71]   --->   Operation 893 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 894 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 894 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 895 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %i_3_cast, i32 %mul105" [conv_combined/main.cpp:71]   --->   Operation 895 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 896 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 896 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split24, void %._crit_edge396.loopexit" [conv_combined/main.cpp:71]   --->   Operation 897 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 898 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [conv_combined/main.cpp:71]   --->   Operation 898 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_3" [conv_combined/main.cpp:72]   --->   Operation 899 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %trunc_ln72" [conv_combined/main.cpp:72]   --->   Operation 900 'zext' 'zext_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 901 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln72" [conv_combined/main.cpp:72]   --->   Operation 901 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 902 [1/1] (3.25ns)   --->   "%store_ln72 = store i16 0, i9 %dxbuf_V_addr" [conv_combined/main.cpp:72]   --->   Operation 902 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_148 : Operation 903 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph395"   --->   Operation 903 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 149 <SV = 33> <Delay = 5.10>
ST_149 : Operation 904 [1/1] (2.55ns)   --->   "%add_ln75 = add i32 %W_read, i32 1" [conv_combined/main.cpp:75]   --->   Operation 904 'add' 'add_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 905 [1/1] (2.55ns)   --->   "%sub_ln75 = sub i32 %add_ln75, i32 %FW_read" [conv_combined/main.cpp:75]   --->   Operation 905 'sub' 'sub_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:75]   --->   Operation 906 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_149 : Operation 907 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln75_1 = sub i32 %add_ln75_1, i32 %FH_read" [conv_combined/main.cpp:75]   --->   Operation 907 'sub' 'sub_ln75_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_149 : Operation 908 [1/1] (2.47ns)   --->   "%icmp_ln78 = icmp_eq  i32 %add_ln75, i32 %FW_read" [conv_combined/main.cpp:78]   --->   Operation 908 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 34> <Delay = 6.91>
ST_150 : Operation 909 [1/1] (0.00ns)   --->   "%cast24 = zext i32 %sub_ln75_1" [conv_combined/main.cpp:75]   --->   Operation 909 'zext' 'cast24' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 910 [1/1] (0.00ns)   --->   "%cast25 = zext i32 %sub_ln75" [conv_combined/main.cpp:75]   --->   Operation 910 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 911 [2/2] (6.91ns)   --->   "%bound26 = mul i64 %cast24, i64 %cast25" [conv_combined/main.cpp:75]   --->   Operation 911 'mul' 'bound26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 35> <Delay = 6.91>
ST_151 : Operation 912 [1/2] (6.91ns)   --->   "%bound26 = mul i64 %cast24, i64 %cast25" [conv_combined/main.cpp:75]   --->   Operation 912 'mul' 'bound26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 36> <Delay = 6.97>
ST_152 : Operation 913 [1/1] (0.00ns)   --->   "%cast38 = zext i32 %C_read"   --->   Operation 913 'zext' 'cast38' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 914 [1/1] (0.00ns)   --->   "%cast39 = zext i64 %bound26" [conv_combined/main.cpp:75]   --->   Operation 914 'zext' 'cast39' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 915 [5/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:75]   --->   Operation 915 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 37> <Delay = 6.97>
ST_153 : Operation 916 [4/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:75]   --->   Operation 916 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 38> <Delay = 6.97>
ST_154 : Operation 917 [3/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:75]   --->   Operation 917 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 39> <Delay = 6.97>
ST_155 : Operation 918 [2/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:75]   --->   Operation 918 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 40> <Delay = 6.97>
ST_156 : Operation 919 [1/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:75]   --->   Operation 919 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 41> <Delay = 6.97>
ST_157 : Operation 920 [1/1] (0.00ns)   --->   "%cast60 = zext i32 %F_read"   --->   Operation 920 'zext' 'cast60' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 921 [1/1] (0.00ns)   --->   "%cast61 = zext i96 %bound40" [conv_combined/main.cpp:75]   --->   Operation 921 'zext' 'cast61' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 922 [5/5] (6.97ns)   --->   "%bound62 = mul i128 %cast60, i128 %cast61" [conv_combined/main.cpp:75]   --->   Operation 922 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 42> <Delay = 6.97>
ST_158 : Operation 923 [4/5] (6.97ns)   --->   "%bound62 = mul i128 %cast60, i128 %cast61" [conv_combined/main.cpp:75]   --->   Operation 923 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 43> <Delay = 6.97>
ST_159 : Operation 924 [3/5] (6.97ns)   --->   "%bound62 = mul i128 %cast60, i128 %cast61" [conv_combined/main.cpp:75]   --->   Operation 924 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 44> <Delay = 6.97>
ST_160 : Operation 925 [2/5] (6.97ns)   --->   "%bound62 = mul i128 %cast60, i128 %cast61" [conv_combined/main.cpp:75]   --->   Operation 925 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 45> <Delay = 6.97>
ST_161 : Operation 926 [1/1] (2.47ns)   --->   "%cmp134362 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 926 'icmp' 'cmp134362' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %W_read" [conv_combined/main.cpp:75]   --->   Operation 927 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 928 [1/1] (1.82ns)   --->   "%add_ln75_3 = add i9 %trunc_ln44, i9 1" [conv_combined/main.cpp:75]   --->   Operation 928 'add' 'add_ln75_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i32 %H_read" [conv_combined/main.cpp:75]   --->   Operation 929 'trunc' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 930 [1/1] (1.82ns)   --->   "%add_ln75_4 = add i9 %trunc_ln43, i9 1" [conv_combined/main.cpp:75]   --->   Operation 930 'add' 'add_ln75_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 931 [1/5] (6.97ns)   --->   "%bound62 = mul i128 %cast60, i128 %cast61" [conv_combined/main.cpp:75]   --->   Operation 931 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 932 [1/1] (2.77ns)   --->   "%icmp_ln77 = icmp_eq  i64 %bound26, i64 0" [conv_combined/main.cpp:77]   --->   Operation 932 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 933 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [conv_combined/main.cpp:75]   --->   Operation 933 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 162 <SV = 46> <Delay = 7.07>
ST_162 : Operation 934 [1/1] (0.00ns)   --->   "%indvar_flatten93 = phi i128 0, void %._crit_edge396.loopexit, i128 %add_ln75_5, void %._crit_edge371.loopexit" [conv_combined/main.cpp:75]   --->   Operation 934 'phi' 'indvar_flatten93' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 935 [1/1] (0.00ns)   --->   "%f = phi i31 0, void %._crit_edge396.loopexit, i31 %select_ln75_7, void %._crit_edge371.loopexit" [conv_combined/main.cpp:75]   --->   Operation 935 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 936 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i96 0, void %._crit_edge396.loopexit, i96 %select_ln76_6, void %._crit_edge371.loopexit" [conv_combined/main.cpp:76]   --->   Operation 936 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 937 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %._crit_edge396.loopexit, i32 %select_ln76_5, void %._crit_edge371.loopexit" [conv_combined/main.cpp:76]   --->   Operation 937 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 938 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i64 0, void %._crit_edge396.loopexit, i64 %select_ln77_4, void %._crit_edge371.loopexit" [conv_combined/main.cpp:77]   --->   Operation 938 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 939 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %._crit_edge396.loopexit, i32 %select_ln77_3, void %._crit_edge371.loopexit" [conv_combined/main.cpp:77]   --->   Operation 939 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 940 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %._crit_edge396.loopexit, i32 %add_ln78, void %._crit_edge371.loopexit" [conv_combined/main.cpp:78]   --->   Operation 940 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 941 [1/1] (5.35ns)   --->   "%add_ln75_5 = add i128 %indvar_flatten93, i128 1" [conv_combined/main.cpp:75]   --->   Operation 941 'add' 'add_ln75_5' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i31 %f" [conv_combined/main.cpp:75]   --->   Operation 942 'trunc' 'trunc_ln75_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 943 [1/1] (4.35ns)   --->   "%empty_60 = mul i9 %trunc_ln75_2, i9 %add_ln75_4" [conv_combined/main.cpp:75]   --->   Operation 943 'mul' 'empty_60' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %c" [conv_combined/main.cpp:76]   --->   Operation 944 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 945 [1/1] (4.35ns)   --->   "%empty_61 = mul i9 %trunc_ln76, i9 %trunc_ln75_1" [conv_combined/main.cpp:76]   --->   Operation 945 'mul' 'empty_61' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %h" [conv_combined/main.cpp:77]   --->   Operation 946 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 947 [1/1] (1.82ns)   --->   "%empty_62 = add i9 %trunc_ln77, i9 %empty_60" [conv_combined/main.cpp:77]   --->   Operation 947 'add' 'empty_62' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 948 [1/1] (3.47ns)   --->   "%icmp_ln75 = icmp_eq  i128 %indvar_flatten93, i128 %bound62" [conv_combined/main.cpp:75]   --->   Operation 948 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %._crit_edge386.loopexit, void %._crit_edge391.loopexit" [conv_combined/main.cpp:75]   --->   Operation 949 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 950 [1/1] (2.52ns)   --->   "%add_ln75_2 = add i31 %f, i31 1" [conv_combined/main.cpp:75]   --->   Operation 950 'add' 'add_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 951 [1/1] (3.12ns)   --->   "%icmp_ln76 = icmp_eq  i96 %indvar_flatten56, i96 %bound40" [conv_combined/main.cpp:76]   --->   Operation 951 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 952 [1/1] (0.69ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i32 0, i32 %c" [conv_combined/main.cpp:75]   --->   Operation 952 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = trunc i31 %add_ln75_2" [conv_combined/main.cpp:75]   --->   Operation 953 'trunc' 'trunc_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_162 : Operation 954 [1/1] (4.35ns)   --->   "%p_mid173 = mul i9 %trunc_ln75_3, i9 %add_ln75_4" [conv_combined/main.cpp:75]   --->   Operation 954 'mul' 'p_mid173' <Predicate = (!icmp_ln75)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln75_4 = trunc i31 %add_ln75_2" [conv_combined/main.cpp:75]   --->   Operation 955 'trunc' 'trunc_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_162 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln75_5 = trunc i31 %f" [conv_combined/main.cpp:75]   --->   Operation 956 'trunc' 'trunc_ln75_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_162 : Operation 957 [1/1] (1.21ns)   --->   "%select_ln75_2 = select i1 %icmp_ln76, i5 %trunc_ln75_4, i5 %trunc_ln75_5" [conv_combined/main.cpp:75]   --->   Operation 957 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 958 [1/1] (2.47ns)   --->   "%icmp_ln78_1 = icmp_eq  i32 %w, i32 %sub_ln75" [conv_combined/main.cpp:78]   --->   Operation 958 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_4)   --->   "%select_ln75_5 = select i1 %icmp_ln76, i1 %icmp_ln78, i1 %icmp_ln78_1" [conv_combined/main.cpp:75]   --->   Operation 959 'select' 'select_ln75_5' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 960 [1/1] (2.77ns)   --->   "%icmp_ln77_1 = icmp_eq  i64 %indvar_flatten35, i64 %bound26" [conv_combined/main.cpp:77]   --->   Operation 960 'icmp' 'icmp_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 961 [1/1] (0.99ns)   --->   "%select_ln75_6 = select i1 %icmp_ln76, i1 %icmp_ln77, i1 %icmp_ln77_1" [conv_combined/main.cpp:75]   --->   Operation 961 'select' 'select_ln75_6' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 962 [1/1] (0.73ns)   --->   "%select_ln75_7 = select i1 %icmp_ln76, i31 %add_ln75_2, i31 %f" [conv_combined/main.cpp:75]   --->   Operation 962 'select' 'select_ln75_7' <Predicate = (!icmp_ln75)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 963 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %select_ln75, i32 1" [conv_combined/main.cpp:76]   --->   Operation 963 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 964 [1/1] (0.97ns)   --->   "%or_ln76 = or i1 %select_ln75_6, i1 %icmp_ln76" [conv_combined/main.cpp:76]   --->   Operation 964 'or' 'or_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i32 %add_ln76" [conv_combined/main.cpp:76]   --->   Operation 965 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_162 : Operation 966 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln76_4 = select i1 %select_ln75_6, i1 %icmp_ln78, i1 %select_ln75_5" [conv_combined/main.cpp:76]   --->   Operation 966 'select' 'select_ln76_4' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 967 [1/1] (0.69ns)   --->   "%select_ln76_5 = select i1 %select_ln75_6, i32 %add_ln76, i32 %select_ln75" [conv_combined/main.cpp:76]   --->   Operation 967 'select' 'select_ln76_5' <Predicate = (!icmp_ln75)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 968 [2/2] (6.91ns)   --->   "%tmp3 = mul i32 %outW, i32 %F_read" [conv_combined/main.cpp:44]   --->   Operation 968 'mul' 'tmp3' <Predicate = (icmp_ln75)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 47> <Delay = 7.09>
ST_163 : Operation 969 [1/1] (0.96ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i9 %p_mid173, i9 %empty_60" [conv_combined/main.cpp:75]   --->   Operation 969 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_1)   --->   "%select_ln75_3 = select i1 %icmp_ln76, i9 0, i9 %empty_61" [conv_combined/main.cpp:75]   --->   Operation 970 'select' 'select_ln75_3' <Predicate = (!select_ln75_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%select_ln75_4 = select i1 %icmp_ln76, i9 %p_mid173, i9 %empty_62" [conv_combined/main.cpp:75]   --->   Operation 971 'select' 'select_ln75_4' <Predicate = (!select_ln75_6 & !select_ln76_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 972 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %or_ln76, i32 0, i32 %h" [conv_combined/main.cpp:76]   --->   Operation 972 'select' 'select_ln76' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 973 [1/1] (4.35ns)   --->   "%p_mid146 = mul i9 %trunc_ln76_1, i9 %trunc_ln75_1" [conv_combined/main.cpp:76]   --->   Operation 973 'mul' 'p_mid146' <Predicate = (select_ln75_6)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 974 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln76_1 = select i1 %select_ln75_6, i9 %p_mid146, i9 %select_ln75_3" [conv_combined/main.cpp:76]   --->   Operation 974 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln76_2 = select i1 %or_ln76, i9 0, i9 %trunc_ln77" [conv_combined/main.cpp:76]   --->   Operation 975 'select' 'select_ln76_2' <Predicate = (!select_ln76_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 976 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln76_3 = select i1 %select_ln75_6, i9 %select_ln75_1, i9 %select_ln75_4" [conv_combined/main.cpp:76]   --->   Operation 976 'select' 'select_ln76_3' <Predicate = (!select_ln76_4)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 977 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_combined/main.cpp:77]   --->   Operation 977 'add' 'add_ln77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %add_ln77" [conv_combined/main.cpp:77]   --->   Operation 978 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 979 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %select_ln76_4, i9 %trunc_ln77_1, i9 %select_ln76_2" [conv_combined/main.cpp:77]   --->   Operation 979 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 980 [1/1] (1.82ns)   --->   "%p_mid131 = add i9 %trunc_ln77_1, i9 %select_ln75_1" [conv_combined/main.cpp:77]   --->   Operation 980 'add' 'p_mid131' <Predicate = (select_ln76_4)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 981 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %select_ln76_4, i9 %p_mid131, i9 %select_ln76_3" [conv_combined/main.cpp:77]   --->   Operation 981 'select' 'select_ln77_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 982 [3/3] (1.05ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln77 = mul i9 %select_ln77_2, i9 %add_ln75_3" [conv_combined/main.cpp:77]   --->   Operation 982 'mul' 'mul_ln77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 983 [1/1] (0.69ns)   --->   "%select_ln77_3 = select i1 %select_ln76_4, i32 %add_ln77, i32 %select_ln76" [conv_combined/main.cpp:77]   --->   Operation 983 'select' 'select_ln77_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 164 <SV = 48> <Delay = 1.05>
ST_164 : Operation 984 [2/3] (1.05ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln77 = mul i9 %select_ln77_2, i9 %add_ln75_3" [conv_combined/main.cpp:77]   --->   Operation 984 'mul' 'mul_ln77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 165 <SV = 49> <Delay = 3.07>
ST_165 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %select_ln75_2" [conv_combined/main.cpp:75]   --->   Operation 985 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 986 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln75" [conv_combined/main.cpp:75]   --->   Operation 986 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 987 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i5 %bbuf_V_addr_1" [conv_combined/main.cpp:75]   --->   Operation 987 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_165 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%or_ln77 = or i1 %select_ln76_4, i1 %select_ln75_6" [conv_combined/main.cpp:77]   --->   Operation 988 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%or_ln77_1 = or i1 %or_ln77, i1 %icmp_ln76" [conv_combined/main.cpp:77]   --->   Operation 989 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 990 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %or_ln77_1, i32 0, i32 %w" [conv_combined/main.cpp:77]   --->   Operation 990 'select' 'select_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 991 [1/3] (0.00ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln77 = mul i9 %select_ln77_2, i9 %add_ln75_3" [conv_combined/main.cpp:77]   --->   Operation 991 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %select_ln77" [conv_combined/main.cpp:78]   --->   Operation 992 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 993 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79 = add i9 %trunc_ln78, i9 %mul_ln77" [conv_combined/main.cpp:79]   --->   Operation 993 'add' 'add_ln79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 166 <SV = 50> <Delay = 5.57>
ST_166 : Operation 994 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_8_VITIS_LOOP_77_10_VITIS_LOOP_78_11_str"   --->   Operation 994 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 995 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i5 %bbuf_V_addr_1" [conv_combined/main.cpp:75]   --->   Operation 995 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_166 : Operation 996 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_9_VITIS_LOOP_77_10_VITIS_LOOP_78_11_str"   --->   Operation 996 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 997 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_10_VITIS_LOOP_78_11_str"   --->   Operation 997 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 998 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_combined/main.cpp:78]   --->   Operation 998 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 999 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79 = add i9 %trunc_ln78, i9 %mul_ln77" [conv_combined/main.cpp:79]   --->   Operation 999 'add' 'add_ln79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %add_ln79" [conv_combined/main.cpp:79]   --->   Operation 1000 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1001 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln79" [conv_combined/main.cpp:79]   --->   Operation 1001 'getelementptr' 'ybuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1002 [1/1] (3.25ns)   --->   "%store_ln79 = store i16 %bbuf_V_load, i9 %ybuf_V_addr_1" [conv_combined/main.cpp:79]   --->   Operation 1002 'store' 'store_ln79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_166 : Operation 1003 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [conv_combined/main.cpp:80]   --->   Operation 1003 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 167 <SV = 51> <Delay = 5.50>
ST_167 : Operation 1004 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln80, void %._crit_edge366, i32 0, void %._crit_edge386.loopexit" [conv_combined/main.cpp:80]   --->   Operation 1004 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1005 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i99176_promoted = phi i16 %V1_i_i_i_i_i99176_promoted514, void %._crit_edge366, i16 %bbuf_V_load, void %._crit_edge386.loopexit"   --->   Operation 1005 'phi' 'V1_i_i_i_i_i99176_promoted' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1006 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %fh, i32 1" [conv_combined/main.cpp:80]   --->   Operation 1006 'add' 'add_ln80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1007 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:80]   --->   Operation 1007 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split14, void %._crit_edge371.loopexit" [conv_combined/main.cpp:80]   --->   Operation 1008 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %fh" [conv_combined/main.cpp:80]   --->   Operation 1009 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_167 : Operation 1010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i9 %select_ln76_1, i9 %trunc_ln80" [conv_combined/main.cpp:76]   --->   Operation 1010 'add' 'tmp2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_167 : Operation 1011 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%empty_63 = add i9 %tmp2, i9 %select_ln77_1" [conv_combined/main.cpp:76]   --->   Operation 1011 'add' 'empty_63' <Predicate = (!icmp_ln80)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_167 : Operation 1012 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %select_ln77, i32 1" [conv_combined/main.cpp:78]   --->   Operation 1012 'add' 'add_ln78' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1013 [1/1] (3.52ns)   --->   "%add_ln77_1 = add i64 %indvar_flatten35, i64 1" [conv_combined/main.cpp:77]   --->   Operation 1013 'add' 'add_ln77_1' <Predicate = (icmp_ln80 & !or_ln76)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1014 [1/1] (1.48ns)   --->   "%select_ln77_4 = select i1 %or_ln76, i64 1, i64 %add_ln77_1" [conv_combined/main.cpp:77]   --->   Operation 1014 'select' 'select_ln77_4' <Predicate = (icmp_ln80)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1015 [1/1] (4.43ns)   --->   "%add_ln76_1 = add i96 %indvar_flatten56, i96 1" [conv_combined/main.cpp:76]   --->   Operation 1015 'add' 'add_ln76_1' <Predicate = (icmp_ln80 & !icmp_ln76)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1016 [1/1] (1.06ns)   --->   "%select_ln76_6 = select i1 %icmp_ln76, i96 1, i96 %add_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 1016 'select' 'select_ln76_6' <Predicate = (icmp_ln80)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1017 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1017 'br' 'br_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 168 <SV = 52> <Delay = 6.17>
ST_168 : Operation 1018 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_combined/main.cpp:80]   --->   Operation 1018 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1019 [1/1] (4.35ns)   --->   "%empty_64 = mul i9 %empty_63, i9 %trunc_ln75" [conv_combined/main.cpp:76]   --->   Operation 1019 'mul' 'empty_64' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1020 [1/1] (1.58ns)   --->   "%br_ln81 = br i1 %cmp134362, void %._crit_edge366, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:81]   --->   Operation 1020 'br' 'br_ln81' <Predicate = true> <Delay = 1.58>
ST_168 : Operation 1021 [1/1] (1.82ns)   --->   "%add_ln82 = add i9 %empty_64, i9 %trunc_ln78" [conv_combined/main.cpp:82]   --->   Operation 1021 'add' 'add_ln82' <Predicate = (cmp134362)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1022 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 1022 'br' 'br_ln0' <Predicate = (cmp134362)> <Delay = 1.58>

State 169 <SV = 53> <Delay = 5.07>
ST_169 : Operation 1023 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln81, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:81]   --->   Operation 1023 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1024 [1/1] (2.52ns)   --->   "%add_ln81 = add i31 %fw, i31 1" [conv_combined/main.cpp:81]   --->   Operation 1024 'add' 'add_ln81' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1025 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:81]   --->   Operation 1025 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1026 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:81]   --->   Operation 1026 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge366.loopexit" [conv_combined/main.cpp:81]   --->   Operation 1027 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %fw" [conv_combined/main.cpp:82]   --->   Operation 1028 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_169 : Operation 1029 [1/1] (1.82ns)   --->   "%add_ln1116 = add i9 %add_ln82, i9 %trunc_ln82"   --->   Operation 1029 'add' 'add_ln1116' <Predicate = (!icmp_ln81)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i9 %add_ln1116"   --->   Operation 1030 'zext' 'zext_ln1116' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_169 : Operation 1031 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1116"   --->   Operation 1031 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_169 : Operation 1032 [2/2] (3.25ns)   --->   "%xbuf_V_load = load i9 %xbuf_V_addr_1"   --->   Operation 1032 'load' 'xbuf_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 170 <SV = 54> <Delay = 5.33>
ST_170 : Operation 1033 [1/1] (0.00ns)   --->   "%empty_65 = phi i16 %add_ln703_1, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %V1_i_i_i_i_i99176_promoted, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 1033 'phi' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1034 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1034 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1035 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 1035 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1036 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_combined/main.cpp:81]   --->   Operation 1036 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_170 : Operation 1037 [1/2] (3.25ns)   --->   "%xbuf_V_load = load i9 %xbuf_V_addr_1"   --->   Operation 1037 'load' 'xbuf_V_load' <Predicate = (!icmp_ln81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_170 : Operation 1038 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %xbuf_V_load, i16 %empty_65"   --->   Operation 1038 'add' 'add_ln703_1' <Predicate = (!icmp_ln81)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1039 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 1039 'br' 'br_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 171 <SV = 55> <Delay = 3.25>
ST_171 : Operation 1040 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %empty_65, i9 %ybuf_V_addr_1"   --->   Operation 1040 'store' 'store_ln703' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_171 : Operation 1041 [1/1] (1.58ns)   --->   "%br_ln80 = br void %._crit_edge366" [conv_combined/main.cpp:80]   --->   Operation 1041 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 172 <SV = 56> <Delay = 0.00>
ST_172 : Operation 1042 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i99176_promoted514 = phi i16 %empty_65, void %._crit_edge366.loopexit, i16 %V1_i_i_i_i_i99176_promoted, void %.split14"   --->   Operation 1042 'phi' 'V1_i_i_i_i_i99176_promoted514' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1043 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 173 <SV = 47> <Delay = 6.91>
ST_173 : Operation 1044 [1/2] (6.91ns)   --->   "%tmp3 = mul i32 %outW, i32 %F_read" [conv_combined/main.cpp:44]   --->   Operation 1044 'mul' 'tmp3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 48> <Delay = 6.91>
ST_174 : Operation 1045 [2/2] (6.91ns)   --->   "%mul171 = mul i32 %tmp3, i32 %outH" [conv_combined/main.cpp:44]   --->   Operation 1045 'mul' 'mul171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 49> <Delay = 6.91>
ST_175 : Operation 1046 [1/2] (6.91ns)   --->   "%mul171 = mul i32 %tmp3, i32 %outH" [conv_combined/main.cpp:44]   --->   Operation 1046 'mul' 'mul171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 50> <Delay = 6.91>
ST_176 : Operation 1047 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %mul171, i32 0" [conv_combined/main.cpp:90]   --->   Operation 1047 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1048 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %._crit_edge, void %.lr.ph" [conv_combined/main.cpp:90]   --->   Operation 1048 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1049 [2/2] (6.91ns)   --->   "%mul_ln90 = mul i32 %sub_ln75, i32 %F_read" [conv_combined/main.cpp:90]   --->   Operation 1049 'mul' 'mul_ln90' <Predicate = (icmp_ln90)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [conv_combined/main.cpp:90]   --->   Operation 1050 'partselect' 'trunc_ln1' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_176 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i31 %trunc_ln1" [conv_combined/main.cpp:90]   --->   Operation 1051 'sext' 'sext_ln90' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_176 : Operation 1052 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln90" [conv_combined/main.cpp:90]   --->   Operation 1052 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 177 <SV = 51> <Delay = 6.91>
ST_177 : Operation 1053 [1/2] (6.91ns)   --->   "%mul_ln90 = mul i32 %sub_ln75, i32 %F_read" [conv_combined/main.cpp:90]   --->   Operation 1053 'mul' 'mul_ln90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 52> <Delay = 6.91>
ST_178 : Operation 1054 [2/2] (6.91ns)   --->   "%mul_ln90_1 = mul i32 %mul_ln90, i32 %sub_ln75_1" [conv_combined/main.cpp:90]   --->   Operation 1054 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 53> <Delay = 6.91>
ST_179 : Operation 1055 [1/2] (6.91ns)   --->   "%mul_ln90_1 = mul i32 %mul_ln90, i32 %sub_ln75_1" [conv_combined/main.cpp:90]   --->   Operation 1055 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 54> <Delay = 7.30>
ST_180 : Operation 1056 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %mul_ln90_1" [conv_combined/main.cpp:90]   --->   Operation 1056 'writereq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 1057 [1/1] (1.58ns)   --->   "%br_ln90 = br void" [conv_combined/main.cpp:90]   --->   Operation 1057 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>

State 181 <SV = 55> <Delay = 3.25>
ST_181 : Operation 1058 [1/1] (0.00ns)   --->   "%i_6 = phi i32 %add_ln90, void %.split, i32 0, void %.lr.ph" [conv_combined/main.cpp:90]   --->   Operation 1058 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1059 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %i_6, i32 1" [conv_combined/main.cpp:90]   --->   Operation 1059 'add' 'add_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1060 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1060 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1061 [1/1] (2.47ns)   --->   "%icmp_ln90_1 = icmp_eq  i32 %i_6, i32 %mul_ln90_1" [conv_combined/main.cpp:90]   --->   Operation 1061 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1062 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:90]   --->   Operation 1062 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %i_6" [conv_combined/main.cpp:91]   --->   Operation 1063 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_181 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i9 %trunc_ln91" [conv_combined/main.cpp:91]   --->   Operation 1064 'zext' 'zext_ln91' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_181 : Operation 1065 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln91" [conv_combined/main.cpp:91]   --->   Operation 1065 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_181 : Operation 1066 [2/2] (3.25ns)   --->   "%ybuf_V_load = load i9 %ybuf_V_addr" [conv_combined/main.cpp:91]   --->   Operation 1066 'load' 'ybuf_V_load' <Predicate = (!icmp_ln90_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 182 <SV = 56> <Delay = 3.25>
ST_182 : Operation 1067 [1/2] (3.25ns)   --->   "%ybuf_V_load = load i9 %ybuf_V_addr" [conv_combined/main.cpp:91]   --->   Operation 1067 'load' 'ybuf_V_load' <Predicate = (!icmp_ln90_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 183 <SV = 57> <Delay = 7.30>
ST_183 : Operation 1068 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [conv_combined/main.cpp:90]   --->   Operation 1068 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_183 : Operation 1069 [1/1] (7.30ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %ybuf_V_load, i2 3" [conv_combined/main.cpp:91]   --->   Operation 1069 'write' 'write_ln91' <Predicate = (!icmp_ln90_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 1070 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1070 'br' 'br_ln0' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>

State 184 <SV = 56> <Delay = 7.30>
ST_184 : Operation 1071 [5/5] (7.30ns)   --->   "%empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:151]   --->   Operation 1071 'writeresp' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 57> <Delay = 7.30>
ST_185 : Operation 1072 [4/5] (7.30ns)   --->   "%empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:151]   --->   Operation 1072 'writeresp' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 58> <Delay = 7.30>
ST_186 : Operation 1073 [3/5] (7.30ns)   --->   "%empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:151]   --->   Operation 1073 'writeresp' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 59> <Delay = 7.30>
ST_187 : Operation 1074 [2/5] (7.30ns)   --->   "%empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:151]   --->   Operation 1074 'writeresp' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 60> <Delay = 7.30>
ST_188 : Operation 1075 [1/5] (7.30ns)   --->   "%empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:151]   --->   Operation 1075 'writeresp' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln151 = br void %._crit_edge" [conv_combined/main.cpp:151]   --->   Operation 1076 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [60]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [98]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [98]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [101]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [101]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [101]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [101]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [101]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:46) with incoming values : ('select_ln46_2', conv_combined/main.cpp:46) [106]  (0 ns)
	'mul' operation ('empty_50', conv_combined/main.cpp:46) [111]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_50', conv_combined/main.cpp:46) [111]  (6.91 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_combined/main.cpp:59) [196]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:46) [122]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:46) [122]  (6.91 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln46', conv_combined/main.cpp:46) [121]  (0.698 ns)
	'add' operation ('add_ln47', conv_combined/main.cpp:47) [132]  (2.55 ns)
	'add' operation ('tmp_mid1', conv_combined/main.cpp:47) [137]  (2.52 ns)
	'select' operation ('select_ln47_1', conv_combined/main.cpp:47) [138]  (0.733 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', conv_combined/main.cpp:47) [139]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', conv_combined/main.cpp:47) [139]  (6.91 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln47', conv_combined/main.cpp:47) [134]  (0 ns)
	'select' operation ('select_ln47', conv_combined/main.cpp:47) [135]  (0.978 ns)
	'add' operation ('tmp11', conv_combined/main.cpp:48) [151]  (2.52 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', conv_combined/main.cpp:48) [152]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', conv_combined/main.cpp:48) [152]  (6.91 ns)

 <State 20>: 5.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln50', conv_combined/main.cpp:50) [147]  (1.68 ns)
	'add' operation ('add_ln50_1', conv_combined/main.cpp:50) [163]  (1.81 ns)
	'sub' operation ('sub_ln50_1', conv_combined/main.cpp:50) [167]  (1.81 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:49) [160]  (7.3 ns)

 <State 28>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:49) with incoming values : ('add_ln49', conv_combined/main.cpp:49) [170]  (0 ns)
	'add' operation ('add_ln49', conv_combined/main.cpp:49) [171]  (2.52 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:50) [183]  (7.3 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:50) [182]  (0 ns)
	'store' operation ('store_ln50', conv_combined/main.cpp:50) of variable 'gmem_addr_2_read', conv_combined/main.cpp:50 on array 'wbuf.V', conv_combined/main.cpp:37 [184]  (3.25 ns)

 <State 31>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln47_1', conv_combined/main.cpp:47) [190]  (3.52 ns)
	'select' operation ('select_ln47_4', conv_combined/main.cpp:47) [191]  (1.48 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [197]  (7.3 ns)

 <State 38>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:59) with incoming values : ('add_ln59', conv_combined/main.cpp:59) [200]  (0 ns)
	'add' operation ('add_ln59', conv_combined/main.cpp:59) [201]  (2.52 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:60) [211]  (7.3 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', conv_combined/main.cpp:60) [210]  (0 ns)
	'store' operation ('store_ln60', conv_combined/main.cpp:60) of variable 'gmem_addr_read', conv_combined/main.cpp:60 on array 'bbuf.V', conv_combined/main.cpp:40 [212]  (2.32 ns)

 <State 41>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp1') [217]  (6.91 ns)

 <State 42>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp1') [217]  (6.91 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul105') [218]  (6.91 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul105') [218]  (6.91 ns)

 <State 45>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln63', conv_combined/main.cpp:63) [219]  (2.47 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:63) [226]  (7.3 ns)

 <State 53>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:63) with incoming values : ('add_ln63', conv_combined/main.cpp:63) [229]  (0 ns)
	'add' operation ('add_ln63', conv_combined/main.cpp:63) [230]  (2.52 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:64) [240]  (7.3 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', conv_combined/main.cpp:64) [239]  (0 ns)
	'store' operation ('store_ln64', conv_combined/main.cpp:64) of variable 'gmem_addr_1_read', conv_combined/main.cpp:64 on array 'xbuf.V', conv_combined/main.cpp:31 [241]  (3.25 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', conv_combined/main.cpp:97) [253]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:97) [254]  (7.3 ns)

 <State 63>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:97) with incoming values : ('add_ln97', conv_combined/main.cpp:97) [257]  (0 ns)
	'add' operation ('add_ln97', conv_combined/main.cpp:97) [258]  (2.52 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:98) [268]  (7.3 ns)

 <State 65>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr', conv_combined/main.cpp:98) [267]  (0 ns)
	'store' operation ('store_ln98', conv_combined/main.cpp:98) of variable 'gmem_addr_3_read', conv_combined/main.cpp:98 on array 'dbbuf.V', conv_combined/main.cpp:41 [269]  (2.32 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound98') [280]  (6.91 ns)

 <State 67>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound98') [280]  (6.91 ns)

 <State 68>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109', conv_combined/main.cpp:97) [283]  (6.98 ns)

 <State 69>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109', conv_combined/main.cpp:97) [283]  (6.98 ns)

 <State 70>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109', conv_combined/main.cpp:97) [283]  (6.98 ns)

 <State 71>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109', conv_combined/main.cpp:97) [283]  (6.98 ns)

 <State 72>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound109', conv_combined/main.cpp:97) [283]  (6.98 ns)

 <State 73>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:103) with incoming values : ('select_ln103_3', conv_combined/main.cpp:103) [290]  (0 ns)
	'mul' operation ('empty_73', conv_combined/main.cpp:103) [294]  (6.91 ns)

 <State 74>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_73', conv_combined/main.cpp:103) [294]  (6.91 ns)

 <State 75>: 5.2ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln104_1', conv_combined/main.cpp:104) [310]  (2.47 ns)
	'select' operation ('select_ln102_4', conv_combined/main.cpp:102) [311]  (0.993 ns)
	'select' operation ('select_ln103_2', conv_combined/main.cpp:103) [320]  (0 ns)
	'add' operation ('add_ln106', conv_combined/main.cpp:106) [322]  (1.73 ns)

 <State 76>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102', conv_combined/main.cpp:102) [304]  (6.91 ns)

 <State 77>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102', conv_combined/main.cpp:102) [304]  (6.91 ns)

 <State 78>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln102_2', conv_combined/main.cpp:102) [308]  (0 ns)
	'select' operation ('select_ln103_1', conv_combined/main.cpp:103) [318]  (0.733 ns)
	'add' operation ('empty_77', conv_combined/main.cpp:102) [332]  (4.34 ns)

 <State 79>: 5.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln106', conv_combined/main.cpp:106) [326]  (1.68 ns)
	'add' operation ('add_ln106_1', conv_combined/main.cpp:106) [343]  (1.81 ns)
	'sub' operation ('sub_ln106_1', conv_combined/main.cpp:106) [347]  (1.81 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:105) [340]  (7.3 ns)

 <State 87>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:105) with incoming values : ('add_ln105', conv_combined/main.cpp:105) [350]  (0 ns)
	'add' operation ('add_ln105', conv_combined/main.cpp:105) [351]  (2.52 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:106) [363]  (7.3 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:106) [362]  (0 ns)
	'store' operation ('store_ln106', conv_combined/main.cpp:106) of variable 'gmem_addr_5_read', conv_combined/main.cpp:106 on array 'dwbuf.V', conv_combined/main.cpp:38 [364]  (3.25 ns)

 <State 90>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln103_1', conv_combined/main.cpp:103) [370]  (3.52 ns)
	'select' operation ('select_ln103_4', conv_combined/main.cpp:103) [371]  (1.48 ns)

 <State 91>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound132') [384]  (6.91 ns)

 <State 92>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound145') [387]  (6.98 ns)

 <State 93>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound145') [387]  (6.98 ns)

 <State 94>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound145') [387]  (6.98 ns)

 <State 95>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound145') [387]  (6.98 ns)

 <State 96>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound145') [387]  (6.98 ns)

 <State 97>: 4.31ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:112) with incoming values : ('select_ln112_1', conv_combined/main.cpp:112) [395]  (0 ns)
	'add' operation ('add_ln112_2', conv_combined/main.cpp:112) [401]  (2.52 ns)
	'select' operation ('select_ln112_1', conv_combined/main.cpp:112) [405]  (0.733 ns)
	'mul' operation of DSP[414] ('mul_ln112', conv_combined/main.cpp:112) [407]  (1.05 ns)

 <State 98>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[414] ('mul_ln112', conv_combined/main.cpp:112) [407]  (1.05 ns)

 <State 99>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln112', conv_combined/main.cpp:112) [404]  (0.698 ns)
	'add' operation of DSP[414] ('empty_83', conv_combined/main.cpp:113) [414]  (2.1 ns)

 <State 100>: 6.45ns
The critical path consists of the following:
	'add' operation of DSP[414] ('empty_83', conv_combined/main.cpp:113) [414]  (2.1 ns)
	'mul' operation ('empty_84', conv_combined/main.cpp:113) [415]  (4.35 ns)

 <State 101>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', conv_combined/main.cpp:41 [419]  (2.32 ns)

 <State 102>: 5.08ns
The critical path consists of the following:
	'phi' operation ('w', conv_combined/main.cpp:114) with incoming values : ('add_ln114', conv_combined/main.cpp:114) [422]  (0 ns)
	'add' operation ('empty_80', conv_combined/main.cpp:114) [430]  (1.82 ns)
	'getelementptr' operation ('dybuf_V_addr', conv_combined/main.cpp:114) [432]  (0 ns)
	'load' operation ('r.V', conv_combined/main.cpp:114) on array 'dybuf.V', conv_combined/main.cpp:35 [433]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:114) on array 'dybuf.V', conv_combined/main.cpp:35 [433]  (3.25 ns)

 <State 104>: 4.35ns
The critical path consists of the following:
	'phi' operation ('c', conv_combined/main.cpp:115) with incoming values : ('select_ln115_2', conv_combined/main.cpp:115) [440]  (0 ns)
	'mul' operation ('empty_81', conv_combined/main.cpp:115) [446]  (4.35 ns)

 <State 105>: 6.9ns
The critical path consists of the following:
	'add' operation ('add_ln115', conv_combined/main.cpp:115) [455]  (2.55 ns)
	'mul' operation ('p_mid1151', conv_combined/main.cpp:115) [460]  (4.35 ns)

 <State 106>: 6.68ns
The critical path consists of the following:
	'select' operation ('select_ln115_1', conv_combined/main.cpp:115) [461]  (0.968 ns)
	'add' operation ('p_mid1136', conv_combined/main.cpp:113) [482]  (3.7 ns)
	'select' operation ('select_ln116_2', conv_combined/main.cpp:116) [491]  (0.968 ns)
	'mul' operation of DSP[493] ('mul_ln116', conv_combined/main.cpp:116) [492]  (1.05 ns)

 <State 107>: 3.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln1118_1') [490]  (0 ns)
	'add' operation ('add_ln1118_3') [498]  (3.84 ns)

 <State 108>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1') [500]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:37 [514]  (3.25 ns)

 <State 109>: 4.3ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:37 [514]  (3.25 ns)
	'mul' operation of DSP[524] ('mul_ln1192_1') [523]  (1.05 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr_2') [505]  (0 ns)
	'load' operation ('xbuf_V_load_1') on array 'xbuf.V', conv_combined/main.cpp:31 [506]  (3.25 ns)

 <State 111>: 6.16ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load_1') on array 'dxbuf.V', conv_combined/main.cpp:32 [519]  (3.25 ns)
	'select' operation ('lhs') [521]  (0.805 ns)
	'add' operation of DSP[524] ('ret.V') [524]  (2.1 ns)

 <State 112>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[524] ('ret.V') [524]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dxbuf.V', conv_combined/main.cpp:32 [526]  (3.25 ns)

 <State 113>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:38 [508]  (3.25 ns)
	'add' operation of DSP[511] ('ret.V') [511]  (2.1 ns)

 <State 114>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[511] ('ret.V') [511]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln5' on array 'dwbuf.V', conv_combined/main.cpp:38 [513]  (3.25 ns)

 <State 115>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703') [534]  (2.08 ns)

 <State 116>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:130) with incoming values : ('select_ln130_3', conv_combined/main.cpp:130) [548]  (0 ns)
	'mul' operation ('empty_85', conv_combined/main.cpp:130) [552]  (6.91 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:140) [633]  (7.3 ns)

 <State 118>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_89', conv_combined/main.cpp:131) [588]  (6.91 ns)

 <State 119>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln129', conv_combined/main.cpp:129) [562]  (6.91 ns)

 <State 120>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln129', conv_combined/main.cpp:129) [562]  (6.91 ns)

 <State 121>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln129_2', conv_combined/main.cpp:129) [566]  (0 ns)
	'select' operation ('select_ln130_1', conv_combined/main.cpp:130) [576]  (0.733 ns)
	'add' operation ('empty_90', conv_combined/main.cpp:129) [590]  (4.34 ns)

 <State 122>: 5.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln133', conv_combined/main.cpp:133) [584]  (1.68 ns)
	'add' operation ('add_ln133_1', conv_combined/main.cpp:133) [601]  (1.81 ns)
	'sub' operation ('sub_ln133_1', conv_combined/main.cpp:133) [605]  (1.81 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:132) [598]  (7.3 ns)

 <State 124>: 5.07ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:132) with incoming values : ('add_ln132', conv_combined/main.cpp:132) [608]  (0 ns)
	'add' operation ('add_ln133_2', conv_combined/main.cpp:133) [618]  (1.81 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:133) [620]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:133) on array 'dwbuf.V', conv_combined/main.cpp:38 [621]  (3.25 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:133) on array 'dwbuf.V', conv_combined/main.cpp:38 [621]  (3.25 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:133) [622]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [625]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [625]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [625]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [625]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [625]  (7.3 ns)

 <State 132>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:140) with incoming values : ('add_ln140', conv_combined/main.cpp:140) [636]  (0 ns)
	'add' operation ('add_ln140', conv_combined/main.cpp:140) [637]  (2.52 ns)

 <State 133>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1', conv_combined/main.cpp:141) on array 'dbbuf.V', conv_combined/main.cpp:41 [647]  (2.32 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:141) [648]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:144) [651]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:144) [651]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:144) [651]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:144) [651]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:144) [651]  (7.3 ns)

 <State 140>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:144) with incoming values : ('add_ln144', conv_combined/main.cpp:144) [663]  (0 ns)
	'getelementptr' operation ('dxbuf_V_addr_1', conv_combined/main.cpp:145) [673]  (0 ns)
	'load' operation ('dxbuf_V_load', conv_combined/main.cpp:145) on array 'dxbuf.V', conv_combined/main.cpp:32 [674]  (3.25 ns)

 <State 141>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load', conv_combined/main.cpp:145) on array 'dxbuf.V', conv_combined/main.cpp:32 [674]  (3.25 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:145) [675]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [678]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [678]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [678]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [678]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [678]  (7.3 ns)

 <State 148>: 5.73ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:71) with incoming values : ('add_ln71', conv_combined/main.cpp:71) [683]  (0 ns)
	'getelementptr' operation ('dxbuf_V_addr', conv_combined/main.cpp:72) [694]  (0 ns)
	'store' operation ('store_ln72', conv_combined/main.cpp:72) of constant 0 on array 'dxbuf.V', conv_combined/main.cpp:32 [695]  (3.25 ns)
	blocking operation 2.47 ns on control path)

 <State 149>: 5.1ns
The critical path consists of the following:
	'add' operation ('add_ln75', conv_combined/main.cpp:75) [700]  (2.55 ns)
	'sub' operation ('sub_ln75', conv_combined/main.cpp:75) [701]  (2.55 ns)

 <State 150>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound26', conv_combined/main.cpp:75) [709]  (6.91 ns)

 <State 151>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound26', conv_combined/main.cpp:75) [709]  (6.91 ns)

 <State 152>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:75) [712]  (6.98 ns)

 <State 153>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:75) [712]  (6.98 ns)

 <State 154>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:75) [712]  (6.98 ns)

 <State 155>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:75) [712]  (6.98 ns)

 <State 156>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:75) [712]  (6.98 ns)

 <State 157>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:75) [715]  (6.98 ns)

 <State 158>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:75) [715]  (6.98 ns)

 <State 159>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:75) [715]  (6.98 ns)

 <State 160>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:75) [715]  (6.98 ns)

 <State 161>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:75) [715]  (6.98 ns)

 <State 162>: 7.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten56', conv_combined/main.cpp:76) with incoming values : ('select_ln76_6', conv_combined/main.cpp:76) [722]  (0 ns)
	'icmp' operation ('icmp_ln76', conv_combined/main.cpp:76) [739]  (3.13 ns)
	'select' operation ('select_ln75', conv_combined/main.cpp:75) [740]  (0.698 ns)
	'add' operation ('add_ln76', conv_combined/main.cpp:76) [757]  (2.55 ns)
	'select' operation ('select_ln76_5', conv_combined/main.cpp:76) [767]  (0.698 ns)

 <State 163>: 7.09ns
The critical path consists of the following:
	'select' operation ('select_ln76', conv_combined/main.cpp:76) [760]  (0.698 ns)
	'add' operation ('add_ln77', conv_combined/main.cpp:77) [768]  (2.55 ns)
	'add' operation ('p_mid131', conv_combined/main.cpp:77) [775]  (1.82 ns)
	'select' operation ('select_ln77_2', conv_combined/main.cpp:77) [776]  (0.968 ns)
	'mul' operation of DSP[781] ('mul_ln77', conv_combined/main.cpp:77) [777]  (1.05 ns)

 <State 164>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[781] ('mul_ln77', conv_combined/main.cpp:77) [777]  (1.05 ns)

 <State 165>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln77', conv_combined/main.cpp:77) [770]  (0 ns)
	'or' operation ('or_ln77_1', conv_combined/main.cpp:77) [771]  (0 ns)
	'select' operation ('select_ln77', conv_combined/main.cpp:77) [772]  (0.978 ns)
	'add' operation of DSP[781] ('add_ln79', conv_combined/main.cpp:79) [781]  (2.1 ns)

 <State 166>: 5.58ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', conv_combined/main.cpp:75) on array 'bbuf.V', conv_combined/main.cpp:40 [749]  (2.32 ns)
	'store' operation ('store_ln79', conv_combined/main.cpp:79) of variable 'bbuf_V_load', conv_combined/main.cpp:75 on array 'ybuf.V', conv_combined/main.cpp:34 [784]  (3.25 ns)

 <State 167>: 5.5ns
The critical path consists of the following:
	'add' operation ('add_ln76_1', conv_combined/main.cpp:76) [830]  (4.44 ns)
	'select' operation ('select_ln76_6', conv_combined/main.cpp:76) [831]  (1.07 ns)

 <State 168>: 6.17ns
The critical path consists of the following:
	'mul' operation ('empty_64', conv_combined/main.cpp:76) [797]  (4.35 ns)
	'add' operation ('add_ln82', conv_combined/main.cpp:82) [800]  (1.82 ns)

 <State 169>: 5.08ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:81) with incoming values : ('add_ln81', conv_combined/main.cpp:81) [803]  (0 ns)
	'add' operation ('add_ln1116') [814]  (1.82 ns)
	'getelementptr' operation ('xbuf_V_addr_1') [816]  (0 ns)
	'load' operation ('xbuf_V_load') on array 'xbuf.V', conv_combined/main.cpp:31 [817]  (3.25 ns)

 <State 170>: 5.33ns
The critical path consists of the following:
	'load' operation ('xbuf_V_load') on array 'xbuf.V', conv_combined/main.cpp:31 [817]  (3.25 ns)
	'add' operation ('add_ln703_1') [818]  (2.08 ns)

 <State 171>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'empty_65' on array 'ybuf.V', conv_combined/main.cpp:34 [821]  (3.25 ns)

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp3', conv_combined/main.cpp:44) [834]  (6.91 ns)

 <State 174>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul171', conv_combined/main.cpp:44) [835]  (6.91 ns)

 <State 175>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul171', conv_combined/main.cpp:44) [835]  (6.91 ns)

 <State 176>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln90', conv_combined/main.cpp:90) [839]  (6.91 ns)

 <State 177>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln90', conv_combined/main.cpp:90) [839]  (6.91 ns)

 <State 178>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln90_1', conv_combined/main.cpp:90) [840]  (6.91 ns)

 <State 179>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln90_1', conv_combined/main.cpp:90) [840]  (6.91 ns)

 <State 180>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [844]  (7.3 ns)

 <State 181>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:90) with incoming values : ('add_ln90', conv_combined/main.cpp:90) [847]  (0 ns)
	'getelementptr' operation ('ybuf_V_addr', conv_combined/main.cpp:91) [856]  (0 ns)
	'load' operation ('ybuf_V_load', conv_combined/main.cpp:91) on array 'ybuf.V', conv_combined/main.cpp:34 [857]  (3.25 ns)

 <State 182>: 3.25ns
The critical path consists of the following:
	'load' operation ('ybuf_V_load', conv_combined/main.cpp:91) on array 'ybuf.V', conv_combined/main.cpp:34 [857]  (3.25 ns)

 <State 183>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:91) [858]  (7.3 ns)

 <State 184>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [861]  (7.3 ns)

 <State 185>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [861]  (7.3 ns)

 <State 186>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [861]  (7.3 ns)

 <State 187>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [861]  (7.3 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:151) [861]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
