-- generated by newgenasym Thu Aug 26 21:13:15 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \25lc040\ is
    port (    
	\cs*\:     IN     STD_LOGIC;    
	\hold*\:   IN     STD_LOGIC;    
	MISO:      OUT    STD_LOGIC;    
	MOSI:      IN     STD_LOGIC;    
	SCK:       IN     STD_LOGIC;    
	\wp*\:     IN     STD_LOGIC);
end \25lc040\;
