<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonBaseInfo.h source code [llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::HexagonII::AddrMode,llvm::HexagonII::CompoundGroup,llvm::HexagonII::HexagonMOTargetFlagVal,llvm::HexagonII::InstIClassBits,llvm::HexagonII::InstParseBits,llvm::HexagonII::MemAccessSize,llvm::HexagonII::SubInstructionGroup,llvm::HexagonII::SubTarget "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>Hexagon</a>/<a href='./'>MCTargetDesc</a>/<a href='HexagonBaseInfo.h.html'>HexagonBaseInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonBaseInfo.h - Top level definitions for Hexagon ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains small standalone helper functions and enum definitions for</i></td></tr>
<tr><th id="10">10</th><td><i>// the Hexagon target useful for the compiler back-end and the MC libraries.</i></td></tr>
<tr><th id="11">11</th><td><i>// As such, it deliberately does not include references to LLVM core</i></td></tr>
<tr><th id="12">12</th><td><i>// code gen types, passes, etc..</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H">LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H">LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../HexagonDepITypes.h.html">"HexagonDepITypes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="HexagonMCTargetDesc.h.html">"MCTargetDesc/HexagonMCTargetDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i class="doc">/// HexagonII - This namespace holds all of the target specific flags that</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// instruction info tracks.</i></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">HexagonII</span> {</td></tr>
<tr><th id="27">27</th><td>  <em>unsigned</em> <em>const</em> <dfn class="decl def" id="llvm::HexagonII::TypeCVI_FIRST" title='llvm::HexagonII::TypeCVI_FIRST' data-ref="llvm::HexagonII::TypeCVI_FIRST">TypeCVI_FIRST</dfn> = <a class="enum" href="../HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeCVI_4SLOT_MPY" title='llvm::HexagonII::Type::TypeCVI_4SLOT_MPY' data-ref="llvm::HexagonII::Type::TypeCVI_4SLOT_MPY">TypeCVI_4SLOT_MPY</a>;</td></tr>
<tr><th id="28">28</th><td>  <em>unsigned</em> <em>const</em> <dfn class="decl def" id="llvm::HexagonII::TypeCVI_LAST" title='llvm::HexagonII::TypeCVI_LAST' data-ref="llvm::HexagonII::TypeCVI_LAST">TypeCVI_LAST</dfn> = <a class="enum" href="../HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeCVI_ZW" title='llvm::HexagonII::Type::TypeCVI_ZW' data-ref="llvm::HexagonII::Type::TypeCVI_ZW">TypeCVI_ZW</a>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::SubTarget" title='llvm::HexagonII::SubTarget' data-ref="llvm::HexagonII::SubTarget">SubTarget</dfn> {</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="llvm::HexagonII::SubTarget::HasV55SubT" title='llvm::HexagonII::SubTarget::HasV55SubT' data-ref="llvm::HexagonII::SubTarget::HasV55SubT">HasV55SubT</dfn>    = <var>0x3c</var>,</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::HexagonII::SubTarget::HasV60SubT" title='llvm::HexagonII::SubTarget::HasV60SubT' data-ref="llvm::HexagonII::SubTarget::HasV60SubT">HasV60SubT</dfn>    = <var>0x38</var>,</td></tr>
<tr><th id="33">33</th><td>  };</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::AddrMode" title='llvm::HexagonII::AddrMode' data-ref="llvm::HexagonII::AddrMode">AddrMode</dfn> {</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::NoAddrMode" title='llvm::HexagonII::AddrMode::NoAddrMode' data-ref="llvm::HexagonII::AddrMode::NoAddrMode">NoAddrMode</dfn>     = <var>0</var>,  <i>// No addressing mode</i></td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::Absolute" title='llvm::HexagonII::AddrMode::Absolute' data-ref="llvm::HexagonII::AddrMode::Absolute">Absolute</dfn>       = <var>1</var>,  <i>// Absolute addressing mode</i></td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::AbsoluteSet" title='llvm::HexagonII::AddrMode::AbsoluteSet' data-ref="llvm::HexagonII::AddrMode::AbsoluteSet">AbsoluteSet</dfn>    = <var>2</var>,  <i>// Absolute set addressing mode</i></td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</dfn>  = <var>3</var>,  <i>// Indirect with offset</i></td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::BaseLongOffset" title='llvm::HexagonII::AddrMode::BaseLongOffset' data-ref="llvm::HexagonII::AddrMode::BaseLongOffset">BaseLongOffset</dfn> = <var>4</var>,  <i>// Indirect with long offset</i></td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::BaseRegOffset" title='llvm::HexagonII::AddrMode::BaseRegOffset' data-ref="llvm::HexagonII::AddrMode::BaseRegOffset">BaseRegOffset</dfn>  = <var>5</var>,  <i>// Indirect with register offset</i></td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrMode::PostInc" title='llvm::HexagonII::AddrMode::PostInc' data-ref="llvm::HexagonII::AddrMode::PostInc">PostInc</dfn>        = <var>6</var>   <i>// Post increment addressing mode</i></td></tr>
<tr><th id="43">43</th><td>  };</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</dfn> {</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSize::NoMemAccess" title='llvm::HexagonII::MemAccessSize::NoMemAccess' data-ref="llvm::HexagonII::MemAccessSize::NoMemAccess">NoMemAccess</dfn> = <var>0</var>,</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSize::ByteAccess" title='llvm::HexagonII::MemAccessSize::ByteAccess' data-ref="llvm::HexagonII::MemAccessSize::ByteAccess">ByteAccess</dfn>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSize::HalfWordAccess" title='llvm::HexagonII::MemAccessSize::HalfWordAccess' data-ref="llvm::HexagonII::MemAccessSize::HalfWordAccess">HalfWordAccess</dfn>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSize::WordAccess" title='llvm::HexagonII::MemAccessSize::WordAccess' data-ref="llvm::HexagonII::MemAccessSize::WordAccess">WordAccess</dfn>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSize::DoubleWordAccess" title='llvm::HexagonII::MemAccessSize::DoubleWordAccess' data-ref="llvm::HexagonII::MemAccessSize::DoubleWordAccess">DoubleWordAccess</dfn>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSize::HVXVectorAccess" title='llvm::HexagonII::MemAccessSize::HVXVectorAccess' data-ref="llvm::HexagonII::MemAccessSize::HVXVectorAccess">HVXVectorAccess</dfn></td></tr>
<tr><th id="52">52</th><td>  };</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// MCInstrDesc TSFlags</i></td></tr>
<tr><th id="55">55</th><td><i>  // *** Must match HexagonInstrFormat*.td ***</i></td></tr>
<tr><th id="56">56</th><td>  <b>enum</b> {</td></tr>
<tr><th id="57">57</th><td>    <i>// This 7-bit field describes the insn type.</i></td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::HexagonII::TypePos" title='llvm::HexagonII::TypePos' data-ref="llvm::HexagonII::TypePos">TypePos</dfn> = <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::HexagonII::TypeMask" title='llvm::HexagonII::TypeMask' data-ref="llvm::HexagonII::TypeMask">TypeMask</dfn> = <var>0x7f</var>,</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>    <i>// Solo instructions.</i></td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::HexagonII::SoloPos" title='llvm::HexagonII::SoloPos' data-ref="llvm::HexagonII::SoloPos">SoloPos</dfn> = <var>7</var>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::HexagonII::SoloMask" title='llvm::HexagonII::SoloMask' data-ref="llvm::HexagonII::SoloMask">SoloMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="64">64</th><td>    <i>// Packed only with A or X-type instructions.</i></td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::HexagonII::SoloAXPos" title='llvm::HexagonII::SoloAXPos' data-ref="llvm::HexagonII::SoloAXPos">SoloAXPos</dfn> = <var>8</var>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::HexagonII::SoloAXMask" title='llvm::HexagonII::SoloAXMask' data-ref="llvm::HexagonII::SoloAXMask">SoloAXMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="67">67</th><td>    <i>// Only A-type instruction in first slot or nothing.</i></td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::HexagonII::RestrictSlot1AOKPos" title='llvm::HexagonII::RestrictSlot1AOKPos' data-ref="llvm::HexagonII::RestrictSlot1AOKPos">RestrictSlot1AOKPos</dfn> = <var>9</var>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::HexagonII::RestrictSlot1AOKMask" title='llvm::HexagonII::RestrictSlot1AOKMask' data-ref="llvm::HexagonII::RestrictSlot1AOKMask">RestrictSlot1AOKMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <i>// Predicated instructions.</i></td></tr>
<tr><th id="72">72</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicatedPos" title='llvm::HexagonII::PredicatedPos' data-ref="llvm::HexagonII::PredicatedPos">PredicatedPos</dfn> = <var>10</var>,</td></tr>
<tr><th id="73">73</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicatedMask" title='llvm::HexagonII::PredicatedMask' data-ref="llvm::HexagonII::PredicatedMask">PredicatedMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicatedFalsePos" title='llvm::HexagonII::PredicatedFalsePos' data-ref="llvm::HexagonII::PredicatedFalsePos">PredicatedFalsePos</dfn> = <var>11</var>,</td></tr>
<tr><th id="75">75</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicatedFalseMask" title='llvm::HexagonII::PredicatedFalseMask' data-ref="llvm::HexagonII::PredicatedFalseMask">PredicatedFalseMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="76">76</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicatedNewPos" title='llvm::HexagonII::PredicatedNewPos' data-ref="llvm::HexagonII::PredicatedNewPos">PredicatedNewPos</dfn> = <var>12</var>,</td></tr>
<tr><th id="77">77</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicatedNewMask" title='llvm::HexagonII::PredicatedNewMask' data-ref="llvm::HexagonII::PredicatedNewMask">PredicatedNewMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="78">78</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicateLatePos" title='llvm::HexagonII::PredicateLatePos' data-ref="llvm::HexagonII::PredicateLatePos">PredicateLatePos</dfn> = <var>13</var>,</td></tr>
<tr><th id="79">79</th><td>    <dfn class="enum" id="llvm::HexagonII::PredicateLateMask" title='llvm::HexagonII::PredicateLateMask' data-ref="llvm::HexagonII::PredicateLateMask">PredicateLateMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <i>// New-Value consumer instructions.</i></td></tr>
<tr><th id="82">82</th><td>    <dfn class="enum" id="llvm::HexagonII::NewValuePos" title='llvm::HexagonII::NewValuePos' data-ref="llvm::HexagonII::NewValuePos">NewValuePos</dfn> = <var>14</var>,</td></tr>
<tr><th id="83">83</th><td>    <dfn class="enum" id="llvm::HexagonII::NewValueMask" title='llvm::HexagonII::NewValueMask' data-ref="llvm::HexagonII::NewValueMask">NewValueMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="84">84</th><td>    <i>// New-Value producer instructions.</i></td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="llvm::HexagonII::hasNewValuePos" title='llvm::HexagonII::hasNewValuePos' data-ref="llvm::HexagonII::hasNewValuePos">hasNewValuePos</dfn> = <var>15</var>,</td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="llvm::HexagonII::hasNewValueMask" title='llvm::HexagonII::hasNewValueMask' data-ref="llvm::HexagonII::hasNewValueMask">hasNewValueMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="87">87</th><td>    <i>// Which operand consumes or produces a new value.</i></td></tr>
<tr><th id="88">88</th><td>    <dfn class="enum" id="llvm::HexagonII::NewValueOpPos" title='llvm::HexagonII::NewValueOpPos' data-ref="llvm::HexagonII::NewValueOpPos">NewValueOpPos</dfn> = <var>16</var>,</td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="llvm::HexagonII::NewValueOpMask" title='llvm::HexagonII::NewValueOpMask' data-ref="llvm::HexagonII::NewValueOpMask">NewValueOpMask</dfn> = <var>0x7</var>,</td></tr>
<tr><th id="90">90</th><td>    <i>// Stores that can become new-value stores.</i></td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="llvm::HexagonII::mayNVStorePos" title='llvm::HexagonII::mayNVStorePos' data-ref="llvm::HexagonII::mayNVStorePos">mayNVStorePos</dfn> = <var>19</var>,</td></tr>
<tr><th id="92">92</th><td>    <dfn class="enum" id="llvm::HexagonII::mayNVStoreMask" title='llvm::HexagonII::mayNVStoreMask' data-ref="llvm::HexagonII::mayNVStoreMask">mayNVStoreMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="93">93</th><td>    <i>// New-value store instructions.</i></td></tr>
<tr><th id="94">94</th><td>    <dfn class="enum" id="llvm::HexagonII::NVStorePos" title='llvm::HexagonII::NVStorePos' data-ref="llvm::HexagonII::NVStorePos">NVStorePos</dfn> = <var>20</var>,</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::HexagonII::NVStoreMask" title='llvm::HexagonII::NVStoreMask' data-ref="llvm::HexagonII::NVStoreMask">NVStoreMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="96">96</th><td>    <i>// Loads that can become current-value loads.</i></td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::HexagonII::mayCVLoadPos" title='llvm::HexagonII::mayCVLoadPos' data-ref="llvm::HexagonII::mayCVLoadPos">mayCVLoadPos</dfn> = <var>21</var>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="llvm::HexagonII::mayCVLoadMask" title='llvm::HexagonII::mayCVLoadMask' data-ref="llvm::HexagonII::mayCVLoadMask">mayCVLoadMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="99">99</th><td>    <i>// Current-value load instructions.</i></td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="llvm::HexagonII::CVLoadPos" title='llvm::HexagonII::CVLoadPos' data-ref="llvm::HexagonII::CVLoadPos">CVLoadPos</dfn> = <var>22</var>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::HexagonII::CVLoadMask" title='llvm::HexagonII::CVLoadMask' data-ref="llvm::HexagonII::CVLoadMask">CVLoadMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <i>// Extendable insns.</i></td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtendablePos" title='llvm::HexagonII::ExtendablePos' data-ref="llvm::HexagonII::ExtendablePos">ExtendablePos</dfn> = <var>23</var>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtendableMask" title='llvm::HexagonII::ExtendableMask' data-ref="llvm::HexagonII::ExtendableMask">ExtendableMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="106">106</th><td>    <i>// Insns must be extended.</i></td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtendedPos" title='llvm::HexagonII::ExtendedPos' data-ref="llvm::HexagonII::ExtendedPos">ExtendedPos</dfn> = <var>24</var>,</td></tr>
<tr><th id="108">108</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtendedMask" title='llvm::HexagonII::ExtendedMask' data-ref="llvm::HexagonII::ExtendedMask">ExtendedMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="109">109</th><td>    <i>// Which operand may be extended.</i></td></tr>
<tr><th id="110">110</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtendableOpPos" title='llvm::HexagonII::ExtendableOpPos' data-ref="llvm::HexagonII::ExtendableOpPos">ExtendableOpPos</dfn> = <var>25</var>,</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtendableOpMask" title='llvm::HexagonII::ExtendableOpMask' data-ref="llvm::HexagonII::ExtendableOpMask">ExtendableOpMask</dfn> = <var>0x7</var>,</td></tr>
<tr><th id="112">112</th><td>    <i>// Signed or unsigned range.</i></td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtentSignedPos" title='llvm::HexagonII::ExtentSignedPos' data-ref="llvm::HexagonII::ExtentSignedPos">ExtentSignedPos</dfn> = <var>28</var>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtentSignedMask" title='llvm::HexagonII::ExtentSignedMask' data-ref="llvm::HexagonII::ExtentSignedMask">ExtentSignedMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="115">115</th><td>    <i>// Number of bits of range before extending operand.</i></td></tr>
<tr><th id="116">116</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtentBitsPos" title='llvm::HexagonII::ExtentBitsPos' data-ref="llvm::HexagonII::ExtentBitsPos">ExtentBitsPos</dfn> = <var>29</var>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtentBitsMask" title='llvm::HexagonII::ExtentBitsMask' data-ref="llvm::HexagonII::ExtentBitsMask">ExtentBitsMask</dfn> = <var>0x1f</var>,</td></tr>
<tr><th id="118">118</th><td>    <i>// Alignment power-of-two before extending operand.</i></td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtentAlignPos" title='llvm::HexagonII::ExtentAlignPos' data-ref="llvm::HexagonII::ExtentAlignPos">ExtentAlignPos</dfn> = <var>34</var>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="llvm::HexagonII::ExtentAlignMask" title='llvm::HexagonII::ExtentAlignMask' data-ref="llvm::HexagonII::ExtentAlignMask">ExtentAlignMask</dfn> = <var>0x3</var>,</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <dfn class="enum" id="llvm::HexagonII::CofMax1Pos" title='llvm::HexagonII::CofMax1Pos' data-ref="llvm::HexagonII::CofMax1Pos">CofMax1Pos</dfn> = <var>36</var>,</td></tr>
<tr><th id="123">123</th><td>    <dfn class="enum" id="llvm::HexagonII::CofMax1Mask" title='llvm::HexagonII::CofMax1Mask' data-ref="llvm::HexagonII::CofMax1Mask">CofMax1Mask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="124">124</th><td>    <dfn class="enum" id="llvm::HexagonII::CofRelax1Pos" title='llvm::HexagonII::CofRelax1Pos' data-ref="llvm::HexagonII::CofRelax1Pos">CofRelax1Pos</dfn> = <var>37</var>,</td></tr>
<tr><th id="125">125</th><td>    <dfn class="enum" id="llvm::HexagonII::CofRelax1Mask" title='llvm::HexagonII::CofRelax1Mask' data-ref="llvm::HexagonII::CofRelax1Mask">CofRelax1Mask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="126">126</th><td>    <dfn class="enum" id="llvm::HexagonII::CofRelax2Pos" title='llvm::HexagonII::CofRelax2Pos' data-ref="llvm::HexagonII::CofRelax2Pos">CofRelax2Pos</dfn> = <var>38</var>,</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="llvm::HexagonII::CofRelax2Mask" title='llvm::HexagonII::CofRelax2Mask' data-ref="llvm::HexagonII::CofRelax2Mask">CofRelax2Mask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="llvm::HexagonII::RestrictNoSlot1StorePos" title='llvm::HexagonII::RestrictNoSlot1StorePos' data-ref="llvm::HexagonII::RestrictNoSlot1StorePos">RestrictNoSlot1StorePos</dfn> = <var>39</var>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="llvm::HexagonII::RestrictNoSlot1StoreMask" title='llvm::HexagonII::RestrictNoSlot1StoreMask' data-ref="llvm::HexagonII::RestrictNoSlot1StoreMask">RestrictNoSlot1StoreMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <i>// Addressing mode for load/store instructions.</i></td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrModePos" title='llvm::HexagonII::AddrModePos' data-ref="llvm::HexagonII::AddrModePos">AddrModePos</dfn> = <var>42</var>,</td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="llvm::HexagonII::AddrModeMask" title='llvm::HexagonII::AddrModeMask' data-ref="llvm::HexagonII::AddrModeMask">AddrModeMask</dfn> = <var>0x7</var>,</td></tr>
<tr><th id="135">135</th><td>    <i>// Access size for load/store instructions.</i></td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccessSizePos" title='llvm::HexagonII::MemAccessSizePos' data-ref="llvm::HexagonII::MemAccessSizePos">MemAccessSizePos</dfn> = <var>45</var>,</td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="llvm::HexagonII::MemAccesSizeMask" title='llvm::HexagonII::MemAccesSizeMask' data-ref="llvm::HexagonII::MemAccesSizeMask">MemAccesSizeMask</dfn> = <var>0xf</var>,</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i>// Branch predicted taken.</i></td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="llvm::HexagonII::TakenPos" title='llvm::HexagonII::TakenPos' data-ref="llvm::HexagonII::TakenPos">TakenPos</dfn> = <var>49</var>,</td></tr>
<tr><th id="141">141</th><td>    <dfn class="enum" id="llvm::HexagonII::TakenMask" title='llvm::HexagonII::TakenMask' data-ref="llvm::HexagonII::TakenMask">TakenMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <i>// Floating-point instructions.</i></td></tr>
<tr><th id="144">144</th><td>    <dfn class="enum" id="llvm::HexagonII::FPPos" title='llvm::HexagonII::FPPos' data-ref="llvm::HexagonII::FPPos">FPPos</dfn> = <var>50</var>,</td></tr>
<tr><th id="145">145</th><td>    <dfn class="enum" id="llvm::HexagonII::FPMask" title='llvm::HexagonII::FPMask' data-ref="llvm::HexagonII::FPMask">FPMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>    <i>// New-Value producer-2 instructions.</i></td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="llvm::HexagonII::hasNewValuePos2" title='llvm::HexagonII::hasNewValuePos2' data-ref="llvm::HexagonII::hasNewValuePos2">hasNewValuePos2</dfn> = <var>52</var>,</td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="llvm::HexagonII::hasNewValueMask2" title='llvm::HexagonII::hasNewValueMask2' data-ref="llvm::HexagonII::hasNewValueMask2">hasNewValueMask2</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="150">150</th><td>    <i>// Which operand consumes or produces a new value.</i></td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="llvm::HexagonII::NewValueOpPos2" title='llvm::HexagonII::NewValueOpPos2' data-ref="llvm::HexagonII::NewValueOpPos2">NewValueOpPos2</dfn> = <var>53</var>,</td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="llvm::HexagonII::NewValueOpMask2" title='llvm::HexagonII::NewValueOpMask2' data-ref="llvm::HexagonII::NewValueOpMask2">NewValueOpMask2</dfn> = <var>0x7</var>,</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <i>// Accumulator instructions.</i></td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="llvm::HexagonII::AccumulatorPos" title='llvm::HexagonII::AccumulatorPos' data-ref="llvm::HexagonII::AccumulatorPos">AccumulatorPos</dfn> = <var>56</var>,</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="llvm::HexagonII::AccumulatorMask" title='llvm::HexagonII::AccumulatorMask' data-ref="llvm::HexagonII::AccumulatorMask">AccumulatorMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>    <i>// Complex XU, prevent xu competition by preferring slot3</i></td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="llvm::HexagonII::PrefersSlot3Pos" title='llvm::HexagonII::PrefersSlot3Pos' data-ref="llvm::HexagonII::PrefersSlot3Pos">PrefersSlot3Pos</dfn> = <var>57</var>,</td></tr>
<tr><th id="160">160</th><td>    <dfn class="enum" id="llvm::HexagonII::PrefersSlot3Mask" title='llvm::HexagonII::PrefersSlot3Mask' data-ref="llvm::HexagonII::PrefersSlot3Mask">PrefersSlot3Mask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <i>// v65</i></td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="llvm::HexagonII::HasTmpDstPos" title='llvm::HexagonII::HasTmpDstPos' data-ref="llvm::HexagonII::HasTmpDstPos">HasTmpDstPos</dfn> = <var>60</var>,</td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="llvm::HexagonII::HasTmpDstMask" title='llvm::HexagonII::HasTmpDstMask' data-ref="llvm::HexagonII::HasTmpDstMask">HasTmpDstMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <dfn class="enum" id="llvm::HexagonII::CVINewPos" title='llvm::HexagonII::CVINewPos' data-ref="llvm::HexagonII::CVINewPos">CVINewPos</dfn> = <var>62</var>,</td></tr>
<tr><th id="167">167</th><td>    <dfn class="enum" id="llvm::HexagonII::CVINewMask" title='llvm::HexagonII::CVINewMask' data-ref="llvm::HexagonII::CVINewMask">CVINewMask</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="168">168</th><td>  };</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// *** The code above must match HexagonInstrFormat*.td *** //</i></td></tr>
<tr><th id="171">171</th><td><i></i></td></tr>
<tr><th id="172">172</th><td><i>  // Hexagon specific MO operand flag mask.</i></td></tr>
<tr><th id="173">173</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::HexagonMOTargetFlagVal" title='llvm::HexagonII::HexagonMOTargetFlagVal' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal">HexagonMOTargetFlagVal</dfn> {</td></tr>
<tr><th id="174">174</th><td>    <i>// Hexagon-specific MachineOperand target flags.</i></td></tr>
<tr><th id="175">175</th><td><i>    //</i></td></tr>
<tr><th id="176">176</th><td><i>    // When changing these, make sure to update</i></td></tr>
<tr><th id="177">177</th><td><i>    // getSerializableDirectMachineOperandTargetFlags and</i></td></tr>
<tr><th id="178">178</th><td><i>    // getSerializableBitmaskMachineOperandTargetFlags if needed.</i></td></tr>
<tr><th id="179">179</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_NO_FLAG" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_NO_FLAG' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_NO_FLAG">MO_NO_FLAG</dfn>,</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <i class="doc">/// MO_PCREL - On a symbol operand, indicates a PC-relative relocation</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">    /// Used for computing a global address for PIC compilations</i></td></tr>
<tr><th id="183">183</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_PCREL" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_PCREL' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_PCREL">MO_PCREL</dfn>,</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>    <i class="doc">/// MO_GOT - Indicates a GOT-relative relocation</i></td></tr>
<tr><th id="186">186</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GOT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GOT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GOT">MO_GOT</dfn>,</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <i>// Low or high part of a symbol.</i></td></tr>
<tr><th id="189">189</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_LO16" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_LO16' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_LO16">MO_LO16</dfn>,</td></tr>
<tr><th id="190">190</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_HI16" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_HI16' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_HI16">MO_HI16</dfn>,</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i>// Offset from the base of the SDA.</i></td></tr>
<tr><th id="193">193</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GPREL" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GPREL' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GPREL">MO_GPREL</dfn>,</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <i>// MO_GDGOT - indicates GOT relative relocation for TLS</i></td></tr>
<tr><th id="196">196</th><td><i>    // GeneralDynamic method</i></td></tr>
<tr><th id="197">197</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDGOT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDGOT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDGOT">MO_GDGOT</dfn>,</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <i>// MO_GDPLT - indicates PLT relative relocation for TLS</i></td></tr>
<tr><th id="200">200</th><td><i>    // GeneralDynamic method</i></td></tr>
<tr><th id="201">201</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDPLT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDPLT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_GDPLT">MO_GDPLT</dfn>,</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <i>// MO_IE - indicates non PIC relocation for TLS</i></td></tr>
<tr><th id="204">204</th><td><i>    // Initial Executable method</i></td></tr>
<tr><th id="205">205</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_IE" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_IE' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_IE">MO_IE</dfn>,</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <i>// MO_IEGOT - indicates PIC relocation for TLS</i></td></tr>
<tr><th id="208">208</th><td><i>    // Initial Executable method</i></td></tr>
<tr><th id="209">209</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_IEGOT" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_IEGOT' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_IEGOT">MO_IEGOT</dfn>,</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <i>// MO_TPREL - indicates relocation for TLS</i></td></tr>
<tr><th id="212">212</th><td><i>    // local Executable method</i></td></tr>
<tr><th id="213">213</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_TPREL" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_TPREL' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_TPREL">MO_TPREL</dfn>,</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <i>// HMOTF_ConstExtended</i></td></tr>
<tr><th id="216">216</th><td><i>    // Addendum to above, indicates a const extended op</i></td></tr>
<tr><th id="217">217</th><td><i>    // Can be used as a mask.</i></td></tr>
<tr><th id="218">218</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended" title='llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended">HMOTF_ConstExtended</dfn> = <var>0x80</var>,</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <i>// Union of all bitmasks (currently only HMOTF_ConstExtended).</i></td></tr>
<tr><th id="221">221</th><td>    <dfn class="enum" id="llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks" title='llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::MO_Bitmasks">MO_Bitmasks</dfn> = <a class="enum" href="#llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended" title='llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended' data-ref="llvm::HexagonII::HexagonMOTargetFlagVal::HMOTF_ConstExtended">HMOTF_ConstExtended</a></td></tr>
<tr><th id="222">222</th><td>  };</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i>// Hexagon Sub-instruction classes.</i></td></tr>
<tr><th id="225">225</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::SubInstructionGroup" title='llvm::HexagonII::SubInstructionGroup' data-ref="llvm::HexagonII::SubInstructionGroup">SubInstructionGroup</dfn> {</td></tr>
<tr><th id="226">226</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_None" title='llvm::HexagonII::SubInstructionGroup::HSIG_None' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_None">HSIG_None</dfn> = <var>0</var>,</td></tr>
<tr><th id="227">227</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_L1" title='llvm::HexagonII::SubInstructionGroup::HSIG_L1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L1">HSIG_L1</dfn>,</td></tr>
<tr><th id="228">228</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_L2" title='llvm::HexagonII::SubInstructionGroup::HSIG_L2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_L2">HSIG_L2</dfn>,</td></tr>
<tr><th id="229">229</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_S1" title='llvm::HexagonII::SubInstructionGroup::HSIG_S1' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S1">HSIG_S1</dfn>,</td></tr>
<tr><th id="230">230</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_S2" title='llvm::HexagonII::SubInstructionGroup::HSIG_S2' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_S2">HSIG_S2</dfn>,</td></tr>
<tr><th id="231">231</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_A" title='llvm::HexagonII::SubInstructionGroup::HSIG_A' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_A">HSIG_A</dfn>,</td></tr>
<tr><th id="232">232</th><td>    <dfn class="enum" id="llvm::HexagonII::SubInstructionGroup::HSIG_Compound" title='llvm::HexagonII::SubInstructionGroup::HSIG_Compound' data-ref="llvm::HexagonII::SubInstructionGroup::HSIG_Compound">HSIG_Compound</dfn></td></tr>
<tr><th id="233">233</th><td>  };</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i>// Hexagon Compound classes.</i></td></tr>
<tr><th id="236">236</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::CompoundGroup" title='llvm::HexagonII::CompoundGroup' data-ref="llvm::HexagonII::CompoundGroup">CompoundGroup</dfn> {</td></tr>
<tr><th id="237">237</th><td>    <dfn class="enum" id="llvm::HexagonII::CompoundGroup::HCG_None" title='llvm::HexagonII::CompoundGroup::HCG_None' data-ref="llvm::HexagonII::CompoundGroup::HCG_None">HCG_None</dfn> = <var>0</var>,</td></tr>
<tr><th id="238">238</th><td>    <dfn class="enum" id="llvm::HexagonII::CompoundGroup::HCG_A" title='llvm::HexagonII::CompoundGroup::HCG_A' data-ref="llvm::HexagonII::CompoundGroup::HCG_A">HCG_A</dfn>,</td></tr>
<tr><th id="239">239</th><td>    <dfn class="enum" id="llvm::HexagonII::CompoundGroup::HCG_B" title='llvm::HexagonII::CompoundGroup::HCG_B' data-ref="llvm::HexagonII::CompoundGroup::HCG_B">HCG_B</dfn>,</td></tr>
<tr><th id="240">240</th><td>    <dfn class="enum" id="llvm::HexagonII::CompoundGroup::HCG_C" title='llvm::HexagonII::CompoundGroup::HCG_C' data-ref="llvm::HexagonII::CompoundGroup::HCG_C">HCG_C</dfn></td></tr>
<tr><th id="241">241</th><td>  };</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::InstParseBits" title='llvm::HexagonII::InstParseBits' data-ref="llvm::HexagonII::InstParseBits">InstParseBits</dfn> {</td></tr>
<tr><th id="244">244</th><td>    <dfn class="enum" id="llvm::HexagonII::InstParseBits::INST_PARSE_MASK" title='llvm::HexagonII::InstParseBits::INST_PARSE_MASK' data-ref="llvm::HexagonII::InstParseBits::INST_PARSE_MASK">INST_PARSE_MASK</dfn>       = <var>0x0000c000</var>,</td></tr>
<tr><th id="245">245</th><td>    <dfn class="enum" id="llvm::HexagonII::InstParseBits::INST_PARSE_PACKET_END" title='llvm::HexagonII::InstParseBits::INST_PARSE_PACKET_END' data-ref="llvm::HexagonII::InstParseBits::INST_PARSE_PACKET_END">INST_PARSE_PACKET_END</dfn> = <var>0x0000c000</var>,</td></tr>
<tr><th id="246">246</th><td>    <dfn class="enum" id="llvm::HexagonII::InstParseBits::INST_PARSE_LOOP_END" title='llvm::HexagonII::InstParseBits::INST_PARSE_LOOP_END' data-ref="llvm::HexagonII::InstParseBits::INST_PARSE_LOOP_END">INST_PARSE_LOOP_END</dfn>   = <var>0x00008000</var>,</td></tr>
<tr><th id="247">247</th><td>    <dfn class="enum" id="llvm::HexagonII::InstParseBits::INST_PARSE_NOT_END" title='llvm::HexagonII::InstParseBits::INST_PARSE_NOT_END' data-ref="llvm::HexagonII::InstParseBits::INST_PARSE_NOT_END">INST_PARSE_NOT_END</dfn>    = <var>0x00004000</var>,</td></tr>
<tr><th id="248">248</th><td>    <dfn class="enum" id="llvm::HexagonII::InstParseBits::INST_PARSE_DUPLEX" title='llvm::HexagonII::InstParseBits::INST_PARSE_DUPLEX' data-ref="llvm::HexagonII::InstParseBits::INST_PARSE_DUPLEX">INST_PARSE_DUPLEX</dfn>     = <var>0x00000000</var>,</td></tr>
<tr><th id="249">249</th><td>    <dfn class="enum" id="llvm::HexagonII::InstParseBits::INST_PARSE_EXTENDER" title='llvm::HexagonII::InstParseBits::INST_PARSE_EXTENDER' data-ref="llvm::HexagonII::InstParseBits::INST_PARSE_EXTENDER">INST_PARSE_EXTENDER</dfn>   = <var>0x00000000</var></td></tr>
<tr><th id="250">250</th><td>  };</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>enum</b> <dfn class="type def" id="llvm::HexagonII::InstIClassBits" title='llvm::HexagonII::InstIClassBits' data-ref="llvm::HexagonII::InstIClassBits">InstIClassBits</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="253">253</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_MASK" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_MASK' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_MASK">INST_ICLASS_MASK</dfn>      = <var>0xf0000000</var>,</td></tr>
<tr><th id="254">254</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_EXTENDER" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_EXTENDER' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_EXTENDER">INST_ICLASS_EXTENDER</dfn>  = <var>0x00000000</var>,</td></tr>
<tr><th id="255">255</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_J_1" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_J_1' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_J_1">INST_ICLASS_J_1</dfn>       = <var>0x10000000</var>,</td></tr>
<tr><th id="256">256</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_J_2" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_J_2' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_J_2">INST_ICLASS_J_2</dfn>       = <var>0x20000000</var>,</td></tr>
<tr><th id="257">257</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_LD_ST_1" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_LD_ST_1' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_LD_ST_1">INST_ICLASS_LD_ST_1</dfn>   = <var>0x30000000</var>,</td></tr>
<tr><th id="258">258</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_LD_ST_2" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_LD_ST_2' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_LD_ST_2">INST_ICLASS_LD_ST_2</dfn>   = <var>0x40000000</var>,</td></tr>
<tr><th id="259">259</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_J_3" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_J_3' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_J_3">INST_ICLASS_J_3</dfn>       = <var>0x50000000</var>,</td></tr>
<tr><th id="260">260</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_CR" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_CR' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_CR">INST_ICLASS_CR</dfn>        = <var>0x60000000</var>,</td></tr>
<tr><th id="261">261</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_1" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_1' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_1">INST_ICLASS_ALU32_1</dfn>   = <var>0x70000000</var>,</td></tr>
<tr><th id="262">262</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_1" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_1' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_1">INST_ICLASS_XTYPE_1</dfn>   = <var>0x80000000</var>,</td></tr>
<tr><th id="263">263</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_LD" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_LD' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_LD">INST_ICLASS_LD</dfn>        = <var>0x90000000</var>,</td></tr>
<tr><th id="264">264</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_ST" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_ST' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_ST">INST_ICLASS_ST</dfn>        = <var>0xa0000000</var>,</td></tr>
<tr><th id="265">265</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_2" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_2' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_2">INST_ICLASS_ALU32_2</dfn>   = <var>0xb0000000</var>,</td></tr>
<tr><th id="266">266</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_2" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_2' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_2">INST_ICLASS_XTYPE_2</dfn>   = <var>0xc0000000</var>,</td></tr>
<tr><th id="267">267</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_3" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_3' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_3">INST_ICLASS_XTYPE_3</dfn>   = <var>0xd0000000</var>,</td></tr>
<tr><th id="268">268</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_4" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_4' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_XTYPE_4">INST_ICLASS_XTYPE_4</dfn>   = <var>0xe0000000</var>,</td></tr>
<tr><th id="269">269</th><td>    <dfn class="enum" id="llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_3" title='llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_3' data-ref="llvm::HexagonII::InstIClassBits::INST_ICLASS_ALU32_3">INST_ICLASS_ALU32_3</dfn>   = <var>0xf0000000</var></td></tr>
<tr><th id="270">270</th><td>  };</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#157" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a></td></tr>
<tr><th id="273">273</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm9HexagonIIL23getMemAccessSizeInBytesENS0_13MemAccessSizeE" title='llvm::HexagonII::getMemAccessSizeInBytes' data-ref="_ZN4llvm9HexagonIIL23getMemAccessSizeInBytesENS0_13MemAccessSizeE">getMemAccessSizeInBytes</dfn>(<a class="type" href="#llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</a> <dfn class="local col1 decl" id="1S" title='S' data-type='llvm::HexagonII::MemAccessSize' data-ref="1S">S</dfn>) {</td></tr>
<tr><th id="274">274</th><td>    <b>switch</b> (<a class="local col1 ref" href="#1S" title='S' data-ref="1S">S</a>) {</td></tr>
<tr><th id="275">275</th><td>      <b>case</b> <a class="enum" href="#llvm::HexagonII::MemAccessSize::ByteAccess" title='llvm::HexagonII::MemAccessSize::ByteAccess' data-ref="llvm::HexagonII::MemAccessSize::ByteAccess">ByteAccess</a>:        <b>return</b> <var>1</var>;</td></tr>
<tr><th id="276">276</th><td>      <b>case</b> <a class="enum" href="#llvm::HexagonII::MemAccessSize::HalfWordAccess" title='llvm::HexagonII::MemAccessSize::HalfWordAccess' data-ref="llvm::HexagonII::MemAccessSize::HalfWordAccess">HalfWordAccess</a>:    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="277">277</th><td>      <b>case</b> <a class="enum" href="#llvm::HexagonII::MemAccessSize::WordAccess" title='llvm::HexagonII::MemAccessSize::WordAccess' data-ref="llvm::HexagonII::MemAccessSize::WordAccess">WordAccess</a>:        <b>return</b> <var>4</var>;</td></tr>
<tr><th id="278">278</th><td>      <b>case</b> <a class="enum" href="#llvm::HexagonII::MemAccessSize::DoubleWordAccess" title='llvm::HexagonII::MemAccessSize::DoubleWordAccess' data-ref="llvm::HexagonII::MemAccessSize::DoubleWordAccess">DoubleWordAccess</a>:  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="279">279</th><td>      <b>default</b>:                <b>return</b> <var>0</var>;</td></tr>
<tr><th id="280">280</th><td>    }</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td>} <i>// end namespace HexagonII</i></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_LIB_TARGET_HEXAGON_MCTARGETDESC_HEXAGONBASEINFO_H</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../Disassembler/HexagonDisassembler.cpp.html'>llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
