
Bai5_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000033dc  08008cb0  08008cb0  00009cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c08c  0800c08c  0000e08c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c08c  0800c08c  0000d08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c094  0800c094  0000e08c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c094  0800c094  0000d094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c098  0800c098  0000d098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800c09c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e08c  2**0
                  CONTENTS
 10 .bss          0000040c  2000008c  2000008c  0000e08c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000498  20000498  0000e08c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e08c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017af2  00000000  00000000  0000e0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f1b  00000000  00000000  00025bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c8  00000000  00000000  00029ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010f6  00000000  00000000  0002b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024843  00000000  00000000  0002c18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d9fc  00000000  00000000  000509d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d32ea  00000000  00000000  0006e3cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001416b7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f98  00000000  00000000  001416fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00147694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c98 	.word	0x08008c98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08008c98 	.word	0x08008c98

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2108      	movs	r1, #8
 80005d4:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <button_init+0x14>)
 80005d6:	f003 fc09 	bl	8003dec <HAL_GPIO_WritePin>
}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40020c00 	.word	0x40020c00

080005e4 <button_Scan>:

void button_Scan(){
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2108      	movs	r1, #8
 80005ee:	482f      	ldr	r0, [pc, #188]	@ (80006ac <button_Scan+0xc8>)
 80005f0:	f003 fbfc 	bl	8003dec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2108      	movs	r1, #8
 80005f8:	482c      	ldr	r0, [pc, #176]	@ (80006ac <button_Scan+0xc8>)
 80005fa:	f003 fbf7 	bl	8003dec <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005fe:	230a      	movs	r3, #10
 8000600:	2202      	movs	r2, #2
 8000602:	492b      	ldr	r1, [pc, #172]	@ (80006b0 <button_Scan+0xcc>)
 8000604:	482b      	ldr	r0, [pc, #172]	@ (80006b4 <button_Scan+0xd0>)
 8000606:	f005 fb56 	bl	8005cb6 <HAL_SPI_Receive>
	  int button_index = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 800060e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000612:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	e03f      	b.n	800069a <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b00      	cmp	r3, #0
 800061e:	db06      	blt.n	800062e <button_Scan+0x4a>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2b03      	cmp	r3, #3
 8000624:	dc03      	bgt.n	800062e <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	3304      	adds	r3, #4
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b03      	cmp	r3, #3
 8000632:	dd07      	ble.n	8000644 <button_Scan+0x60>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b07      	cmp	r3, #7
 8000638:	dc04      	bgt.n	8000644 <button_Scan+0x60>
			  button_index = 7 - i;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	f1c3 0307 	rsb	r3, r3, #7
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	e00d      	b.n	8000660 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b07      	cmp	r3, #7
 8000648:	dd06      	ble.n	8000658 <button_Scan+0x74>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b0b      	cmp	r3, #11
 800064e:	dc03      	bgt.n	8000658 <button_Scan+0x74>
			  button_index = i + 4;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	3304      	adds	r3, #4
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	e003      	b.n	8000660 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f1c3 0317 	rsb	r3, r3, #23
 800065e:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000660:	4b13      	ldr	r3, [pc, #76]	@ (80006b0 <button_Scan+0xcc>)
 8000662:	881a      	ldrh	r2, [r3, #0]
 8000664:	897b      	ldrh	r3, [r7, #10]
 8000666:	4013      	ands	r3, r2
 8000668:	b29b      	uxth	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d005      	beq.n	800067a <button_Scan+0x96>
 800066e:	4a12      	ldr	r2, [pc, #72]	@ (80006b8 <button_Scan+0xd4>)
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	2100      	movs	r1, #0
 8000674:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000678:	e009      	b.n	800068e <button_Scan+0xaa>
		  else button_count[button_index]++;
 800067a:	4a0f      	ldr	r2, [pc, #60]	@ (80006b8 <button_Scan+0xd4>)
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000682:	3301      	adds	r3, #1
 8000684:	b299      	uxth	r1, r3
 8000686:	4a0c      	ldr	r2, [pc, #48]	@ (80006b8 <button_Scan+0xd4>)
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800068e:	897b      	ldrh	r3, [r7, #10]
 8000690:	085b      	lsrs	r3, r3, #1
 8000692:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3301      	adds	r3, #1
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b0f      	cmp	r3, #15
 800069e:	ddbc      	ble.n	800061a <button_Scan+0x36>
	  }
}
 80006a0:	bf00      	nop
 80006a2:	bf00      	nop
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40020c00 	.word	0x40020c00
 80006b0:	200000c8 	.word	0x200000c8
 80006b4:	200001f4 	.word	0x200001f4
 80006b8:	200000a8 	.word	0x200000a8

080006bc <enter_message_display_mode>:
/* Function Implementation ---------------------------------------------------*/

/**
 * @brief Chuyển FSM sang trạng thái hiển thị thông báo
 */
static void enter_message_display_mode(const char* lcd_msg, uint16_t color, const char* uart_msg) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af04      	add	r7, sp, #16
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	460b      	mov	r3, r1
 80006c6:	607a      	str	r2, [r7, #4]
 80006c8:	817b      	strh	r3, [r7, #10]
    lcd_Fill(0, 100, 240, 220, BLACK);
 80006ca:	2300      	movs	r3, #0
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	23dc      	movs	r3, #220	@ 0xdc
 80006d0:	22f0      	movs	r2, #240	@ 0xf0
 80006d2:	2164      	movs	r1, #100	@ 0x64
 80006d4:	2000      	movs	r0, #0
 80006d6:	f001 fed3 	bl	8002480 <lcd_Fill>
    sprintf((char*)message_buffer, "%s", lcd_msg);
 80006da:	68fa      	ldr	r2, [r7, #12]
 80006dc:	4911      	ldr	r1, [pc, #68]	@ (8000724 <enter_message_display_mode+0x68>)
 80006de:	4812      	ldr	r0, [pc, #72]	@ (8000728 <enter_message_display_mode+0x6c>)
 80006e0:	f007 fe32 	bl	8008348 <siprintf>
    message_color = color; // Lưu màu
 80006e4:	4a11      	ldr	r2, [pc, #68]	@ (800072c <enter_message_display_mode+0x70>)
 80006e6:	897b      	ldrh	r3, [r7, #10]
 80006e8:	8013      	strh	r3, [r2, #0]
    lcd_ShowStr(20, 170, message_buffer, message_color, BLACK, 16, 0);
 80006ea:	4b10      	ldr	r3, [pc, #64]	@ (800072c <enter_message_display_mode+0x70>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	2200      	movs	r2, #0
 80006f0:	9202      	str	r2, [sp, #8]
 80006f2:	2210      	movs	r2, #16
 80006f4:	9201      	str	r2, [sp, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	9200      	str	r2, [sp, #0]
 80006fa:	4a0b      	ldr	r2, [pc, #44]	@ (8000728 <enter_message_display_mode+0x6c>)
 80006fc:	21aa      	movs	r1, #170	@ 0xaa
 80006fe:	2014      	movs	r0, #20
 8000700:	f002 f9f8 	bl	8002af4 <lcd_ShowStr>

    if (uart_msg != NULL) {
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d002      	beq.n	8000710 <enter_message_display_mode+0x54>
        uart_Rs232SendString((uint8_t*)uart_msg);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f002 fdb6 	bl	800327c <uart_Rs232SendString>
    }

    message_display_counter = MESSAGE_DISPLAY_PERIOD; // Bắt đầu đếm 3 giây
 8000710:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <enter_message_display_mode+0x74>)
 8000712:	223c      	movs	r2, #60	@ 0x3c
 8000714:	801a      	strh	r2, [r3, #0]
    current_mode = MODE_MESSAGE_DISPLAY; // Chuyển sang mode hiển thị
 8000716:	4b07      	ldr	r3, [pc, #28]	@ (8000734 <enter_message_display_mode+0x78>)
 8000718:	2204      	movs	r2, #4
 800071a:	701a      	strb	r2, [r3, #0]
}
 800071c:	bf00      	nop
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	08008cd0 	.word	0x08008cd0
 8000728:	20000108 	.word	0x20000108
 800072c:	20000024 	.word	0x20000024
 8000730:	20000104 	.word	0x20000104
 8000734:	200000ca 	.word	0x200000ca

08000738 <handle_message_display_mode>:

/**
 * @brief Handle logic for MESSAGE_DISPLAY mode
 */
static void handle_message_display_mode(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af04      	add	r7, sp, #16
    // Hiển thị lại thông báo (để chống bị ghi đè)
    lcd_ShowStr(20, 170, message_buffer, message_color, BLACK, 16, 0);
 800073e:	4b13      	ldr	r3, [pc, #76]	@ (800078c <handle_message_display_mode+0x54>)
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	2200      	movs	r2, #0
 8000744:	9202      	str	r2, [sp, #8]
 8000746:	2210      	movs	r2, #16
 8000748:	9201      	str	r2, [sp, #4]
 800074a:	2200      	movs	r2, #0
 800074c:	9200      	str	r2, [sp, #0]
 800074e:	4a10      	ldr	r2, [pc, #64]	@ (8000790 <handle_message_display_mode+0x58>)
 8000750:	21aa      	movs	r1, #170	@ 0xaa
 8000752:	2014      	movs	r0, #20
 8000754:	f002 f9ce 	bl	8002af4 <lcd_ShowStr>

    if (message_display_counter > 0) {
 8000758:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <handle_message_display_mode+0x5c>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d006      	beq.n	800076e <handle_message_display_mode+0x36>
        message_display_counter--;
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <handle_message_display_mode+0x5c>)
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	3b01      	subs	r3, #1
 8000766:	b29a      	uxth	r2, r3
 8000768:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <handle_message_display_mode+0x5c>)
 800076a:	801a      	strh	r2, [r3, #0]
    } else {
        current_mode = MODE_VIEW_TIME;
        // Xóa màn hình khi thoát
        lcd_Fill(0, 100, 240, 220, BLACK);
    }
}
 800076c:	e00a      	b.n	8000784 <handle_message_display_mode+0x4c>
        current_mode = MODE_VIEW_TIME;
 800076e:	4b0a      	ldr	r3, [pc, #40]	@ (8000798 <handle_message_display_mode+0x60>)
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
        lcd_Fill(0, 100, 240, 220, BLACK);
 8000774:	2300      	movs	r3, #0
 8000776:	9300      	str	r3, [sp, #0]
 8000778:	23dc      	movs	r3, #220	@ 0xdc
 800077a:	22f0      	movs	r2, #240	@ 0xf0
 800077c:	2164      	movs	r1, #100	@ 0x64
 800077e:	2000      	movs	r0, #0
 8000780:	f001 fe7e 	bl	8002480 <lcd_Fill>
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000024 	.word	0x20000024
 8000790:	20000108 	.word	0x20000108
 8000794:	20000104 	.word	0x20000104
 8000798:	200000ca 	.word	0x200000ca

0800079c <get_max_date>:


static uint8_t get_max_date(uint8_t month, uint8_t year) {
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	460a      	mov	r2, r1
 80007a6:	71fb      	strb	r3, [r7, #7]
 80007a8:	4613      	mov	r3, r2
 80007aa:	71bb      	strb	r3, [r7, #6]
    if (month == 2) {
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	2b02      	cmp	r3, #2
 80007b0:	d109      	bne.n	80007c6 <get_max_date+0x2a>
        if (year % 4 == 0) {
 80007b2:	79bb      	ldrb	r3, [r7, #6]
 80007b4:	f003 0303 	and.w	r3, r3, #3
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d101      	bne.n	80007c2 <get_max_date+0x26>
            return 29;
 80007be:	231d      	movs	r3, #29
 80007c0:	e010      	b.n	80007e4 <get_max_date+0x48>
        } else {
            return 28;
 80007c2:	231c      	movs	r3, #28
 80007c4:	e00e      	b.n	80007e4 <get_max_date+0x48>
        }
    } else if (month == 4 || month == 6 || month == 9 || month == 11) {
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	2b04      	cmp	r3, #4
 80007ca:	d008      	beq.n	80007de <get_max_date+0x42>
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	2b06      	cmp	r3, #6
 80007d0:	d005      	beq.n	80007de <get_max_date+0x42>
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	2b09      	cmp	r3, #9
 80007d6:	d002      	beq.n	80007de <get_max_date+0x42>
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	2b0b      	cmp	r3, #11
 80007dc:	d101      	bne.n	80007e2 <get_max_date+0x46>
        return 30;
 80007de:	231e      	movs	r3, #30
 80007e0:	e000      	b.n	80007e4 <get_max_date+0x48>
    } else {
        return 31;
 80007e2:	231f      	movs	r3, #31
    }
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <increment_setting>:

static void increment_setting(void) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
    uint8_t max_date;
    switch(set_time_param) {
 80007f6:	4b50      	ldr	r3, [pc, #320]	@ (8000938 <increment_setting+0x148>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b06      	cmp	r3, #6
 80007fc:	f200 8097 	bhi.w	800092e <increment_setting+0x13e>
 8000800:	a201      	add	r2, pc, #4	@ (adr r2, 8000808 <increment_setting+0x18>)
 8000802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000806:	bf00      	nop
 8000808:	08000825 	.word	0x08000825
 800080c:	08000849 	.word	0x08000849
 8000810:	0800086f 	.word	0x0800086f
 8000814:	08000895 	.word	0x08000895
 8000818:	080008bb 	.word	0x080008bb
 800081c:	080008eb 	.word	0x080008eb
 8000820:	0800090d 	.word	0x0800090d
        case SET_HOUR: temp_hour = (temp_hour + 1) % 24; break;
 8000824:	4b45      	ldr	r3, [pc, #276]	@ (800093c <increment_setting+0x14c>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	1c5a      	adds	r2, r3, #1
 800082a:	4b45      	ldr	r3, [pc, #276]	@ (8000940 <increment_setting+0x150>)
 800082c:	fb83 1302 	smull	r1, r3, r3, r2
 8000830:	1099      	asrs	r1, r3, #2
 8000832:	17d3      	asrs	r3, r2, #31
 8000834:	1ac9      	subs	r1, r1, r3
 8000836:	460b      	mov	r3, r1
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	440b      	add	r3, r1
 800083c:	00db      	lsls	r3, r3, #3
 800083e:	1ad1      	subs	r1, r2, r3
 8000840:	b2ca      	uxtb	r2, r1
 8000842:	4b3e      	ldr	r3, [pc, #248]	@ (800093c <increment_setting+0x14c>)
 8000844:	701a      	strb	r2, [r3, #0]
 8000846:	e072      	b.n	800092e <increment_setting+0x13e>
        case SET_MIN:  temp_min = (temp_min + 1) % 60; break;
 8000848:	4b3e      	ldr	r3, [pc, #248]	@ (8000944 <increment_setting+0x154>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	1c5a      	adds	r2, r3, #1
 800084e:	4b3e      	ldr	r3, [pc, #248]	@ (8000948 <increment_setting+0x158>)
 8000850:	fb83 1302 	smull	r1, r3, r3, r2
 8000854:	4413      	add	r3, r2
 8000856:	1159      	asrs	r1, r3, #5
 8000858:	17d3      	asrs	r3, r2, #31
 800085a:	1ac9      	subs	r1, r1, r3
 800085c:	460b      	mov	r3, r1
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	1a5b      	subs	r3, r3, r1
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	1ad1      	subs	r1, r2, r3
 8000866:	b2ca      	uxtb	r2, r1
 8000868:	4b36      	ldr	r3, [pc, #216]	@ (8000944 <increment_setting+0x154>)
 800086a:	701a      	strb	r2, [r3, #0]
 800086c:	e05f      	b.n	800092e <increment_setting+0x13e>
        case SET_SEC:  temp_sec = (temp_sec + 1) % 60; break;
 800086e:	4b37      	ldr	r3, [pc, #220]	@ (800094c <increment_setting+0x15c>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	1c5a      	adds	r2, r3, #1
 8000874:	4b34      	ldr	r3, [pc, #208]	@ (8000948 <increment_setting+0x158>)
 8000876:	fb83 1302 	smull	r1, r3, r3, r2
 800087a:	4413      	add	r3, r2
 800087c:	1159      	asrs	r1, r3, #5
 800087e:	17d3      	asrs	r3, r2, #31
 8000880:	1ac9      	subs	r1, r1, r3
 8000882:	460b      	mov	r3, r1
 8000884:	011b      	lsls	r3, r3, #4
 8000886:	1a5b      	subs	r3, r3, r1
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	1ad1      	subs	r1, r2, r3
 800088c:	b2ca      	uxtb	r2, r1
 800088e:	4b2f      	ldr	r3, [pc, #188]	@ (800094c <increment_setting+0x15c>)
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	e04c      	b.n	800092e <increment_setting+0x13e>
        case SET_DAY:  temp_day = (temp_day % 7) + 1; break;
 8000894:	4b2e      	ldr	r3, [pc, #184]	@ (8000950 <increment_setting+0x160>)
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	4b2e      	ldr	r3, [pc, #184]	@ (8000954 <increment_setting+0x164>)
 800089a:	fba3 1302 	umull	r1, r3, r3, r2
 800089e:	1ad1      	subs	r1, r2, r3
 80008a0:	0849      	lsrs	r1, r1, #1
 80008a2:	440b      	add	r3, r1
 80008a4:	0899      	lsrs	r1, r3, #2
 80008a6:	460b      	mov	r3, r1
 80008a8:	00db      	lsls	r3, r3, #3
 80008aa:	1a5b      	subs	r3, r3, r1
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	3301      	adds	r3, #1
 80008b2:	b2da      	uxtb	r2, r3
 80008b4:	4b26      	ldr	r3, [pc, #152]	@ (8000950 <increment_setting+0x160>)
 80008b6:	701a      	strb	r2, [r3, #0]
 80008b8:	e039      	b.n	800092e <increment_setting+0x13e>
        case SET_DATE:
            max_date = get_max_date(temp_month, temp_year);
 80008ba:	4b27      	ldr	r3, [pc, #156]	@ (8000958 <increment_setting+0x168>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	4a27      	ldr	r2, [pc, #156]	@ (800095c <increment_setting+0x16c>)
 80008c0:	7812      	ldrb	r2, [r2, #0]
 80008c2:	4611      	mov	r1, r2
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ff69 	bl	800079c <get_max_date>
 80008ca:	4603      	mov	r3, r0
 80008cc:	71fb      	strb	r3, [r7, #7]
            temp_date = (temp_date % max_date) + 1;
 80008ce:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <increment_setting+0x170>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	79fa      	ldrb	r2, [r7, #7]
 80008d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80008d8:	fb01 f202 	mul.w	r2, r1, r2
 80008dc:	1a9b      	subs	r3, r3, r2
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	3301      	adds	r3, #1
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000960 <increment_setting+0x170>)
 80008e6:	701a      	strb	r2, [r3, #0]
            break;
 80008e8:	e021      	b.n	800092e <increment_setting+0x13e>
        case SET_MONTH: temp_month = (temp_month % 12) + 1; break;
 80008ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000958 <increment_setting+0x168>)
 80008ec:	781a      	ldrb	r2, [r3, #0]
 80008ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000964 <increment_setting+0x174>)
 80008f0:	fba3 1302 	umull	r1, r3, r3, r2
 80008f4:	08d9      	lsrs	r1, r3, #3
 80008f6:	460b      	mov	r3, r1
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	440b      	add	r3, r1
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	b2db      	uxtb	r3, r3
 8000902:	3301      	adds	r3, #1
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <increment_setting+0x168>)
 8000908:	701a      	strb	r2, [r3, #0]
 800090a:	e010      	b.n	800092e <increment_setting+0x13e>
        case SET_YEAR:  temp_year = (temp_year + 1) % 100; break;
 800090c:	4b13      	ldr	r3, [pc, #76]	@ (800095c <increment_setting+0x16c>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	4a15      	ldr	r2, [pc, #84]	@ (8000968 <increment_setting+0x178>)
 8000914:	fb82 1203 	smull	r1, r2, r2, r3
 8000918:	1151      	asrs	r1, r2, #5
 800091a:	17da      	asrs	r2, r3, #31
 800091c:	1a8a      	subs	r2, r1, r2
 800091e:	2164      	movs	r1, #100	@ 0x64
 8000920:	fb01 f202 	mul.w	r2, r1, r2
 8000924:	1a9a      	subs	r2, r3, r2
 8000926:	b2d2      	uxtb	r2, r2
 8000928:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <increment_setting+0x16c>)
 800092a:	701a      	strb	r2, [r3, #0]
 800092c:	bf00      	nop
    }
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200000cb 	.word	0x200000cb
 800093c:	200000cd 	.word	0x200000cd
 8000940:	2aaaaaab 	.word	0x2aaaaaab
 8000944:	200000ce 	.word	0x200000ce
 8000948:	88888889 	.word	0x88888889
 800094c:	200000cf 	.word	0x200000cf
 8000950:	200000d0 	.word	0x200000d0
 8000954:	24924925 	.word	0x24924925
 8000958:	200000d2 	.word	0x200000d2
 800095c:	200000d3 	.word	0x200000d3
 8000960:	200000d1 	.word	0x200000d1
 8000964:	aaaaaaab 	.word	0xaaaaaaab
 8000968:	51eb851f 	.word	0x51eb851f

0800096c <decrement_setting>:

static void decrement_setting(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    uint8_t max_date;
    switch(set_time_param) {
 8000972:	4b50      	ldr	r3, [pc, #320]	@ (8000ab4 <decrement_setting+0x148>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b06      	cmp	r3, #6
 8000978:	f200 8097 	bhi.w	8000aaa <decrement_setting+0x13e>
 800097c:	a201      	add	r2, pc, #4	@ (adr r2, 8000984 <decrement_setting+0x18>)
 800097e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000982:	bf00      	nop
 8000984:	080009a1 	.word	0x080009a1
 8000988:	080009c7 	.word	0x080009c7
 800098c:	080009ef 	.word	0x080009ef
 8000990:	08000a17 	.word	0x08000a17
 8000994:	08000a33 	.word	0x08000a33
 8000998:	08000a63 	.word	0x08000a63
 800099c:	08000a7f 	.word	0x08000a7f
        case SET_HOUR: temp_hour = (temp_hour + 24 - 1) % 24; break;
 80009a0:	4b45      	ldr	r3, [pc, #276]	@ (8000ab8 <decrement_setting+0x14c>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	f103 0217 	add.w	r2, r3, #23
 80009a8:	4b44      	ldr	r3, [pc, #272]	@ (8000abc <decrement_setting+0x150>)
 80009aa:	fb83 1302 	smull	r1, r3, r3, r2
 80009ae:	1099      	asrs	r1, r3, #2
 80009b0:	17d3      	asrs	r3, r2, #31
 80009b2:	1ac9      	subs	r1, r1, r3
 80009b4:	460b      	mov	r3, r1
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	440b      	add	r3, r1
 80009ba:	00db      	lsls	r3, r3, #3
 80009bc:	1ad1      	subs	r1, r2, r3
 80009be:	b2ca      	uxtb	r2, r1
 80009c0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ab8 <decrement_setting+0x14c>)
 80009c2:	701a      	strb	r2, [r3, #0]
 80009c4:	e071      	b.n	8000aaa <decrement_setting+0x13e>
        case SET_MIN:  temp_min = (temp_min + 60 - 1) % 60; break;
 80009c6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ac0 <decrement_setting+0x154>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 80009ce:	4b3d      	ldr	r3, [pc, #244]	@ (8000ac4 <decrement_setting+0x158>)
 80009d0:	fb83 1302 	smull	r1, r3, r3, r2
 80009d4:	4413      	add	r3, r2
 80009d6:	1159      	asrs	r1, r3, #5
 80009d8:	17d3      	asrs	r3, r2, #31
 80009da:	1ac9      	subs	r1, r1, r3
 80009dc:	460b      	mov	r3, r1
 80009de:	011b      	lsls	r3, r3, #4
 80009e0:	1a5b      	subs	r3, r3, r1
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	1ad1      	subs	r1, r2, r3
 80009e6:	b2ca      	uxtb	r2, r1
 80009e8:	4b35      	ldr	r3, [pc, #212]	@ (8000ac0 <decrement_setting+0x154>)
 80009ea:	701a      	strb	r2, [r3, #0]
 80009ec:	e05d      	b.n	8000aaa <decrement_setting+0x13e>
        case SET_SEC:  temp_sec = (temp_sec + 60 - 1) % 60; break;
 80009ee:	4b36      	ldr	r3, [pc, #216]	@ (8000ac8 <decrement_setting+0x15c>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 80009f6:	4b33      	ldr	r3, [pc, #204]	@ (8000ac4 <decrement_setting+0x158>)
 80009f8:	fb83 1302 	smull	r1, r3, r3, r2
 80009fc:	4413      	add	r3, r2
 80009fe:	1159      	asrs	r1, r3, #5
 8000a00:	17d3      	asrs	r3, r2, #31
 8000a02:	1ac9      	subs	r1, r1, r3
 8000a04:	460b      	mov	r3, r1
 8000a06:	011b      	lsls	r3, r3, #4
 8000a08:	1a5b      	subs	r3, r3, r1
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	1ad1      	subs	r1, r2, r3
 8000a0e:	b2ca      	uxtb	r2, r1
 8000a10:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac8 <decrement_setting+0x15c>)
 8000a12:	701a      	strb	r2, [r3, #0]
 8000a14:	e049      	b.n	8000aaa <decrement_setting+0x13e>
        case SET_DAY:
            temp_day = (temp_day - 1);
 8000a16:	4b2d      	ldr	r3, [pc, #180]	@ (8000acc <decrement_setting+0x160>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	b2da      	uxtb	r2, r3
 8000a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <decrement_setting+0x160>)
 8000a20:	701a      	strb	r2, [r3, #0]
            if (temp_day < 1) temp_day = 7;
 8000a22:	4b2a      	ldr	r3, [pc, #168]	@ (8000acc <decrement_setting+0x160>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d13a      	bne.n	8000aa0 <decrement_setting+0x134>
 8000a2a:	4b28      	ldr	r3, [pc, #160]	@ (8000acc <decrement_setting+0x160>)
 8000a2c:	2207      	movs	r2, #7
 8000a2e:	701a      	strb	r2, [r3, #0]
            break;
 8000a30:	e036      	b.n	8000aa0 <decrement_setting+0x134>
        case SET_DATE:
            max_date = get_max_date(temp_month, temp_year);
 8000a32:	4b27      	ldr	r3, [pc, #156]	@ (8000ad0 <decrement_setting+0x164>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	4a27      	ldr	r2, [pc, #156]	@ (8000ad4 <decrement_setting+0x168>)
 8000a38:	7812      	ldrb	r2, [r2, #0]
 8000a3a:	4611      	mov	r1, r2
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff fead 	bl	800079c <get_max_date>
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]
            temp_date = (temp_date - 1);
 8000a46:	4b24      	ldr	r3, [pc, #144]	@ (8000ad8 <decrement_setting+0x16c>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	b2da      	uxtb	r2, r3
 8000a4e:	4b22      	ldr	r3, [pc, #136]	@ (8000ad8 <decrement_setting+0x16c>)
 8000a50:	701a      	strb	r2, [r3, #0]
            if (temp_date < 1) temp_date = max_date;
 8000a52:	4b21      	ldr	r3, [pc, #132]	@ (8000ad8 <decrement_setting+0x16c>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d124      	bne.n	8000aa4 <decrement_setting+0x138>
 8000a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ad8 <decrement_setting+0x16c>)
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	7013      	strb	r3, [r2, #0]
            break;
 8000a60:	e020      	b.n	8000aa4 <decrement_setting+0x138>
        case SET_MONTH:
            temp_month = (temp_month - 1);
 8000a62:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad0 <decrement_setting+0x164>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <decrement_setting+0x164>)
 8000a6c:	701a      	strb	r2, [r3, #0]
            if (temp_month < 1) temp_month = 12;
 8000a6e:	4b18      	ldr	r3, [pc, #96]	@ (8000ad0 <decrement_setting+0x164>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d118      	bne.n	8000aa8 <decrement_setting+0x13c>
 8000a76:	4b16      	ldr	r3, [pc, #88]	@ (8000ad0 <decrement_setting+0x164>)
 8000a78:	220c      	movs	r2, #12
 8000a7a:	701a      	strb	r2, [r3, #0]
            break;
 8000a7c:	e014      	b.n	8000aa8 <decrement_setting+0x13c>
        case SET_YEAR:  temp_year = (temp_year + 100 - 1) % 100; break;
 8000a7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <decrement_setting+0x168>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	3363      	adds	r3, #99	@ 0x63
 8000a84:	4a15      	ldr	r2, [pc, #84]	@ (8000adc <decrement_setting+0x170>)
 8000a86:	fb82 1203 	smull	r1, r2, r2, r3
 8000a8a:	1151      	asrs	r1, r2, #5
 8000a8c:	17da      	asrs	r2, r3, #31
 8000a8e:	1a8a      	subs	r2, r1, r2
 8000a90:	2164      	movs	r1, #100	@ 0x64
 8000a92:	fb01 f202 	mul.w	r2, r1, r2
 8000a96:	1a9a      	subs	r2, r3, r2
 8000a98:	b2d2      	uxtb	r2, r2
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <decrement_setting+0x168>)
 8000a9c:	701a      	strb	r2, [r3, #0]
 8000a9e:	e004      	b.n	8000aaa <decrement_setting+0x13e>
            break;
 8000aa0:	bf00      	nop
 8000aa2:	e002      	b.n	8000aaa <decrement_setting+0x13e>
            break;
 8000aa4:	bf00      	nop
 8000aa6:	e000      	b.n	8000aaa <decrement_setting+0x13e>
            break;
 8000aa8:	bf00      	nop
    }
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	200000cb 	.word	0x200000cb
 8000ab8:	200000cd 	.word	0x200000cd
 8000abc:	2aaaaaab 	.word	0x2aaaaaab
 8000ac0:	200000ce 	.word	0x200000ce
 8000ac4:	88888889 	.word	0x88888889
 8000ac8:	200000cf 	.word	0x200000cf
 8000acc:	200000d0 	.word	0x200000d0
 8000ad0:	200000d2 	.word	0x200000d2
 8000ad4:	200000d3 	.word	0x200000d3
 8000ad8:	200000d1 	.word	0x200000d1
 8000adc:	51eb851f 	.word	0x51eb851f

08000ae0 <increment_alarm_setting>:

static void increment_alarm_setting(void) {
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
    switch(set_alarm_param) {
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b64 <increment_alarm_setting+0x84>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	d02b      	beq.n	8000b44 <increment_alarm_setting+0x64>
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	dc34      	bgt.n	8000b5a <increment_alarm_setting+0x7a>
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d002      	beq.n	8000afa <increment_alarm_setting+0x1a>
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d012      	beq.n	8000b1e <increment_alarm_setting+0x3e>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 1) % 24; break;
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 1) % 60; break;
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break;
    }
}
 8000af8:	e02f      	b.n	8000b5a <increment_alarm_setting+0x7a>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 1) % 24; break;
 8000afa:	4b1b      	ldr	r3, [pc, #108]	@ (8000b68 <increment_alarm_setting+0x88>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	1c5a      	adds	r2, r3, #1
 8000b00:	4b1a      	ldr	r3, [pc, #104]	@ (8000b6c <increment_alarm_setting+0x8c>)
 8000b02:	fb83 1302 	smull	r1, r3, r3, r2
 8000b06:	1099      	asrs	r1, r3, #2
 8000b08:	17d3      	asrs	r3, r2, #31
 8000b0a:	1ac9      	subs	r1, r1, r3
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	440b      	add	r3, r1
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	1ad1      	subs	r1, r2, r3
 8000b16:	b2ca      	uxtb	r2, r1
 8000b18:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <increment_alarm_setting+0x88>)
 8000b1a:	701a      	strb	r2, [r3, #0]
 8000b1c:	e01d      	b.n	8000b5a <increment_alarm_setting+0x7a>
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 1) % 60; break;
 8000b1e:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <increment_alarm_setting+0x90>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	1c5a      	adds	r2, r3, #1
 8000b24:	4b13      	ldr	r3, [pc, #76]	@ (8000b74 <increment_alarm_setting+0x94>)
 8000b26:	fb83 1302 	smull	r1, r3, r3, r2
 8000b2a:	4413      	add	r3, r2
 8000b2c:	1159      	asrs	r1, r3, #5
 8000b2e:	17d3      	asrs	r3, r2, #31
 8000b30:	1ac9      	subs	r1, r1, r3
 8000b32:	460b      	mov	r3, r1
 8000b34:	011b      	lsls	r3, r3, #4
 8000b36:	1a5b      	subs	r3, r3, r1
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	1ad1      	subs	r1, r2, r3
 8000b3c:	b2ca      	uxtb	r2, r1
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <increment_alarm_setting+0x90>)
 8000b40:	701a      	strb	r2, [r3, #0]
 8000b42:	e00a      	b.n	8000b5a <increment_alarm_setting+0x7a>
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <increment_alarm_setting+0x98>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	bf0c      	ite	eq
 8000b4c:	2301      	moveq	r3, #1
 8000b4e:	2300      	movne	r3, #0
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	461a      	mov	r2, r3
 8000b54:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <increment_alarm_setting+0x98>)
 8000b56:	701a      	strb	r2, [r3, #0]
 8000b58:	bf00      	nop
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	200000cc 	.word	0x200000cc
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	2aaaaaab 	.word	0x2aaaaaab
 8000b70:	200000d4 	.word	0x200000d4
 8000b74:	88888889 	.word	0x88888889
 8000b78:	200000d5 	.word	0x200000d5

08000b7c <decrement_alarm_setting>:

static void decrement_alarm_setting(void) {
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
    switch(set_alarm_param) {
 8000b80:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <decrement_alarm_setting+0x88>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d02d      	beq.n	8000be4 <decrement_alarm_setting+0x68>
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	dc36      	bgt.n	8000bfa <decrement_alarm_setting+0x7e>
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d002      	beq.n	8000b96 <decrement_alarm_setting+0x1a>
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d013      	beq.n	8000bbc <decrement_alarm_setting+0x40>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 24 - 1) % 24; break;
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 60 - 1) % 60; break;
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break;
    }
}
 8000b94:	e031      	b.n	8000bfa <decrement_alarm_setting+0x7e>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 24 - 1) % 24; break;
 8000b96:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <decrement_alarm_setting+0x8c>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	f103 0217 	add.w	r2, r3, #23
 8000b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c0c <decrement_alarm_setting+0x90>)
 8000ba0:	fb83 1302 	smull	r1, r3, r3, r2
 8000ba4:	1099      	asrs	r1, r3, #2
 8000ba6:	17d3      	asrs	r3, r2, #31
 8000ba8:	1ac9      	subs	r1, r1, r3
 8000baa:	460b      	mov	r3, r1
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	440b      	add	r3, r1
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	1ad1      	subs	r1, r2, r3
 8000bb4:	b2ca      	uxtb	r2, r1
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <decrement_alarm_setting+0x8c>)
 8000bb8:	701a      	strb	r2, [r3, #0]
 8000bba:	e01e      	b.n	8000bfa <decrement_alarm_setting+0x7e>
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 60 - 1) % 60; break;
 8000bbc:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <decrement_alarm_setting+0x94>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 8000bc4:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <decrement_alarm_setting+0x98>)
 8000bc6:	fb83 1302 	smull	r1, r3, r3, r2
 8000bca:	4413      	add	r3, r2
 8000bcc:	1159      	asrs	r1, r3, #5
 8000bce:	17d3      	asrs	r3, r2, #31
 8000bd0:	1ac9      	subs	r1, r1, r3
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	1a5b      	subs	r3, r3, r1
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	1ad1      	subs	r1, r2, r3
 8000bdc:	b2ca      	uxtb	r2, r1
 8000bde:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <decrement_alarm_setting+0x94>)
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e00a      	b.n	8000bfa <decrement_alarm_setting+0x7e>
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break;
 8000be4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <decrement_alarm_setting+0x9c>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	bf0c      	ite	eq
 8000bec:	2301      	moveq	r3, #1
 8000bee:	2300      	movne	r3, #0
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <decrement_alarm_setting+0x9c>)
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	bf00      	nop
}
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	200000cc 	.word	0x200000cc
 8000c08:	20000000 	.word	0x20000000
 8000c0c:	2aaaaaab 	.word	0x2aaaaaab
 8000c10:	200000d4 	.word	0x200000d4
 8000c14:	88888889 	.word	0x88888889
 8000c18:	200000d5 	.word	0x200000d5

08000c1c <handle_mode_switch>:

/**
 * @brief Handle the mode switch button press
 * (ĐÃ SỬA: Bỏ kiểm tra nút nhấn, chỉ thực hiện logic chuyển)
 */
static void handle_mode_switch(void) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af02      	add	r7, sp, #8

    // If exiting SET_TIME mode, save changes to RTC
    if (current_mode == MODE_SET_TIME) {
 8000c22:	4b5c      	ldr	r3, [pc, #368]	@ (8000d94 <handle_mode_switch+0x178>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d129      	bne.n	8000c7e <handle_mode_switch+0x62>
        ds3231_Write(ADDRESS_HOUR, temp_hour);
 8000c2a:	4b5b      	ldr	r3, [pc, #364]	@ (8000d98 <handle_mode_switch+0x17c>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	4619      	mov	r1, r3
 8000c30:	2002      	movs	r0, #2
 8000c32:	f001 f8a9 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_MIN, temp_min);
 8000c36:	4b59      	ldr	r3, [pc, #356]	@ (8000d9c <handle_mode_switch+0x180>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	f001 f8a3 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_SEC, temp_sec);
 8000c42:	4b57      	ldr	r3, [pc, #348]	@ (8000da0 <handle_mode_switch+0x184>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	4619      	mov	r1, r3
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f001 f89d 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_DAY, temp_day);
 8000c4e:	4b55      	ldr	r3, [pc, #340]	@ (8000da4 <handle_mode_switch+0x188>)
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	4619      	mov	r1, r3
 8000c54:	2003      	movs	r0, #3
 8000c56:	f001 f897 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_DATE, temp_date);
 8000c5a:	4b53      	ldr	r3, [pc, #332]	@ (8000da8 <handle_mode_switch+0x18c>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	4619      	mov	r1, r3
 8000c60:	2004      	movs	r0, #4
 8000c62:	f001 f891 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_MONTH, temp_month);
 8000c66:	4b51      	ldr	r3, [pc, #324]	@ (8000dac <handle_mode_switch+0x190>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	2005      	movs	r0, #5
 8000c6e:	f001 f88b 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_YEAR, temp_year);
 8000c72:	4b4f      	ldr	r3, [pc, #316]	@ (8000db0 <handle_mode_switch+0x194>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	4619      	mov	r1, r3
 8000c78:	2006      	movs	r0, #6
 8000c7a:	f001 f885 	bl	8001d88 <ds3231_Write>
    }

    // If alarm is ringing, stop it
    if (alarm_triggered) {
 8000c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8000db4 <handle_mode_switch+0x198>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d002      	beq.n	8000c8c <handle_mode_switch+0x70>
        alarm_triggered = 0;
 8000c86:	4b4b      	ldr	r3, [pc, #300]	@ (8000db4 <handle_mode_switch+0x198>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
    }

    // Cycle mode (0 -> 1 -> 2 -> 3 -> 0)
    current_mode = (current_mode + 1) % 4; // %4 để bỏ qua MODE_MESSAGE_DISPLAY
 8000c8c:	4b41      	ldr	r3, [pc, #260]	@ (8000d94 <handle_mode_switch+0x178>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	3301      	adds	r3, #1
 8000c92:	425a      	negs	r2, r3
 8000c94:	f003 0303 	and.w	r3, r3, #3
 8000c98:	f002 0203 	and.w	r2, r2, #3
 8000c9c:	bf58      	it	pl
 8000c9e:	4253      	negpl	r3, r2
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8000d94 <handle_mode_switch+0x178>)
 8000ca4:	701a      	strb	r2, [r3, #0]

    // Init SET_TIME mode
    if (current_mode == MODE_SET_TIME) {
 8000ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8000d94 <handle_mode_switch+0x178>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d121      	bne.n	8000cf2 <handle_mode_switch+0xd6>
        ds3231_ReadTime();
 8000cae:	f001 f88d 	bl	8001dcc <ds3231_ReadTime>
        temp_hour = ds3231_hours;
 8000cb2:	4b41      	ldr	r3, [pc, #260]	@ (8000db8 <handle_mode_switch+0x19c>)
 8000cb4:	781a      	ldrb	r2, [r3, #0]
 8000cb6:	4b38      	ldr	r3, [pc, #224]	@ (8000d98 <handle_mode_switch+0x17c>)
 8000cb8:	701a      	strb	r2, [r3, #0]
        temp_min = ds3231_min;
 8000cba:	4b40      	ldr	r3, [pc, #256]	@ (8000dbc <handle_mode_switch+0x1a0>)
 8000cbc:	781a      	ldrb	r2, [r3, #0]
 8000cbe:	4b37      	ldr	r3, [pc, #220]	@ (8000d9c <handle_mode_switch+0x180>)
 8000cc0:	701a      	strb	r2, [r3, #0]
        temp_sec = ds3231_sec;
 8000cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8000dc0 <handle_mode_switch+0x1a4>)
 8000cc4:	781a      	ldrb	r2, [r3, #0]
 8000cc6:	4b36      	ldr	r3, [pc, #216]	@ (8000da0 <handle_mode_switch+0x184>)
 8000cc8:	701a      	strb	r2, [r3, #0]
        temp_day = ds3231_day;
 8000cca:	4b3e      	ldr	r3, [pc, #248]	@ (8000dc4 <handle_mode_switch+0x1a8>)
 8000ccc:	781a      	ldrb	r2, [r3, #0]
 8000cce:	4b35      	ldr	r3, [pc, #212]	@ (8000da4 <handle_mode_switch+0x188>)
 8000cd0:	701a      	strb	r2, [r3, #0]
        temp_date = ds3231_date;
 8000cd2:	4b3d      	ldr	r3, [pc, #244]	@ (8000dc8 <handle_mode_switch+0x1ac>)
 8000cd4:	781a      	ldrb	r2, [r3, #0]
 8000cd6:	4b34      	ldr	r3, [pc, #208]	@ (8000da8 <handle_mode_switch+0x18c>)
 8000cd8:	701a      	strb	r2, [r3, #0]
        temp_month = ds3231_month;
 8000cda:	4b3c      	ldr	r3, [pc, #240]	@ (8000dcc <handle_mode_switch+0x1b0>)
 8000cdc:	781a      	ldrb	r2, [r3, #0]
 8000cde:	4b33      	ldr	r3, [pc, #204]	@ (8000dac <handle_mode_switch+0x190>)
 8000ce0:	701a      	strb	r2, [r3, #0]
        temp_year = ds3231_year;
 8000ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8000dd0 <handle_mode_switch+0x1b4>)
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	4b32      	ldr	r3, [pc, #200]	@ (8000db0 <handle_mode_switch+0x194>)
 8000ce8:	701a      	strb	r2, [r3, #0]
        set_time_param = SET_HOUR;
 8000cea:	4b3a      	ldr	r3, [pc, #232]	@ (8000dd4 <handle_mode_switch+0x1b8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
    }
    // Clear setting area when returning to VIEW_TIME
    else if (current_mode == MODE_VIEW_TIME) {
         lcd_Fill(0, 160, 240, 220, BLACK);
    }
}
 8000cf0:	e04d      	b.n	8000d8e <handle_mode_switch+0x172>
    else if (current_mode == MODE_SET_ALARM) {
 8000cf2:	4b28      	ldr	r3, [pc, #160]	@ (8000d94 <handle_mode_switch+0x178>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d103      	bne.n	8000d02 <handle_mode_switch+0xe6>
        set_alarm_param = SET_ALARM_HOUR;
 8000cfa:	4b37      	ldr	r3, [pc, #220]	@ (8000dd8 <handle_mode_switch+0x1bc>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
}
 8000d00:	e045      	b.n	8000d8e <handle_mode_switch+0x172>
    else if (current_mode == MODE_UPDATE_VIA_UART) {
 8000d02:	4b24      	ldr	r3, [pc, #144]	@ (8000d94 <handle_mode_switch+0x178>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b03      	cmp	r3, #3
 8000d08:	d135      	bne.n	8000d76 <handle_mode_switch+0x15a>
        ds3231_ReadTime();
 8000d0a:	f001 f85f 	bl	8001dcc <ds3231_ReadTime>
        temp_hour = ds3231_hours; temp_min = ds3231_min; temp_sec = ds3231_sec;
 8000d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <handle_mode_switch+0x19c>)
 8000d10:	781a      	ldrb	r2, [r3, #0]
 8000d12:	4b21      	ldr	r3, [pc, #132]	@ (8000d98 <handle_mode_switch+0x17c>)
 8000d14:	701a      	strb	r2, [r3, #0]
 8000d16:	4b29      	ldr	r3, [pc, #164]	@ (8000dbc <handle_mode_switch+0x1a0>)
 8000d18:	781a      	ldrb	r2, [r3, #0]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	@ (8000d9c <handle_mode_switch+0x180>)
 8000d1c:	701a      	strb	r2, [r3, #0]
 8000d1e:	4b28      	ldr	r3, [pc, #160]	@ (8000dc0 <handle_mode_switch+0x1a4>)
 8000d20:	781a      	ldrb	r2, [r3, #0]
 8000d22:	4b1f      	ldr	r3, [pc, #124]	@ (8000da0 <handle_mode_switch+0x184>)
 8000d24:	701a      	strb	r2, [r3, #0]
        temp_day = ds3231_day; temp_date = ds3231_date; temp_month = ds3231_month;
 8000d26:	4b27      	ldr	r3, [pc, #156]	@ (8000dc4 <handle_mode_switch+0x1a8>)
 8000d28:	781a      	ldrb	r2, [r3, #0]
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000da4 <handle_mode_switch+0x188>)
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	4b26      	ldr	r3, [pc, #152]	@ (8000dc8 <handle_mode_switch+0x1ac>)
 8000d30:	781a      	ldrb	r2, [r3, #0]
 8000d32:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <handle_mode_switch+0x18c>)
 8000d34:	701a      	strb	r2, [r3, #0]
 8000d36:	4b25      	ldr	r3, [pc, #148]	@ (8000dcc <handle_mode_switch+0x1b0>)
 8000d38:	781a      	ldrb	r2, [r3, #0]
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dac <handle_mode_switch+0x190>)
 8000d3c:	701a      	strb	r2, [r3, #0]
        temp_year = ds3231_year;
 8000d3e:	4b24      	ldr	r3, [pc, #144]	@ (8000dd0 <handle_mode_switch+0x1b4>)
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <handle_mode_switch+0x194>)
 8000d44:	701a      	strb	r2, [r3, #0]
        uart_update_param = SET_HOUR;
 8000d46:	4b25      	ldr	r3, [pc, #148]	@ (8000ddc <handle_mode_switch+0x1c0>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
        uart_data_requested = 0;
 8000d4c:	4b24      	ldr	r3, [pc, #144]	@ (8000de0 <handle_mode_switch+0x1c4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
        uart_retry_count = 0; // Reset số lần thử
 8000d52:	4b24      	ldr	r3, [pc, #144]	@ (8000de4 <handle_mode_switch+0x1c8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
        uart_timeout_counter = UART_TIMEOUT_PERIOD; // Đặt 10 giây
 8000d58:	4b23      	ldr	r3, [pc, #140]	@ (8000de8 <handle_mode_switch+0x1cc>)
 8000d5a:	22c8      	movs	r2, #200	@ 0xc8
 8000d5c:	801a      	strh	r2, [r3, #0]
        lcd_Fill(0, 100, 240, 220, BLACK);
 8000d5e:	2300      	movs	r3, #0
 8000d60:	9300      	str	r3, [sp, #0]
 8000d62:	23dc      	movs	r3, #220	@ 0xdc
 8000d64:	22f0      	movs	r2, #240	@ 0xf0
 8000d66:	2164      	movs	r1, #100	@ 0x64
 8000d68:	2000      	movs	r0, #0
 8000d6a:	f001 fb89 	bl	8002480 <lcd_Fill>
        uart_Rs232SendString((uint8_t*)"\r\n--- ENTERING UART UPDATE MODE ---\r\n");
 8000d6e:	481f      	ldr	r0, [pc, #124]	@ (8000dec <handle_mode_switch+0x1d0>)
 8000d70:	f002 fa84 	bl	800327c <uart_Rs232SendString>
}
 8000d74:	e00b      	b.n	8000d8e <handle_mode_switch+0x172>
    else if (current_mode == MODE_VIEW_TIME) {
 8000d76:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <handle_mode_switch+0x178>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d107      	bne.n	8000d8e <handle_mode_switch+0x172>
         lcd_Fill(0, 160, 240, 220, BLACK);
 8000d7e:	2300      	movs	r3, #0
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	23dc      	movs	r3, #220	@ 0xdc
 8000d84:	22f0      	movs	r2, #240	@ 0xf0
 8000d86:	21a0      	movs	r1, #160	@ 0xa0
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f001 fb79 	bl	8002480 <lcd_Fill>
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	200000ca 	.word	0x200000ca
 8000d98:	200000cd 	.word	0x200000cd
 8000d9c:	200000ce 	.word	0x200000ce
 8000da0:	200000cf 	.word	0x200000cf
 8000da4:	200000d0 	.word	0x200000d0
 8000da8:	200000d1 	.word	0x200000d1
 8000dac:	200000d2 	.word	0x200000d2
 8000db0:	200000d3 	.word	0x200000d3
 8000db4:	200000d6 	.word	0x200000d6
 8000db8:	2000012f 	.word	0x2000012f
 8000dbc:	20000130 	.word	0x20000130
 8000dc0:	20000131 	.word	0x20000131
 8000dc4:	20000133 	.word	0x20000133
 8000dc8:	20000132 	.word	0x20000132
 8000dcc:	20000134 	.word	0x20000134
 8000dd0:	20000135 	.word	0x20000135
 8000dd4:	200000cb 	.word	0x200000cb
 8000dd8:	200000cc 	.word	0x200000cc
 8000ddc:	200000dd 	.word	0x200000dd
 8000de0:	200000de 	.word	0x200000de
 8000de4:	20000102 	.word	0x20000102
 8000de8:	20000100 	.word	0x20000100
 8000dec:	08008cd4 	.word	0x08008cd4

08000df0 <handle_view_time_mode>:


static void handle_view_time_mode(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af04      	add	r7, sp, #16
    // Stop alarm
    if (alarm_triggered && (button_count[BTN_UP] == 1 || button_count[BTN_DOWN] == 1 || button_count[BTN_SAVE_NEXT] == 1)) {
 8000df6:	4b40      	ldr	r3, [pc, #256]	@ (8000ef8 <handle_view_time_mode+0x108>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d016      	beq.n	8000e2c <handle_view_time_mode+0x3c>
 8000dfe:	4b3f      	ldr	r3, [pc, #252]	@ (8000efc <handle_view_time_mode+0x10c>)
 8000e00:	88db      	ldrh	r3, [r3, #6]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d007      	beq.n	8000e16 <handle_view_time_mode+0x26>
 8000e06:	4b3d      	ldr	r3, [pc, #244]	@ (8000efc <handle_view_time_mode+0x10c>)
 8000e08:	89db      	ldrh	r3, [r3, #14]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d003      	beq.n	8000e16 <handle_view_time_mode+0x26>
 8000e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8000efc <handle_view_time_mode+0x10c>)
 8000e10:	8b1b      	ldrh	r3, [r3, #24]
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d10a      	bne.n	8000e2c <handle_view_time_mode+0x3c>
        alarm_triggered = 0;
 8000e16:	4b38      	ldr	r3, [pc, #224]	@ (8000ef8 <handle_view_time_mode+0x108>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
        lcd_Fill(60, 160, 180, 200, BLACK);
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	23c8      	movs	r3, #200	@ 0xc8
 8000e22:	22b4      	movs	r2, #180	@ 0xb4
 8000e24:	21a0      	movs	r1, #160	@ 0xa0
 8000e26:	203c      	movs	r0, #60	@ 0x3c
 8000e28:	f001 fb2a 	bl	8002480 <lcd_Fill>
    }

    if (alarm_triggered) {
 8000e2c:	4b32      	ldr	r3, [pc, #200]	@ (8000ef8 <handle_view_time_mode+0x108>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d03b      	beq.n	8000eac <handle_view_time_mode+0xbc>
        // Handle alarm timeout (10s)
        if (alarm_display_counter > 0) {
 8000e34:	4b32      	ldr	r3, [pc, #200]	@ (8000f00 <handle_view_time_mode+0x110>)
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d006      	beq.n	8000e4a <handle_view_time_mode+0x5a>
            alarm_display_counter--;
 8000e3c:	4b30      	ldr	r3, [pc, #192]	@ (8000f00 <handle_view_time_mode+0x110>)
 8000e3e:	881b      	ldrh	r3, [r3, #0]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	4b2e      	ldr	r3, [pc, #184]	@ (8000f00 <handle_view_time_mode+0x110>)
 8000e46:	801a      	strh	r2, [r3, #0]
 8000e48:	e00a      	b.n	8000e60 <handle_view_time_mode+0x70>
        } else {
            alarm_triggered = 0;
 8000e4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef8 <handle_view_time_mode+0x108>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	701a      	strb	r2, [r3, #0]
            lcd_Fill(60, 170, 180, 200, BLACK);
 8000e50:	2300      	movs	r3, #0
 8000e52:	9300      	str	r3, [sp, #0]
 8000e54:	23c8      	movs	r3, #200	@ 0xc8
 8000e56:	22b4      	movs	r2, #180	@ 0xb4
 8000e58:	21aa      	movs	r1, #170	@ 0xaa
 8000e5a:	203c      	movs	r0, #60	@ 0x3c
 8000e5c:	f001 fb10 	bl	8002480 <lcd_Fill>
        }

        // Alarm visual effect
        if (blink_flag) {
 8000e60:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <handle_view_time_mode+0x114>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d016      	beq.n	8000e96 <handle_view_time_mode+0xa6>
            lcd_Fill(60, 170, 180, 200, RED);
 8000e68:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	23c8      	movs	r3, #200	@ 0xc8
 8000e70:	22b4      	movs	r2, #180	@ 0xb4
 8000e72:	21aa      	movs	r1, #170	@ 0xaa
 8000e74:	203c      	movs	r0, #60	@ 0x3c
 8000e76:	f001 fb03 	bl	8002480 <lcd_Fill>
            lcd_ShowStr(70, 175, (uint8_t*)"ALARM!", BLACK, RED, 24, 0);
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	9302      	str	r3, [sp, #8]
 8000e7e:	2318      	movs	r3, #24
 8000e80:	9301      	str	r3, [sp, #4]
 8000e82:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	2300      	movs	r3, #0
 8000e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8000f08 <handle_view_time_mode+0x118>)
 8000e8c:	21af      	movs	r1, #175	@ 0xaf
 8000e8e:	2046      	movs	r0, #70	@ 0x46
 8000e90:	f001 fe30 	bl	8002af4 <lcd_ShowStr>
 8000e94:	e007      	b.n	8000ea6 <handle_view_time_mode+0xb6>
        } else {
            lcd_Fill(60, 170, 180, 200, BLACK);
 8000e96:	2300      	movs	r3, #0
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	23c8      	movs	r3, #200	@ 0xc8
 8000e9c:	22b4      	movs	r2, #180	@ 0xb4
 8000e9e:	21aa      	movs	r1, #170	@ 0xaa
 8000ea0:	203c      	movs	r0, #60	@ 0x3c
 8000ea2:	f001 faed 	bl	8002480 <lcd_Fill>
        }
        displayTime();
 8000ea6:	f000 fd89 	bl	80019bc <displayTime>
        }

        // Normal time display
        displayTime();
    }
}
 8000eaa:	e021      	b.n	8000ef0 <handle_view_time_mode+0x100>
        ds3231_ReadTime();
 8000eac:	f000 ff8e 	bl	8001dcc <ds3231_ReadTime>
        if (alarm_enabled &&
 8000eb0:	4b16      	ldr	r3, [pc, #88]	@ (8000f0c <handle_view_time_mode+0x11c>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d019      	beq.n	8000eec <handle_view_time_mode+0xfc>
            !alarm_triggered &&
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <handle_view_time_mode+0x108>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
        if (alarm_enabled &&
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d115      	bne.n	8000eec <handle_view_time_mode+0xfc>
            ds3231_hours == alarm_hour &&
 8000ec0:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <handle_view_time_mode+0x120>)
 8000ec2:	781a      	ldrb	r2, [r3, #0]
 8000ec4:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <handle_view_time_mode+0x124>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
            !alarm_triggered &&
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d10f      	bne.n	8000eec <handle_view_time_mode+0xfc>
            ds3231_min == alarm_min &&
 8000ecc:	4b12      	ldr	r3, [pc, #72]	@ (8000f18 <handle_view_time_mode+0x128>)
 8000ece:	781a      	ldrb	r2, [r3, #0]
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <handle_view_time_mode+0x12c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
            ds3231_hours == alarm_hour &&
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d109      	bne.n	8000eec <handle_view_time_mode+0xfc>
            ds3231_sec == 0)
 8000ed8:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <handle_view_time_mode+0x130>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
            ds3231_min == alarm_min &&
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d105      	bne.n	8000eec <handle_view_time_mode+0xfc>
            alarm_triggered = 1;
 8000ee0:	4b05      	ldr	r3, [pc, #20]	@ (8000ef8 <handle_view_time_mode+0x108>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	701a      	strb	r2, [r3, #0]
            alarm_display_counter = 200; // 10s
 8000ee6:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <handle_view_time_mode+0x110>)
 8000ee8:	22c8      	movs	r2, #200	@ 0xc8
 8000eea:	801a      	strh	r2, [r3, #0]
        displayTime();
 8000eec:	f000 fd66 	bl	80019bc <displayTime>
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200000d6 	.word	0x200000d6
 8000efc:	200000a8 	.word	0x200000a8
 8000f00:	200000d8 	.word	0x200000d8
 8000f04:	200000dc 	.word	0x200000dc
 8000f08:	08008cfc 	.word	0x08008cfc
 8000f0c:	200000d5 	.word	0x200000d5
 8000f10:	2000012f 	.word	0x2000012f
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000130 	.word	0x20000130
 8000f1c:	200000d4 	.word	0x200000d4
 8000f20:	20000131 	.word	0x20000131

08000f24 <handle_set_time_mode>:


static void handle_set_time_mode(void) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af04      	add	r7, sp, #16
    // Handle UP button
    if (button_count[BTN_UP] == 1) {
 8000f2a:	4b9c      	ldr	r3, [pc, #624]	@ (800119c <handle_set_time_mode+0x278>)
 8000f2c:	88db      	ldrh	r3, [r3, #6]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d102      	bne.n	8000f38 <handle_set_time_mode+0x14>
        increment_setting();
 8000f32:	f7ff fc5d 	bl	80007f0 <increment_setting>
 8000f36:	e00c      	b.n	8000f52 <handle_set_time_mode+0x2e>
    } else if (button_count[BTN_UP] > LONG_PRESS_DURATION) {
 8000f38:	4b98      	ldr	r3, [pc, #608]	@ (800119c <handle_set_time_mode+0x278>)
 8000f3a:	88db      	ldrh	r3, [r3, #6]
 8000f3c:	2b28      	cmp	r3, #40	@ 0x28
 8000f3e:	d908      	bls.n	8000f52 <handle_set_time_mode+0x2e>
        if (button_count[BTN_UP] % AUTO_INCREMENT_PERIOD == 0) {
 8000f40:	4b96      	ldr	r3, [pc, #600]	@ (800119c <handle_set_time_mode+0x278>)
 8000f42:	88db      	ldrh	r3, [r3, #6]
 8000f44:	f003 0303 	and.w	r3, r3, #3
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <handle_set_time_mode+0x2e>
            increment_setting();
 8000f4e:	f7ff fc4f 	bl	80007f0 <increment_setting>
        }
    }

    // Handle DOWN button
    if (button_count[BTN_DOWN] == 1) {
 8000f52:	4b92      	ldr	r3, [pc, #584]	@ (800119c <handle_set_time_mode+0x278>)
 8000f54:	89db      	ldrh	r3, [r3, #14]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d102      	bne.n	8000f60 <handle_set_time_mode+0x3c>
        decrement_setting();
 8000f5a:	f7ff fd07 	bl	800096c <decrement_setting>
 8000f5e:	e00c      	b.n	8000f7a <handle_set_time_mode+0x56>
    } else if (button_count[BTN_DOWN] > LONG_PRESS_DURATION) {
 8000f60:	4b8e      	ldr	r3, [pc, #568]	@ (800119c <handle_set_time_mode+0x278>)
 8000f62:	89db      	ldrh	r3, [r3, #14]
 8000f64:	2b28      	cmp	r3, #40	@ 0x28
 8000f66:	d908      	bls.n	8000f7a <handle_set_time_mode+0x56>
        if (button_count[BTN_DOWN] % AUTO_INCREMENT_PERIOD == 0) {
 8000f68:	4b8c      	ldr	r3, [pc, #560]	@ (800119c <handle_set_time_mode+0x278>)
 8000f6a:	89db      	ldrh	r3, [r3, #14]
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <handle_set_time_mode+0x56>
            decrement_setting();
 8000f76:	f7ff fcf9 	bl	800096c <decrement_setting>
        }
    }

    // Handle SAVE/NEXT button
    if (button_count[BTN_SAVE_NEXT] == 1) {
 8000f7a:	4b88      	ldr	r3, [pc, #544]	@ (800119c <handle_set_time_mode+0x278>)
 8000f7c:	8b1b      	ldrh	r3, [r3, #24]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d10c      	bne.n	8000f9c <handle_set_time_mode+0x78>
        set_time_param = (set_time_param + 1);
 8000f82:	4b87      	ldr	r3, [pc, #540]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	3301      	adds	r3, #1
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b85      	ldr	r3, [pc, #532]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8000f8c:	701a      	strb	r2, [r3, #0]
        if (set_time_param > SET_YEAR) {
 8000f8e:	4b84      	ldr	r3, [pc, #528]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b06      	cmp	r3, #6
 8000f94:	d902      	bls.n	8000f9c <handle_set_time_mode+0x78>
            set_time_param = SET_HOUR;
 8000f96:	4b82      	ldr	r3, [pc, #520]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]

    // --- Display temp values with blinking effect ---
    char str_buff[5];

    // Hour
    if (set_time_param == SET_HOUR && !blink_flag) {
 8000f9c:	4b80      	ldr	r3, [pc, #512]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d111      	bne.n	8000fc8 <handle_set_time_mode+0xa4>
 8000fa4:	4b7f      	ldr	r3, [pc, #508]	@ (80011a4 <handle_set_time_mode+0x280>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10d      	bne.n	8000fc8 <handle_set_time_mode+0xa4>
        lcd_ShowStr(70, 100, (uint8_t*)"  ", GREEN, BLACK, 24, 0);
 8000fac:	2300      	movs	r3, #0
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	2318      	movs	r3, #24
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000fbc:	4a7a      	ldr	r2, [pc, #488]	@ (80011a8 <handle_set_time_mode+0x284>)
 8000fbe:	2164      	movs	r1, #100	@ 0x64
 8000fc0:	2046      	movs	r0, #70	@ 0x46
 8000fc2:	f001 fd97 	bl	8002af4 <lcd_ShowStr>
 8000fc6:	e00e      	b.n	8000fe6 <handle_set_time_mode+0xc2>
    } else {
        lcd_ShowIntNum(70, 100, temp_hour, 2, GREEN, BLACK, 24);
 8000fc8:	4b78      	ldr	r3, [pc, #480]	@ (80011ac <handle_set_time_mode+0x288>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	2318      	movs	r3, #24
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2302      	movs	r3, #2
 8000fde:	2164      	movs	r1, #100	@ 0x64
 8000fe0:	2046      	movs	r0, #70	@ 0x46
 8000fe2:	f001 fb87 	bl	80026f4 <lcd_ShowIntNum>
    }
    lcd_ShowStr(100, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	9302      	str	r3, [sp, #8]
 8000fea:	2318      	movs	r3, #24
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	2300      	movs	r3, #0
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000ff6:	4a6e      	ldr	r2, [pc, #440]	@ (80011b0 <handle_set_time_mode+0x28c>)
 8000ff8:	2164      	movs	r1, #100	@ 0x64
 8000ffa:	2064      	movs	r0, #100	@ 0x64
 8000ffc:	f001 fd7a 	bl	8002af4 <lcd_ShowStr>

    // Minute
    if (set_time_param == SET_MIN && !blink_flag) {
 8001000:	4b67      	ldr	r3, [pc, #412]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d111      	bne.n	800102c <handle_set_time_mode+0x108>
 8001008:	4b66      	ldr	r3, [pc, #408]	@ (80011a4 <handle_set_time_mode+0x280>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d10d      	bne.n	800102c <handle_set_time_mode+0x108>
        lcd_ShowStr(110, 100, (uint8_t*)"  ", GREEN, BLACK, 24, 0);
 8001010:	2300      	movs	r3, #0
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	2318      	movs	r3, #24
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	2300      	movs	r3, #0
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001020:	4a61      	ldr	r2, [pc, #388]	@ (80011a8 <handle_set_time_mode+0x284>)
 8001022:	2164      	movs	r1, #100	@ 0x64
 8001024:	206e      	movs	r0, #110	@ 0x6e
 8001026:	f001 fd65 	bl	8002af4 <lcd_ShowStr>
 800102a:	e00e      	b.n	800104a <handle_set_time_mode+0x126>
    } else {
        lcd_ShowIntNum(110, 100, temp_min, 2, GREEN, BLACK, 24);
 800102c:	4b61      	ldr	r3, [pc, #388]	@ (80011b4 <handle_set_time_mode+0x290>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	2318      	movs	r3, #24
 8001034:	9302      	str	r3, [sp, #8]
 8001036:	2300      	movs	r3, #0
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2302      	movs	r3, #2
 8001042:	2164      	movs	r1, #100	@ 0x64
 8001044:	206e      	movs	r0, #110	@ 0x6e
 8001046:	f001 fb55 	bl	80026f4 <lcd_ShowIntNum>
    }
    lcd_ShowStr(140, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 800104a:	2300      	movs	r3, #0
 800104c:	9302      	str	r3, [sp, #8]
 800104e:	2318      	movs	r3, #24
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	2300      	movs	r3, #0
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800105a:	4a55      	ldr	r2, [pc, #340]	@ (80011b0 <handle_set_time_mode+0x28c>)
 800105c:	2164      	movs	r1, #100	@ 0x64
 800105e:	208c      	movs	r0, #140	@ 0x8c
 8001060:	f001 fd48 	bl	8002af4 <lcd_ShowStr>

    // Second
    if (set_time_param == SET_SEC && !blink_flag) {
 8001064:	4b4e      	ldr	r3, [pc, #312]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b02      	cmp	r3, #2
 800106a:	d111      	bne.n	8001090 <handle_set_time_mode+0x16c>
 800106c:	4b4d      	ldr	r3, [pc, #308]	@ (80011a4 <handle_set_time_mode+0x280>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d10d      	bne.n	8001090 <handle_set_time_mode+0x16c>
        lcd_ShowStr(150, 100, (uint8_t*)"  ", GREEN, BLACK, 24, 0);
 8001074:	2300      	movs	r3, #0
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2318      	movs	r3, #24
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	2300      	movs	r3, #0
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001084:	4a48      	ldr	r2, [pc, #288]	@ (80011a8 <handle_set_time_mode+0x284>)
 8001086:	2164      	movs	r1, #100	@ 0x64
 8001088:	2096      	movs	r0, #150	@ 0x96
 800108a:	f001 fd33 	bl	8002af4 <lcd_ShowStr>
 800108e:	e00e      	b.n	80010ae <handle_set_time_mode+0x18a>
    } else {
        lcd_ShowIntNum(150, 100, temp_sec, 2, GREEN, BLACK, 24);
 8001090:	4b49      	ldr	r3, [pc, #292]	@ (80011b8 <handle_set_time_mode+0x294>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	2318      	movs	r3, #24
 8001098:	9302      	str	r3, [sp, #8]
 800109a:	2300      	movs	r3, #0
 800109c:	9301      	str	r3, [sp, #4]
 800109e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2302      	movs	r3, #2
 80010a6:	2164      	movs	r1, #100	@ 0x64
 80010a8:	2096      	movs	r0, #150	@ 0x96
 80010aa:	f001 fb23 	bl	80026f4 <lcd_ShowIntNum>
    }

    // Day
    if (set_time_param == SET_DAY && !blink_flag) {
 80010ae:	4b3c      	ldr	r3, [pc, #240]	@ (80011a0 <handle_set_time_mode+0x27c>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d111      	bne.n	80010da <handle_set_time_mode+0x1b6>
 80010b6:	4b3b      	ldr	r3, [pc, #236]	@ (80011a4 <handle_set_time_mode+0x280>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10d      	bne.n	80010da <handle_set_time_mode+0x1b6>
        lcd_ShowStr(20, 130, (uint8_t*)"   ", YELLOW, BLACK, 24, 0);
 80010be:	2300      	movs	r3, #0
 80010c0:	9302      	str	r3, [sp, #8]
 80010c2:	2318      	movs	r3, #24
 80010c4:	9301      	str	r3, [sp, #4]
 80010c6:	2300      	movs	r3, #0
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010ce:	4a3b      	ldr	r2, [pc, #236]	@ (80011bc <handle_set_time_mode+0x298>)
 80010d0:	2182      	movs	r1, #130	@ 0x82
 80010d2:	2014      	movs	r0, #20
 80010d4:	f001 fd0e 	bl	8002af4 <lcd_ShowStr>
 80010d8:	e017      	b.n	800110a <handle_set_time_mode+0x1e6>
    } else {
        sprintf(str_buff, "%s", day_names[temp_day]);
 80010da:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <handle_set_time_mode+0x29c>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	4b38      	ldr	r3, [pc, #224]	@ (80011c4 <handle_set_time_mode+0x2a0>)
 80010e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80010e6:	463b      	mov	r3, r7
 80010e8:	4937      	ldr	r1, [pc, #220]	@ (80011c8 <handle_set_time_mode+0x2a4>)
 80010ea:	4618      	mov	r0, r3
 80010ec:	f007 f92c 	bl	8008348 <siprintf>
        lcd_ShowStr(20, 130, (uint8_t*)str_buff, YELLOW, BLACK, 24, 0);
 80010f0:	463a      	mov	r2, r7
 80010f2:	2300      	movs	r3, #0
 80010f4:	9302      	str	r3, [sp, #8]
 80010f6:	2318      	movs	r3, #24
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	2300      	movs	r3, #0
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001102:	2182      	movs	r1, #130	@ 0x82
 8001104:	2014      	movs	r0, #20
 8001106:	f001 fcf5 	bl	8002af4 <lcd_ShowStr>
    }

    // Date
    if (set_time_param == SET_DATE && !blink_flag) {
 800110a:	4b25      	ldr	r3, [pc, #148]	@ (80011a0 <handle_set_time_mode+0x27c>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b04      	cmp	r3, #4
 8001110:	d111      	bne.n	8001136 <handle_set_time_mode+0x212>
 8001112:	4b24      	ldr	r3, [pc, #144]	@ (80011a4 <handle_set_time_mode+0x280>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d10d      	bne.n	8001136 <handle_set_time_mode+0x212>
        lcd_ShowStr(70, 130, (uint8_t*)"  ", YELLOW, BLACK, 24, 0);
 800111a:	2300      	movs	r3, #0
 800111c:	9302      	str	r3, [sp, #8]
 800111e:	2318      	movs	r3, #24
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	2300      	movs	r3, #0
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800112a:	4a1f      	ldr	r2, [pc, #124]	@ (80011a8 <handle_set_time_mode+0x284>)
 800112c:	2182      	movs	r1, #130	@ 0x82
 800112e:	2046      	movs	r0, #70	@ 0x46
 8001130:	f001 fce0 	bl	8002af4 <lcd_ShowStr>
 8001134:	e00e      	b.n	8001154 <handle_set_time_mode+0x230>
    } else {
        lcd_ShowIntNum(70, 130, temp_date, 2, YELLOW, BLACK, 24);
 8001136:	4b25      	ldr	r3, [pc, #148]	@ (80011cc <handle_set_time_mode+0x2a8>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	461a      	mov	r2, r3
 800113c:	2318      	movs	r3, #24
 800113e:	9302      	str	r3, [sp, #8]
 8001140:	2300      	movs	r3, #0
 8001142:	9301      	str	r3, [sp, #4]
 8001144:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2302      	movs	r3, #2
 800114c:	2182      	movs	r1, #130	@ 0x82
 800114e:	2046      	movs	r0, #70	@ 0x46
 8001150:	f001 fad0 	bl	80026f4 <lcd_ShowIntNum>
    }
    lcd_ShowStr(100, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 8001154:	2300      	movs	r3, #0
 8001156:	9302      	str	r3, [sp, #8]
 8001158:	2318      	movs	r3, #24
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	2300      	movs	r3, #0
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001164:	4a1a      	ldr	r2, [pc, #104]	@ (80011d0 <handle_set_time_mode+0x2ac>)
 8001166:	2182      	movs	r1, #130	@ 0x82
 8001168:	2064      	movs	r0, #100	@ 0x64
 800116a:	f001 fcc3 	bl	8002af4 <lcd_ShowStr>

    // Month
    if (set_time_param == SET_MONTH && !blink_flag) {
 800116e:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <handle_set_time_mode+0x27c>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b05      	cmp	r3, #5
 8001174:	d12e      	bne.n	80011d4 <handle_set_time_mode+0x2b0>
 8001176:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <handle_set_time_mode+0x280>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d12a      	bne.n	80011d4 <handle_set_time_mode+0x2b0>
        lcd_ShowStr(110, 130, (uint8_t*)"  ", YELLOW, BLACK, 24, 0);
 800117e:	2300      	movs	r3, #0
 8001180:	9302      	str	r3, [sp, #8]
 8001182:	2318      	movs	r3, #24
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	2300      	movs	r3, #0
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800118e:	4a06      	ldr	r2, [pc, #24]	@ (80011a8 <handle_set_time_mode+0x284>)
 8001190:	2182      	movs	r1, #130	@ 0x82
 8001192:	206e      	movs	r0, #110	@ 0x6e
 8001194:	f001 fcae 	bl	8002af4 <lcd_ShowStr>
 8001198:	e02b      	b.n	80011f2 <handle_set_time_mode+0x2ce>
 800119a:	bf00      	nop
 800119c:	200000a8 	.word	0x200000a8
 80011a0:	200000cb 	.word	0x200000cb
 80011a4:	200000dc 	.word	0x200000dc
 80011a8:	08008d04 	.word	0x08008d04
 80011ac:	200000cd 	.word	0x200000cd
 80011b0:	08008d08 	.word	0x08008d08
 80011b4:	200000ce 	.word	0x200000ce
 80011b8:	200000cf 	.word	0x200000cf
 80011bc:	08008d0c 	.word	0x08008d0c
 80011c0:	200000d0 	.word	0x200000d0
 80011c4:	20000004 	.word	0x20000004
 80011c8:	08008cd0 	.word	0x08008cd0
 80011cc:	200000d1 	.word	0x200000d1
 80011d0:	08008d10 	.word	0x08008d10
    } else {
        lcd_ShowIntNum(110, 130, temp_month, 2, YELLOW, BLACK, 24);
 80011d4:	4b26      	ldr	r3, [pc, #152]	@ (8001270 <handle_set_time_mode+0x34c>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	2318      	movs	r3, #24
 80011dc:	9302      	str	r3, [sp, #8]
 80011de:	2300      	movs	r3, #0
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2302      	movs	r3, #2
 80011ea:	2182      	movs	r1, #130	@ 0x82
 80011ec:	206e      	movs	r0, #110	@ 0x6e
 80011ee:	f001 fa81 	bl	80026f4 <lcd_ShowIntNum>
    }
    lcd_ShowStr(140, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 80011f2:	2300      	movs	r3, #0
 80011f4:	9302      	str	r3, [sp, #8]
 80011f6:	2318      	movs	r3, #24
 80011f8:	9301      	str	r3, [sp, #4]
 80011fa:	2300      	movs	r3, #0
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001202:	4a1c      	ldr	r2, [pc, #112]	@ (8001274 <handle_set_time_mode+0x350>)
 8001204:	2182      	movs	r1, #130	@ 0x82
 8001206:	208c      	movs	r0, #140	@ 0x8c
 8001208:	f001 fc74 	bl	8002af4 <lcd_ShowStr>

    // Year
    if (set_time_param == SET_YEAR && !blink_flag) {
 800120c:	4b1a      	ldr	r3, [pc, #104]	@ (8001278 <handle_set_time_mode+0x354>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b06      	cmp	r3, #6
 8001212:	d111      	bne.n	8001238 <handle_set_time_mode+0x314>
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <handle_set_time_mode+0x358>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d10d      	bne.n	8001238 <handle_set_time_mode+0x314>
        lcd_ShowStr(150, 130, (uint8_t*)"  ", YELLOW, BLACK, 24, 0);
 800121c:	2300      	movs	r3, #0
 800121e:	9302      	str	r3, [sp, #8]
 8001220:	2318      	movs	r3, #24
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	2300      	movs	r3, #0
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800122c:	4a14      	ldr	r2, [pc, #80]	@ (8001280 <handle_set_time_mode+0x35c>)
 800122e:	2182      	movs	r1, #130	@ 0x82
 8001230:	2096      	movs	r0, #150	@ 0x96
 8001232:	f001 fc5f 	bl	8002af4 <lcd_ShowStr>
 8001236:	e00e      	b.n	8001256 <handle_set_time_mode+0x332>
    } else {
        lcd_ShowIntNum(150, 130, temp_year, 2, YELLOW, BLACK, 24);
 8001238:	4b12      	ldr	r3, [pc, #72]	@ (8001284 <handle_set_time_mode+0x360>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	461a      	mov	r2, r3
 800123e:	2318      	movs	r3, #24
 8001240:	9302      	str	r3, [sp, #8]
 8001242:	2300      	movs	r3, #0
 8001244:	9301      	str	r3, [sp, #4]
 8001246:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800124a:	9300      	str	r3, [sp, #0]
 800124c:	2302      	movs	r3, #2
 800124e:	2182      	movs	r1, #130	@ 0x82
 8001250:	2096      	movs	r0, #150	@ 0x96
 8001252:	f001 fa4f 	bl	80026f4 <lcd_ShowIntNum>
    }

    lcd_Fill(0, 160, 240, 220, BLACK);
 8001256:	2300      	movs	r3, #0
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	23dc      	movs	r3, #220	@ 0xdc
 800125c:	22f0      	movs	r2, #240	@ 0xf0
 800125e:	21a0      	movs	r1, #160	@ 0xa0
 8001260:	2000      	movs	r0, #0
 8001262:	f001 f90d 	bl	8002480 <lcd_Fill>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200000d2 	.word	0x200000d2
 8001274:	08008d10 	.word	0x08008d10
 8001278:	200000cb 	.word	0x200000cb
 800127c:	200000dc 	.word	0x200000dc
 8001280:	08008d04 	.word	0x08008d04
 8001284:	200000d3 	.word	0x200000d3

08001288 <handle_set_alarm_mode>:


static void handle_set_alarm_mode(void) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af04      	add	r7, sp, #16
    ds3231_ReadTime();
 800128e:	f000 fd9d 	bl	8001dcc <ds3231_ReadTime>
    displayTime();
 8001292:	f000 fb93 	bl	80019bc <displayTime>

    // Handle UP button
    if (button_count[BTN_UP] == 1) {
 8001296:	4b6b      	ldr	r3, [pc, #428]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 8001298:	88db      	ldrh	r3, [r3, #6]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d102      	bne.n	80012a4 <handle_set_alarm_mode+0x1c>
        increment_alarm_setting();
 800129e:	f7ff fc1f 	bl	8000ae0 <increment_alarm_setting>
 80012a2:	e00c      	b.n	80012be <handle_set_alarm_mode+0x36>
    } else if (button_count[BTN_UP] > LONG_PRESS_DURATION) {
 80012a4:	4b67      	ldr	r3, [pc, #412]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 80012a6:	88db      	ldrh	r3, [r3, #6]
 80012a8:	2b28      	cmp	r3, #40	@ 0x28
 80012aa:	d908      	bls.n	80012be <handle_set_alarm_mode+0x36>
        if (button_count[BTN_UP] % AUTO_INCREMENT_PERIOD == 0) {
 80012ac:	4b65      	ldr	r3, [pc, #404]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 80012ae:	88db      	ldrh	r3, [r3, #6]
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <handle_set_alarm_mode+0x36>
            increment_alarm_setting();
 80012ba:	f7ff fc11 	bl	8000ae0 <increment_alarm_setting>
        }
    }

    // Handle DOWN button
    if (button_count[BTN_DOWN] == 1) {
 80012be:	4b61      	ldr	r3, [pc, #388]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 80012c0:	89db      	ldrh	r3, [r3, #14]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d102      	bne.n	80012cc <handle_set_alarm_mode+0x44>
        decrement_alarm_setting();
 80012c6:	f7ff fc59 	bl	8000b7c <decrement_alarm_setting>
 80012ca:	e00c      	b.n	80012e6 <handle_set_alarm_mode+0x5e>
    } else if (button_count[BTN_DOWN] > LONG_PRESS_DURATION) {
 80012cc:	4b5d      	ldr	r3, [pc, #372]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 80012ce:	89db      	ldrh	r3, [r3, #14]
 80012d0:	2b28      	cmp	r3, #40	@ 0x28
 80012d2:	d908      	bls.n	80012e6 <handle_set_alarm_mode+0x5e>
        if (button_count[BTN_DOWN] % AUTO_INCREMENT_PERIOD == 0) {
 80012d4:	4b5b      	ldr	r3, [pc, #364]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 80012d6:	89db      	ldrh	r3, [r3, #14]
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	b29b      	uxth	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <handle_set_alarm_mode+0x5e>
            decrement_alarm_setting();
 80012e2:	f7ff fc4b 	bl	8000b7c <decrement_alarm_setting>
        }
    }

    // Handle SAVE/NEXT button
    if (button_count[BTN_SAVE_NEXT] == 1) {
 80012e6:	4b57      	ldr	r3, [pc, #348]	@ (8001444 <handle_set_alarm_mode+0x1bc>)
 80012e8:	8b1b      	ldrh	r3, [r3, #24]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d10e      	bne.n	800130c <handle_set_alarm_mode+0x84>
        set_alarm_param = (set_alarm_param + 1) % 3;
 80012ee:	4b56      	ldr	r3, [pc, #344]	@ (8001448 <handle_set_alarm_mode+0x1c0>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	1c5a      	adds	r2, r3, #1
 80012f4:	4b55      	ldr	r3, [pc, #340]	@ (800144c <handle_set_alarm_mode+0x1c4>)
 80012f6:	fb83 3102 	smull	r3, r1, r3, r2
 80012fa:	17d3      	asrs	r3, r2, #31
 80012fc:	1ac9      	subs	r1, r1, r3
 80012fe:	460b      	mov	r3, r1
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	440b      	add	r3, r1
 8001304:	1ad1      	subs	r1, r2, r3
 8001306:	b2ca      	uxtb	r2, r1
 8001308:	4b4f      	ldr	r3, [pc, #316]	@ (8001448 <handle_set_alarm_mode+0x1c0>)
 800130a:	701a      	strb	r2, [r3, #0]
    }

    // Display alarm settings
    lcd_ShowStr(20, 170, (uint8_t*)"ALARM:", CYAN, BLACK, 24, 0);
 800130c:	2300      	movs	r3, #0
 800130e:	9302      	str	r3, [sp, #8]
 8001310:	2318      	movs	r3, #24
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	2300      	movs	r3, #0
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800131c:	4a4c      	ldr	r2, [pc, #304]	@ (8001450 <handle_set_alarm_mode+0x1c8>)
 800131e:	21aa      	movs	r1, #170	@ 0xaa
 8001320:	2014      	movs	r0, #20
 8001322:	f001 fbe7 	bl	8002af4 <lcd_ShowStr>

    // Alarm Hour (XX)
    if (set_alarm_param == SET_ALARM_HOUR && !blink_flag) {
 8001326:	4b48      	ldr	r3, [pc, #288]	@ (8001448 <handle_set_alarm_mode+0x1c0>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d111      	bne.n	8001352 <handle_set_alarm_mode+0xca>
 800132e:	4b49      	ldr	r3, [pc, #292]	@ (8001454 <handle_set_alarm_mode+0x1cc>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d10d      	bne.n	8001352 <handle_set_alarm_mode+0xca>
        lcd_ShowStr(110, 170, (uint8_t*)"  ", CYAN, BLACK, 24, 0);
 8001336:	2300      	movs	r3, #0
 8001338:	9302      	str	r3, [sp, #8]
 800133a:	2318      	movs	r3, #24
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	2300      	movs	r3, #0
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001346:	4a44      	ldr	r2, [pc, #272]	@ (8001458 <handle_set_alarm_mode+0x1d0>)
 8001348:	21aa      	movs	r1, #170	@ 0xaa
 800134a:	206e      	movs	r0, #110	@ 0x6e
 800134c:	f001 fbd2 	bl	8002af4 <lcd_ShowStr>
 8001350:	e00e      	b.n	8001370 <handle_set_alarm_mode+0xe8>
    } else {
        lcd_ShowIntNum(110, 170, alarm_hour, 2, CYAN, BLACK, 24);
 8001352:	4b42      	ldr	r3, [pc, #264]	@ (800145c <handle_set_alarm_mode+0x1d4>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	461a      	mov	r2, r3
 8001358:	2318      	movs	r3, #24
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	2300      	movs	r3, #0
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2302      	movs	r3, #2
 8001368:	21aa      	movs	r1, #170	@ 0xaa
 800136a:	206e      	movs	r0, #110	@ 0x6e
 800136c:	f001 f9c2 	bl	80026f4 <lcd_ShowIntNum>
    }

    lcd_ShowStr(140, 170, (uint8_t*)":", CYAN, BLACK, 24, 0);
 8001370:	2300      	movs	r3, #0
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	2318      	movs	r3, #24
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	2300      	movs	r3, #0
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001380:	4a37      	ldr	r2, [pc, #220]	@ (8001460 <handle_set_alarm_mode+0x1d8>)
 8001382:	21aa      	movs	r1, #170	@ 0xaa
 8001384:	208c      	movs	r0, #140	@ 0x8c
 8001386:	f001 fbb5 	bl	8002af4 <lcd_ShowStr>

    // Alarm Minute (YY)
    if (set_alarm_param == SET_ALARM_MIN && !blink_flag) {
 800138a:	4b2f      	ldr	r3, [pc, #188]	@ (8001448 <handle_set_alarm_mode+0x1c0>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d111      	bne.n	80013b6 <handle_set_alarm_mode+0x12e>
 8001392:	4b30      	ldr	r3, [pc, #192]	@ (8001454 <handle_set_alarm_mode+0x1cc>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d10d      	bne.n	80013b6 <handle_set_alarm_mode+0x12e>
        lcd_ShowStr(150, 170, (uint8_t*)"  ", CYAN, BLACK, 24, 0);
 800139a:	2300      	movs	r3, #0
 800139c:	9302      	str	r3, [sp, #8]
 800139e:	2318      	movs	r3, #24
 80013a0:	9301      	str	r3, [sp, #4]
 80013a2:	2300      	movs	r3, #0
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80013aa:	4a2b      	ldr	r2, [pc, #172]	@ (8001458 <handle_set_alarm_mode+0x1d0>)
 80013ac:	21aa      	movs	r1, #170	@ 0xaa
 80013ae:	2096      	movs	r0, #150	@ 0x96
 80013b0:	f001 fba0 	bl	8002af4 <lcd_ShowStr>
 80013b4:	e00e      	b.n	80013d4 <handle_set_alarm_mode+0x14c>
    } else {
        lcd_ShowIntNum(150, 170, alarm_min, 2, CYAN, BLACK, 24);
 80013b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001464 <handle_set_alarm_mode+0x1dc>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	461a      	mov	r2, r3
 80013bc:	2318      	movs	r3, #24
 80013be:	9302      	str	r3, [sp, #8]
 80013c0:	2300      	movs	r3, #0
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	2302      	movs	r3, #2
 80013cc:	21aa      	movs	r1, #170	@ 0xaa
 80013ce:	2096      	movs	r0, #150	@ 0x96
 80013d0:	f001 f990 	bl	80026f4 <lcd_ShowIntNum>
    }

    // Alarm Status (ON/OFF)
    if (set_alarm_param == SET_ALARM_ENABLE && !blink_flag) {
 80013d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001448 <handle_set_alarm_mode+0x1c0>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d111      	bne.n	8001400 <handle_set_alarm_mode+0x178>
 80013dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <handle_set_alarm_mode+0x1cc>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10d      	bne.n	8001400 <handle_set_alarm_mode+0x178>
        lcd_ShowStr(20, 200, (uint8_t*)"   ", CYAN, BLACK, 24, 0);
 80013e4:	2300      	movs	r3, #0
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	2318      	movs	r3, #24
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	2300      	movs	r3, #0
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80013f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001468 <handle_set_alarm_mode+0x1e0>)
 80013f6:	21c8      	movs	r1, #200	@ 0xc8
 80013f8:	2014      	movs	r0, #20
 80013fa:	f001 fb7b 	bl	8002af4 <lcd_ShowStr>
            lcd_ShowStr(20, 200, (uint8_t*)"ON ", CYAN, BLACK, 24, 0);
        } else {
            lcd_ShowStr(20, 200, (uint8_t*)"OFF", CYAN, BLACK, 24, 0);
        }
    }
}
 80013fe:	e01e      	b.n	800143e <handle_set_alarm_mode+0x1b6>
        if (alarm_enabled) {
 8001400:	4b1a      	ldr	r3, [pc, #104]	@ (800146c <handle_set_alarm_mode+0x1e4>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d00d      	beq.n	8001424 <handle_set_alarm_mode+0x19c>
            lcd_ShowStr(20, 200, (uint8_t*)"ON ", CYAN, BLACK, 24, 0);
 8001408:	2300      	movs	r3, #0
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	2318      	movs	r3, #24
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	2300      	movs	r3, #0
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001418:	4a15      	ldr	r2, [pc, #84]	@ (8001470 <handle_set_alarm_mode+0x1e8>)
 800141a:	21c8      	movs	r1, #200	@ 0xc8
 800141c:	2014      	movs	r0, #20
 800141e:	f001 fb69 	bl	8002af4 <lcd_ShowStr>
}
 8001422:	e00c      	b.n	800143e <handle_set_alarm_mode+0x1b6>
            lcd_ShowStr(20, 200, (uint8_t*)"OFF", CYAN, BLACK, 24, 0);
 8001424:	2300      	movs	r3, #0
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	2318      	movs	r3, #24
 800142a:	9301      	str	r3, [sp, #4]
 800142c:	2300      	movs	r3, #0
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001434:	4a0f      	ldr	r2, [pc, #60]	@ (8001474 <handle_set_alarm_mode+0x1ec>)
 8001436:	21c8      	movs	r1, #200	@ 0xc8
 8001438:	2014      	movs	r0, #20
 800143a:	f001 fb5b 	bl	8002af4 <lcd_ShowStr>
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	200000a8 	.word	0x200000a8
 8001448:	200000cc 	.word	0x200000cc
 800144c:	55555556 	.word	0x55555556
 8001450:	08008d14 	.word	0x08008d14
 8001454:	200000dc 	.word	0x200000dc
 8001458:	08008d04 	.word	0x08008d04
 800145c:	20000000 	.word	0x20000000
 8001460:	08008d08 	.word	0x08008d08
 8001464:	200000d4 	.word	0x200000d4
 8001468:	08008d0c 	.word	0x08008d0c
 800146c:	200000d5 	.word	0x200000d5
 8001470:	08008d1c 	.word	0x08008d1c
 8001474:	08008d20 	.word	0x08008d20

08001478 <handle_uart_update_mode>:


/**
 * @brief Handle logic for UART UPDATE mode (ĐÃ SỬA LỖI HAL_BUSY)
 */
static void handle_uart_update_mode(void) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b094      	sub	sp, #80	@ 0x50
 800147c:	af04      	add	r7, sp, #16
    char str_buff[50];

    // 1. Gửi yêu cầu (request) nếu chưa (uart_data_requested == 0)
    if (uart_data_requested == 0) {
 800147e:	4ba2      	ldr	r3, [pc, #648]	@ (8001708 <handle_uart_update_mode+0x290>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	f040 809b 	bne.w	80015be <handle_uart_update_mode+0x146>

        // KIỂM TRA SỐ LẦN THỬ LẠI
        if (uart_retry_count >= UART_MAX_RETRIES) {
 8001488:	4ba0      	ldr	r3, [pc, #640]	@ (800170c <handle_uart_update_mode+0x294>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b02      	cmp	r3, #2
 800148e:	d906      	bls.n	800149e <handle_uart_update_mode+0x26>
            // ĐÃ THỬ QUÁ 3 LẦN -> LỖI TIMEOUT
            enter_message_display_mode("UART Timeout!", RED, "\r\nERROR: No response after 3 tries. Exiting.\r\n");
 8001490:	4a9f      	ldr	r2, [pc, #636]	@ (8001710 <handle_uart_update_mode+0x298>)
 8001492:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8001496:	489f      	ldr	r0, [pc, #636]	@ (8001714 <handle_uart_update_mode+0x29c>)
 8001498:	f7ff f910 	bl	80006bc <enter_message_display_mode>
 800149c:	e1d9      	b.n	8001852 <handle_uart_update_mode+0x3da>
            return; // Thoát khỏi hàm này
        }

        // Nếu chưa quá 3 lần, gửi request
        uart_retry_count++; // Tăng số lần thử
 800149e:	4b9b      	ldr	r3, [pc, #620]	@ (800170c <handle_uart_update_mode+0x294>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	3301      	adds	r3, #1
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	4b99      	ldr	r3, [pc, #612]	@ (800170c <handle_uart_update_mode+0x294>)
 80014a8:	701a      	strb	r2, [r3, #0]
        uart_timeout_counter = UART_TIMEOUT_PERIOD; // Đặt lại 10 giây
 80014aa:	4b9b      	ldr	r3, [pc, #620]	@ (8001718 <handle_uart_update_mode+0x2a0>)
 80014ac:	22c8      	movs	r2, #200	@ 0xc8
 80014ae:	801a      	strh	r2, [r3, #0]

        lcd_Fill(0, 170, 240, 200, BLACK);
 80014b0:	2300      	movs	r3, #0
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	23c8      	movs	r3, #200	@ 0xc8
 80014b6:	22f0      	movs	r2, #240	@ 0xf0
 80014b8:	21aa      	movs	r1, #170	@ 0xaa
 80014ba:	2000      	movs	r0, #0
 80014bc:	f000 ffe0 	bl	8002480 <lcd_Fill>
        switch(uart_update_param) {
 80014c0:	4b96      	ldr	r3, [pc, #600]	@ (800171c <handle_uart_update_mode+0x2a4>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	2b06      	cmp	r3, #6
 80014c6:	d868      	bhi.n	800159a <handle_uart_update_mode+0x122>
 80014c8:	a201      	add	r2, pc, #4	@ (adr r2, 80014d0 <handle_uart_update_mode+0x58>)
 80014ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ce:	bf00      	nop
 80014d0:	080014ed 	.word	0x080014ed
 80014d4:	08001505 	.word	0x08001505
 80014d8:	0800151d 	.word	0x0800151d
 80014dc:	08001535 	.word	0x08001535
 80014e0:	08001553 	.word	0x08001553
 80014e4:	0800156b 	.word	0x0800156b
 80014e8:	08001583 	.word	0x08001583
            case SET_HOUR:
                sprintf(str_buff, "Updating hours... (Try %d/3)", uart_retry_count);
 80014ec:	4b87      	ldr	r3, [pc, #540]	@ (800170c <handle_uart_update_mode+0x294>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	463b      	mov	r3, r7
 80014f4:	498a      	ldr	r1, [pc, #552]	@ (8001720 <handle_uart_update_mode+0x2a8>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f006 ff26 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Hours (0-23): ");
 80014fc:	4889      	ldr	r0, [pc, #548]	@ (8001724 <handle_uart_update_mode+0x2ac>)
 80014fe:	f001 febd 	bl	800327c <uart_Rs232SendString>
                break;
 8001502:	e04a      	b.n	800159a <handle_uart_update_mode+0x122>
            case SET_MIN:
                sprintf(str_buff, "Updating minutes... (Try %d/3)", uart_retry_count);
 8001504:	4b81      	ldr	r3, [pc, #516]	@ (800170c <handle_uart_update_mode+0x294>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	463b      	mov	r3, r7
 800150c:	4986      	ldr	r1, [pc, #536]	@ (8001728 <handle_uart_update_mode+0x2b0>)
 800150e:	4618      	mov	r0, r3
 8001510:	f006 ff1a 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Minutes (0-59): ");
 8001514:	4885      	ldr	r0, [pc, #532]	@ (800172c <handle_uart_update_mode+0x2b4>)
 8001516:	f001 feb1 	bl	800327c <uart_Rs232SendString>
                break;
 800151a:	e03e      	b.n	800159a <handle_uart_update_mode+0x122>
            case SET_SEC:
                sprintf(str_buff, "Updating seconds... (Try %d/3)", uart_retry_count);
 800151c:	4b7b      	ldr	r3, [pc, #492]	@ (800170c <handle_uart_update_mode+0x294>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	463b      	mov	r3, r7
 8001524:	4982      	ldr	r1, [pc, #520]	@ (8001730 <handle_uart_update_mode+0x2b8>)
 8001526:	4618      	mov	r0, r3
 8001528:	f006 ff0e 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Seconds (0-59): ");
 800152c:	4881      	ldr	r0, [pc, #516]	@ (8001734 <handle_uart_update_mode+0x2bc>)
 800152e:	f001 fea5 	bl	800327c <uart_Rs232SendString>
                break;
 8001532:	e032      	b.n	800159a <handle_uart_update_mode+0x122>
            case SET_DAY:
                sprintf(str_buff, "Updating day... (Try %d/3)", uart_retry_count);
 8001534:	4b75      	ldr	r3, [pc, #468]	@ (800170c <handle_uart_update_mode+0x294>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	463b      	mov	r3, r7
 800153c:	497e      	ldr	r1, [pc, #504]	@ (8001738 <handle_uart_update_mode+0x2c0>)
 800153e:	4618      	mov	r0, r3
 8001540:	f006 ff02 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Enter 3 letters (e.g. Mon, Tue, Wed):\r\n");
 8001544:	487d      	ldr	r0, [pc, #500]	@ (800173c <handle_uart_update_mode+0x2c4>)
 8001546:	f001 fe99 	bl	800327c <uart_Rs232SendString>
                uart_Rs232SendString((uint8_t*)"Day: ");
 800154a:	487d      	ldr	r0, [pc, #500]	@ (8001740 <handle_uart_update_mode+0x2c8>)
 800154c:	f001 fe96 	bl	800327c <uart_Rs232SendString>
                break;
 8001550:	e023      	b.n	800159a <handle_uart_update_mode+0x122>
            case SET_DATE:
                sprintf(str_buff, "Updating date... (Try %d/3)", uart_retry_count);
 8001552:	4b6e      	ldr	r3, [pc, #440]	@ (800170c <handle_uart_update_mode+0x294>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	463b      	mov	r3, r7
 800155a:	497a      	ldr	r1, [pc, #488]	@ (8001744 <handle_uart_update_mode+0x2cc>)
 800155c:	4618      	mov	r0, r3
 800155e:	f006 fef3 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Date (1-31): ");
 8001562:	4879      	ldr	r0, [pc, #484]	@ (8001748 <handle_uart_update_mode+0x2d0>)
 8001564:	f001 fe8a 	bl	800327c <uart_Rs232SendString>
                break;
 8001568:	e017      	b.n	800159a <handle_uart_update_mode+0x122>
            case SET_MONTH:
                sprintf(str_buff, "Updating month... (Try %d/3)", uart_retry_count);
 800156a:	4b68      	ldr	r3, [pc, #416]	@ (800170c <handle_uart_update_mode+0x294>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	461a      	mov	r2, r3
 8001570:	463b      	mov	r3, r7
 8001572:	4976      	ldr	r1, [pc, #472]	@ (800174c <handle_uart_update_mode+0x2d4>)
 8001574:	4618      	mov	r0, r3
 8001576:	f006 fee7 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Month (1-12): ");
 800157a:	4875      	ldr	r0, [pc, #468]	@ (8001750 <handle_uart_update_mode+0x2d8>)
 800157c:	f001 fe7e 	bl	800327c <uart_Rs232SendString>
                break;
 8001580:	e00b      	b.n	800159a <handle_uart_update_mode+0x122>
            case SET_YEAR:
                sprintf(str_buff, "Updating year... (Try %d/3)", uart_retry_count);
 8001582:	4b62      	ldr	r3, [pc, #392]	@ (800170c <handle_uart_update_mode+0x294>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	461a      	mov	r2, r3
 8001588:	463b      	mov	r3, r7
 800158a:	4972      	ldr	r1, [pc, #456]	@ (8001754 <handle_uart_update_mode+0x2dc>)
 800158c:	4618      	mov	r0, r3
 800158e:	f006 fedb 	bl	8008348 <siprintf>
                uart_Rs232SendString((uint8_t*)"Year (0-99): ");
 8001592:	4871      	ldr	r0, [pc, #452]	@ (8001758 <handle_uart_update_mode+0x2e0>)
 8001594:	f001 fe72 	bl	800327c <uart_Rs232SendString>
                break;
 8001598:	bf00      	nop
        }
        lcd_ShowStr(20, 170, (uint8_t*)str_buff, MAGENTA, BLACK, 16, 0);
 800159a:	463a      	mov	r2, r7
 800159c:	2300      	movs	r3, #0
 800159e:	9302      	str	r3, [sp, #8]
 80015a0:	2310      	movs	r3, #16
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	2300      	movs	r3, #0
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80015ac:	21aa      	movs	r1, #170	@ 0xaa
 80015ae:	2014      	movs	r0, #20
 80015b0:	f001 faa0 	bl	8002af4 <lcd_ShowStr>

        // --- SỬA LỖI HAL_BUSY ---
        // Chỉ bật ngắt nhận (chế độ nghe) SAU KHI đã gửi xong request
        uart_init_rs232();
 80015b4:	f001 fe4a 	bl	800324c <uart_init_rs232>

        uart_data_requested = 1; // Đánh dấu là "Đã gửi, đang chờ"
 80015b8:	4b53      	ldr	r3, [pc, #332]	@ (8001708 <handle_uart_update_mode+0x290>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
    }

    // 2. Kiểm tra xem có lệnh nào từ UART không
    if (uart_get_command(uart_rx_buffer)) {
 80015be:	4867      	ldr	r0, [pc, #412]	@ (800175c <handle_uart_update_mode+0x2e4>)
 80015c0:	f001 fef2 	bl	80033a8 <uart_get_command>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 8130 	beq.w	800182c <handle_uart_update_mode+0x3b4>

        // --- SỬA LỖI HAL_BUSY ---
        // Dừng chế độ nghe ngay khi có lệnh, để chuẩn bị gửi request tiếp theo
        uart_stop_listening();
 80015cc:	f001 fe4c 	bl	8003268 <uart_stop_listening>

        uint8_t data_is_valid = 0; // Cờ kiểm tra dữ liệu hợp lệ
 80015d0:	2300      	movs	r3, #0
 80015d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

        // 3. Xử lý giá trị nhận được
        if (uart_update_param == SET_DAY) {
 80015d6:	4b51      	ldr	r3, [pc, #324]	@ (800171c <handle_uart_update_mode+0x2a4>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b03      	cmp	r3, #3
 80015dc:	d11c      	bne.n	8001618 <handle_uart_update_mode+0x1a0>
            // Xử lý NGÀY (nhận chuỗi)
            for (int i = 1; i <= 7; i++) {
 80015de:	2301      	movs	r3, #1
 80015e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015e2:	e015      	b.n	8001610 <handle_uart_update_mode+0x198>
                if (strcmp((char*)uart_rx_buffer, day_names[i]) == 0) {
 80015e4:	4a5e      	ldr	r2, [pc, #376]	@ (8001760 <handle_uart_update_mode+0x2e8>)
 80015e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ec:	4619      	mov	r1, r3
 80015ee:	485b      	ldr	r0, [pc, #364]	@ (800175c <handle_uart_update_mode+0x2e4>)
 80015f0:	f7fe fdee 	bl	80001d0 <strcmp>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d107      	bne.n	800160a <handle_uart_update_mode+0x192>
                    temp_day = (uint8_t)i;
 80015fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4b59      	ldr	r3, [pc, #356]	@ (8001764 <handle_uart_update_mode+0x2ec>)
 8001600:	701a      	strb	r2, [r3, #0]
                    data_is_valid = 1;
 8001602:	2301      	movs	r3, #1
 8001604:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                    break;
 8001608:	e0bb      	b.n	8001782 <handle_uart_update_mode+0x30a>
            for (int i = 1; i <= 7; i++) {
 800160a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800160c:	3301      	adds	r3, #1
 800160e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001612:	2b07      	cmp	r3, #7
 8001614:	dde6      	ble.n	80015e4 <handle_uart_update_mode+0x16c>
 8001616:	e0b4      	b.n	8001782 <handle_uart_update_mode+0x30a>
                }
            }
        } else {
            // Xử lý các giá trị khác (nhận SỐ)
            int32_t val = uart_parse_num_from_string(uart_rx_buffer);
 8001618:	4850      	ldr	r0, [pc, #320]	@ (800175c <handle_uart_update_mode+0x2e4>)
 800161a:	f001 fee1 	bl	80033e0 <uart_parse_num_from_string>
 800161e:	6378      	str	r0, [r7, #52]	@ 0x34

            switch(uart_update_param) {
 8001620:	4b3e      	ldr	r3, [pc, #248]	@ (800171c <handle_uart_update_mode+0x2a4>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b06      	cmp	r3, #6
 8001626:	f200 80ac 	bhi.w	8001782 <handle_uart_update_mode+0x30a>
 800162a:	a201      	add	r2, pc, #4	@ (adr r2, 8001630 <handle_uart_update_mode+0x1b8>)
 800162c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001630:	0800164d 	.word	0x0800164d
 8001634:	08001669 	.word	0x08001669
 8001638:	08001685 	.word	0x08001685
 800163c:	08001783 	.word	0x08001783
 8001640:	080016a1 	.word	0x080016a1
 8001644:	080016bd 	.word	0x080016bd
 8001648:	080016d9 	.word	0x080016d9
                case SET_HOUR:  if (val >= 0 && val <= 23) { temp_hour = (uint8_t)val; data_is_valid = 1; } break;
 800164c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800164e:	2b00      	cmp	r3, #0
 8001650:	db50      	blt.n	80016f4 <handle_uart_update_mode+0x27c>
 8001652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001654:	2b17      	cmp	r3, #23
 8001656:	dc4d      	bgt.n	80016f4 <handle_uart_update_mode+0x27c>
 8001658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800165a:	b2da      	uxtb	r2, r3
 800165c:	4b42      	ldr	r3, [pc, #264]	@ (8001768 <handle_uart_update_mode+0x2f0>)
 800165e:	701a      	strb	r2, [r3, #0]
 8001660:	2301      	movs	r3, #1
 8001662:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001666:	e045      	b.n	80016f4 <handle_uart_update_mode+0x27c>
                case SET_MIN:   if (val >= 0 && val <= 59) { temp_min = (uint8_t)val;  data_is_valid = 1; } break;
 8001668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800166a:	2b00      	cmp	r3, #0
 800166c:	db44      	blt.n	80016f8 <handle_uart_update_mode+0x280>
 800166e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001670:	2b3b      	cmp	r3, #59	@ 0x3b
 8001672:	dc41      	bgt.n	80016f8 <handle_uart_update_mode+0x280>
 8001674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b3c      	ldr	r3, [pc, #240]	@ (800176c <handle_uart_update_mode+0x2f4>)
 800167a:	701a      	strb	r2, [r3, #0]
 800167c:	2301      	movs	r3, #1
 800167e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001682:	e039      	b.n	80016f8 <handle_uart_update_mode+0x280>
                case SET_SEC:   if (val >= 0 && val <= 59) { temp_sec = (uint8_t)val;  data_is_valid = 1; } break;
 8001684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001686:	2b00      	cmp	r3, #0
 8001688:	db38      	blt.n	80016fc <handle_uart_update_mode+0x284>
 800168a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800168c:	2b3b      	cmp	r3, #59	@ 0x3b
 800168e:	dc35      	bgt.n	80016fc <handle_uart_update_mode+0x284>
 8001690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001692:	b2da      	uxtb	r2, r3
 8001694:	4b36      	ldr	r3, [pc, #216]	@ (8001770 <handle_uart_update_mode+0x2f8>)
 8001696:	701a      	strb	r2, [r3, #0]
 8001698:	2301      	movs	r3, #1
 800169a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800169e:	e02d      	b.n	80016fc <handle_uart_update_mode+0x284>
                case SET_DAY:   /* Đã xử lý ở trên */ break;
                case SET_DATE:  if (val >= 1 && val <= 31) { temp_date = (uint8_t)val; data_is_valid = 1; } break; // (Chưa check ngày/tháng)
 80016a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	dd2c      	ble.n	8001700 <handle_uart_update_mode+0x288>
 80016a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016a8:	2b1f      	cmp	r3, #31
 80016aa:	dc29      	bgt.n	8001700 <handle_uart_update_mode+0x288>
 80016ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	4b30      	ldr	r3, [pc, #192]	@ (8001774 <handle_uart_update_mode+0x2fc>)
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80016ba:	e021      	b.n	8001700 <handle_uart_update_mode+0x288>
                case SET_MONTH: if (val >= 1 && val <= 12) { temp_month = (uint8_t)val; data_is_valid = 1; } break;
 80016bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016be:	2b00      	cmp	r3, #0
 80016c0:	dd20      	ble.n	8001704 <handle_uart_update_mode+0x28c>
 80016c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016c4:	2b0c      	cmp	r3, #12
 80016c6:	dc1d      	bgt.n	8001704 <handle_uart_update_mode+0x28c>
 80016c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001778 <handle_uart_update_mode+0x300>)
 80016ce:	701a      	strb	r2, [r3, #0]
 80016d0:	2301      	movs	r3, #1
 80016d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80016d6:	e015      	b.n	8001704 <handle_uart_update_mode+0x28c>
                case SET_YEAR:  if (val >= 0 && val <= 99) { temp_year = (uint8_t)val;  data_is_valid = 1; } break;
 80016d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db50      	blt.n	8001780 <handle_uart_update_mode+0x308>
 80016de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e0:	2b63      	cmp	r3, #99	@ 0x63
 80016e2:	dc4d      	bgt.n	8001780 <handle_uart_update_mode+0x308>
 80016e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	4b24      	ldr	r3, [pc, #144]	@ (800177c <handle_uart_update_mode+0x304>)
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	2301      	movs	r3, #1
 80016ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80016f2:	e045      	b.n	8001780 <handle_uart_update_mode+0x308>
                case SET_HOUR:  if (val >= 0 && val <= 23) { temp_hour = (uint8_t)val; data_is_valid = 1; } break;
 80016f4:	bf00      	nop
 80016f6:	e044      	b.n	8001782 <handle_uart_update_mode+0x30a>
                case SET_MIN:   if (val >= 0 && val <= 59) { temp_min = (uint8_t)val;  data_is_valid = 1; } break;
 80016f8:	bf00      	nop
 80016fa:	e042      	b.n	8001782 <handle_uart_update_mode+0x30a>
                case SET_SEC:   if (val >= 0 && val <= 59) { temp_sec = (uint8_t)val;  data_is_valid = 1; } break;
 80016fc:	bf00      	nop
 80016fe:	e040      	b.n	8001782 <handle_uart_update_mode+0x30a>
                case SET_DATE:  if (val >= 1 && val <= 31) { temp_date = (uint8_t)val; data_is_valid = 1; } break; // (Chưa check ngày/tháng)
 8001700:	bf00      	nop
 8001702:	e03e      	b.n	8001782 <handle_uart_update_mode+0x30a>
                case SET_MONTH: if (val >= 1 && val <= 12) { temp_month = (uint8_t)val; data_is_valid = 1; } break;
 8001704:	bf00      	nop
 8001706:	e03c      	b.n	8001782 <handle_uart_update_mode+0x30a>
 8001708:	200000de 	.word	0x200000de
 800170c:	20000102 	.word	0x20000102
 8001710:	08008d24 	.word	0x08008d24
 8001714:	08008d54 	.word	0x08008d54
 8001718:	20000100 	.word	0x20000100
 800171c:	200000dd 	.word	0x200000dd
 8001720:	08008d64 	.word	0x08008d64
 8001724:	08008d84 	.word	0x08008d84
 8001728:	08008d94 	.word	0x08008d94
 800172c:	08008db4 	.word	0x08008db4
 8001730:	08008dc8 	.word	0x08008dc8
 8001734:	08008de8 	.word	0x08008de8
 8001738:	08008dfc 	.word	0x08008dfc
 800173c:	08008e18 	.word	0x08008e18
 8001740:	08008e40 	.word	0x08008e40
 8001744:	08008e48 	.word	0x08008e48
 8001748:	08008e64 	.word	0x08008e64
 800174c:	08008e74 	.word	0x08008e74
 8001750:	08008e94 	.word	0x08008e94
 8001754:	08008ea4 	.word	0x08008ea4
 8001758:	08008ec0 	.word	0x08008ec0
 800175c:	200000e0 	.word	0x200000e0
 8001760:	20000004 	.word	0x20000004
 8001764:	200000d0 	.word	0x200000d0
 8001768:	200000cd 	.word	0x200000cd
 800176c:	200000ce 	.word	0x200000ce
 8001770:	200000cf 	.word	0x200000cf
 8001774:	200000d1 	.word	0x200000d1
 8001778:	200000d2 	.word	0x200000d2
 800177c:	200000d3 	.word	0x200000d3
                case SET_YEAR:  if (val >= 0 && val <= 99) { temp_year = (uint8_t)val;  data_is_valid = 1; } break;
 8001780:	bf00      	nop
            }
        }

        // 4. Phản hồi dựa trên tính hợp lệ của dữ liệu
        if (data_is_valid) {
 8001782:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001786:	2b00      	cmp	r3, #0
 8001788:	d049      	beq.n	800181e <handle_uart_update_mode+0x3a6>
            // --- DỮ LIỆU HỢP LỆ ---
            uart_Rs232SendString((uint8_t*)"Received: ");
 800178a:	4833      	ldr	r0, [pc, #204]	@ (8001858 <handle_uart_update_mode+0x3e0>)
 800178c:	f001 fd76 	bl	800327c <uart_Rs232SendString>
            uart_Rs232SendString(uart_rx_buffer);
 8001790:	4832      	ldr	r0, [pc, #200]	@ (800185c <handle_uart_update_mode+0x3e4>)
 8001792:	f001 fd73 	bl	800327c <uart_Rs232SendString>
            uart_Rs232SendString((uint8_t*)"\r\n");
 8001796:	4832      	ldr	r0, [pc, #200]	@ (8001860 <handle_uart_update_mode+0x3e8>)
 8001798:	f001 fd70 	bl	800327c <uart_Rs232SendString>

            // Chuyển sang tham số tiếp theo
            uart_update_param++;
 800179c:	4b31      	ldr	r3, [pc, #196]	@ (8001864 <handle_uart_update_mode+0x3ec>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001864 <handle_uart_update_mode+0x3ec>)
 80017a6:	701a      	strb	r2, [r3, #0]
            uart_data_requested = 0; // Sẵn sàng cho yêu cầu MỚI
 80017a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001868 <handle_uart_update_mode+0x3f0>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	701a      	strb	r2, [r3, #0]
            uart_retry_count = 0;    // RESET số lần thử
 80017ae:	4b2f      	ldr	r3, [pc, #188]	@ (800186c <handle_uart_update_mode+0x3f4>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
            // (timeout sẽ được đặt lại ở đầu vòng lặp tiếp theo)

            // 5. Kiểm tra nếu đã hoàn tất
            if (uart_update_param > SET_YEAR) {
 80017b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001864 <handle_uart_update_mode+0x3ec>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b06      	cmp	r3, #6
 80017ba:	d94a      	bls.n	8001852 <handle_uart_update_mode+0x3da>
                // Ghi tất cả giá trị tạm vào DS3231
                ds3231_Write(ADDRESS_HOUR, temp_hour);
 80017bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001870 <handle_uart_update_mode+0x3f8>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4619      	mov	r1, r3
 80017c2:	2002      	movs	r0, #2
 80017c4:	f000 fae0 	bl	8001d88 <ds3231_Write>
                ds3231_Write(ADDRESS_MIN, temp_min);
 80017c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001874 <handle_uart_update_mode+0x3fc>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	4619      	mov	r1, r3
 80017ce:	2001      	movs	r0, #1
 80017d0:	f000 fada 	bl	8001d88 <ds3231_Write>
                ds3231_Write(ADDRESS_SEC, temp_sec);
 80017d4:	4b28      	ldr	r3, [pc, #160]	@ (8001878 <handle_uart_update_mode+0x400>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4619      	mov	r1, r3
 80017da:	2000      	movs	r0, #0
 80017dc:	f000 fad4 	bl	8001d88 <ds3231_Write>
                ds3231_Write(ADDRESS_DAY, temp_day);
 80017e0:	4b26      	ldr	r3, [pc, #152]	@ (800187c <handle_uart_update_mode+0x404>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4619      	mov	r1, r3
 80017e6:	2003      	movs	r0, #3
 80017e8:	f000 face 	bl	8001d88 <ds3231_Write>
                ds3231_Write(ADDRESS_DATE, temp_date);
 80017ec:	4b24      	ldr	r3, [pc, #144]	@ (8001880 <handle_uart_update_mode+0x408>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	2004      	movs	r0, #4
 80017f4:	f000 fac8 	bl	8001d88 <ds3231_Write>
                ds3231_Write(ADDRESS_MONTH, temp_month);
 80017f8:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <handle_uart_update_mode+0x40c>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4619      	mov	r1, r3
 80017fe:	2005      	movs	r0, #5
 8001800:	f000 fac2 	bl	8001d88 <ds3231_Write>
                ds3231_Write(ADDRESS_YEAR, temp_year);
 8001804:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <handle_uart_update_mode+0x410>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	2006      	movs	r0, #6
 800180c:	f000 fabc 	bl	8001d88 <ds3231_Write>

                // Dùng mode MESSAGE để hiển thị "Complete" trong 3s rồi thoát
                enter_message_display_mode("Update Complete!", GREEN, "\r\nUpdate Complete! Returning...\r\n");
 8001810:	4a1e      	ldr	r2, [pc, #120]	@ (800188c <handle_uart_update_mode+0x414>)
 8001812:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001816:	481e      	ldr	r0, [pc, #120]	@ (8001890 <handle_uart_update_mode+0x418>)
 8001818:	f7fe ff50 	bl	80006bc <enter_message_display_mode>
 800181c:	e019      	b.n	8001852 <handle_uart_update_mode+0x3da>
            }

        } else {
            // --- DỮ LIỆU KHÔNG HỢP LỆ ---
            uart_Rs232SendString((uint8_t*)"\r\nInvalid data. Please try again.\r\n");
 800181e:	481d      	ldr	r0, [pc, #116]	@ (8001894 <handle_uart_update_mode+0x41c>)
 8001820:	f001 fd2c 	bl	800327c <uart_Rs232SendString>
            uart_data_requested = 0; // Sẽ kích hoạt gửi LẠI request (cho CÙNG MỘT tham số)
 8001824:	4b10      	ldr	r3, [pc, #64]	@ (8001868 <handle_uart_update_mode+0x3f0>)
 8001826:	2200      	movs	r2, #0
 8001828:	701a      	strb	r2, [r3, #0]
 800182a:	e012      	b.n	8001852 <handle_uart_update_mode+0x3da>
        }

    } else {
        // --- KHÔNG CÓ LỆNH MỚI (CHƯA NHẬN ĐƯỢC) ---
        // Kiểm tra logic timeout
        if (uart_timeout_counter > 0) {
 800182c:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <handle_uart_update_mode+0x420>)
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d006      	beq.n	8001842 <handle_uart_update_mode+0x3ca>
            uart_timeout_counter--; // Giảm bộ đếm 50ms
 8001834:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <handle_uart_update_mode+0x420>)
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	3b01      	subs	r3, #1
 800183a:	b29a      	uxth	r2, r3
 800183c:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <handle_uart_update_mode+0x420>)
 800183e:	801a      	strh	r2, [r3, #0]
 8001840:	e007      	b.n	8001852 <handle_uart_update_mode+0x3da>
        } else {
            // TIMEOUT (10 giây đã trôi qua)

            // --- SỬA LỖI HAL_BUSY ---
            // Dừng nghe trước khi thử gửi lại
            uart_stop_listening();
 8001842:	f001 fd11 	bl	8003268 <uart_stop_listening>

            uart_Rs232SendString((uint8_t*)"\r\nTimeout. Retrying...\r\n");
 8001846:	4815      	ldr	r0, [pc, #84]	@ (800189c <handle_uart_update_mode+0x424>)
 8001848:	f001 fd18 	bl	800327c <uart_Rs232SendString>
            uart_data_requested = 0; // Sẽ kích hoạt gửi lại request ở vòng lặp FSM tiếp theo
 800184c:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <handle_uart_update_mode+0x3f0>)
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001852:	3740      	adds	r7, #64	@ 0x40
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	08008ed0 	.word	0x08008ed0
 800185c:	200000e0 	.word	0x200000e0
 8001860:	08008edc 	.word	0x08008edc
 8001864:	200000dd 	.word	0x200000dd
 8001868:	200000de 	.word	0x200000de
 800186c:	20000102 	.word	0x20000102
 8001870:	200000cd 	.word	0x200000cd
 8001874:	200000ce 	.word	0x200000ce
 8001878:	200000cf 	.word	0x200000cf
 800187c:	200000d0 	.word	0x200000d0
 8001880:	200000d1 	.word	0x200000d1
 8001884:	200000d2 	.word	0x200000d2
 8001888:	200000d3 	.word	0x200000d3
 800188c:	08008ee0 	.word	0x08008ee0
 8001890:	08008f04 	.word	0x08008f04
 8001894:	08008f18 	.word	0x08008f18
 8001898:	20000100 	.word	0x20000100
 800189c:	08008f3c 	.word	0x08008f3c

080018a0 <display_mode_status>:


/**
 * @brief Display the current mode at the bottom of the screen
 */
static void display_mode_status(void) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af04      	add	r7, sp, #16
    // Clear status bar
    lcd_Fill(0, 280, 240, 320, BLACK);
 80018a6:	2300      	movs	r3, #0
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80018ae:	22f0      	movs	r2, #240	@ 0xf0
 80018b0:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80018b4:	2000      	movs	r0, #0
 80018b6:	f000 fde3 	bl	8002480 <lcd_Fill>

    switch(current_mode) {
 80018ba:	4b38      	ldr	r3, [pc, #224]	@ (800199c <display_mode_status+0xfc>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d857      	bhi.n	8001972 <display_mode_status+0xd2>
 80018c2:	a201      	add	r2, pc, #4	@ (adr r2, 80018c8 <display_mode_status+0x28>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	080018dd 	.word	0x080018dd
 80018cc:	080018fb 	.word	0x080018fb
 80018d0:	08001919 	.word	0x08001919
 80018d4:	08001937 	.word	0x08001937
 80018d8:	08001955 	.word	0x08001955
        case MODE_VIEW_TIME:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: VIEW", WHITE, BLACK, 24, 0);
 80018dc:	2300      	movs	r3, #0
 80018de:	9302      	str	r3, [sp, #8]
 80018e0:	2318      	movs	r3, #24
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	2300      	movs	r3, #0
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018ec:	4a2c      	ldr	r2, [pc, #176]	@ (80019a0 <display_mode_status+0x100>)
 80018ee:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80018f2:	200a      	movs	r0, #10
 80018f4:	f001 f8fe 	bl	8002af4 <lcd_ShowStr>
            break;
 80018f8:	e03b      	b.n	8001972 <display_mode_status+0xd2>
        case MODE_SET_TIME:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: SET TIME", WHITE, BLACK, 24, 0);
 80018fa:	2300      	movs	r3, #0
 80018fc:	9302      	str	r3, [sp, #8]
 80018fe:	2318      	movs	r3, #24
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	2300      	movs	r3, #0
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800190a:	4a26      	ldr	r2, [pc, #152]	@ (80019a4 <display_mode_status+0x104>)
 800190c:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001910:	200a      	movs	r0, #10
 8001912:	f001 f8ef 	bl	8002af4 <lcd_ShowStr>
            break;
 8001916:	e02c      	b.n	8001972 <display_mode_status+0xd2>
        case MODE_SET_ALARM:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: SET ALARM", WHITE, BLACK, 24, 0);
 8001918:	2300      	movs	r3, #0
 800191a:	9302      	str	r3, [sp, #8]
 800191c:	2318      	movs	r3, #24
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	2300      	movs	r3, #0
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001928:	4a1f      	ldr	r2, [pc, #124]	@ (80019a8 <display_mode_status+0x108>)
 800192a:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800192e:	200a      	movs	r0, #10
 8001930:	f001 f8e0 	bl	8002af4 <lcd_ShowStr>
            break;
 8001934:	e01d      	b.n	8001972 <display_mode_status+0xd2>
        case MODE_UPDATE_VIA_UART:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: UART UPDATE", WHITE, BLACK, 24, 0);
 8001936:	2300      	movs	r3, #0
 8001938:	9302      	str	r3, [sp, #8]
 800193a:	2318      	movs	r3, #24
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	2300      	movs	r3, #0
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001946:	4a19      	ldr	r2, [pc, #100]	@ (80019ac <display_mode_status+0x10c>)
 8001948:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800194c:	200a      	movs	r0, #10
 800194e:	f001 f8d1 	bl	8002af4 <lcd_ShowStr>
            break;
 8001952:	e00e      	b.n	8001972 <display_mode_status+0xd2>
        case MODE_MESSAGE_DISPLAY:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: MESSAGE", WHITE, BLACK, 24, 0);
 8001954:	2300      	movs	r3, #0
 8001956:	9302      	str	r3, [sp, #8]
 8001958:	2318      	movs	r3, #24
 800195a:	9301      	str	r3, [sp, #4]
 800195c:	2300      	movs	r3, #0
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001964:	4a12      	ldr	r2, [pc, #72]	@ (80019b0 <display_mode_status+0x110>)
 8001966:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800196a:	200a      	movs	r0, #10
 800196c:	f001 f8c2 	bl	8002af4 <lcd_ShowStr>
            break;
 8001970:	bf00      	nop
    }

    // Show (A) icon if alarm is enabled
    if (alarm_enabled) {
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <display_mode_status+0x114>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00d      	beq.n	8001996 <display_mode_status+0xf6>
         lcd_ShowStr(200, 290, (uint8_t*)"(A)", CYAN, BLACK, 24, 0);
 800197a:	2300      	movs	r3, #0
 800197c:	9302      	str	r3, [sp, #8]
 800197e:	2318      	movs	r3, #24
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	2300      	movs	r3, #0
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800198a:	4a0b      	ldr	r2, [pc, #44]	@ (80019b8 <display_mode_status+0x118>)
 800198c:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001990:	20c8      	movs	r0, #200	@ 0xc8
 8001992:	f001 f8af 	bl	8002af4 <lcd_ShowStr>
    }
}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200000ca 	.word	0x200000ca
 80019a0:	08008f58 	.word	0x08008f58
 80019a4:	08008f64 	.word	0x08008f64
 80019a8:	08008f74 	.word	0x08008f74
 80019ac:	08008f84 	.word	0x08008f84
 80019b0:	08008f98 	.word	0x08008f98
 80019b4:	200000d5 	.word	0x200000d5
 80019b8:	08008fa8 	.word	0x08008fa8

080019bc <displayTime>:


/**
 * @brief Display time and date on LCD
 */
static void displayTime(void){
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af04      	add	r7, sp, #16
    char str_buff[5];

    // Display Time (HH:MM:SS)
	lcd_ShowIntNum(70, 100, ds3231_hours, 2, GREEN, BLACK, 24);
 80019c2:	4b64      	ldr	r3, [pc, #400]	@ (8001b54 <displayTime+0x198>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	2318      	movs	r3, #24
 80019ca:	9302      	str	r3, [sp, #8]
 80019cc:	2300      	movs	r3, #0
 80019ce:	9301      	str	r3, [sp, #4]
 80019d0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	2302      	movs	r3, #2
 80019d8:	2164      	movs	r1, #100	@ 0x64
 80019da:	2046      	movs	r0, #70	@ 0x46
 80019dc:	f000 fe8a 	bl	80026f4 <lcd_ShowIntNum>
	lcd_ShowStr(100, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 80019e0:	2300      	movs	r3, #0
 80019e2:	9302      	str	r3, [sp, #8]
 80019e4:	2318      	movs	r3, #24
 80019e6:	9301      	str	r3, [sp, #4]
 80019e8:	2300      	movs	r3, #0
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80019f0:	4a59      	ldr	r2, [pc, #356]	@ (8001b58 <displayTime+0x19c>)
 80019f2:	2164      	movs	r1, #100	@ 0x64
 80019f4:	2064      	movs	r0, #100	@ 0x64
 80019f6:	f001 f87d 	bl	8002af4 <lcd_ShowStr>
	lcd_ShowIntNum(110, 100, ds3231_min, 2, GREEN, BLACK, 24);
 80019fa:	4b58      	ldr	r3, [pc, #352]	@ (8001b5c <displayTime+0x1a0>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	461a      	mov	r2, r3
 8001a00:	2318      	movs	r3, #24
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	2300      	movs	r3, #0
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	2164      	movs	r1, #100	@ 0x64
 8001a12:	206e      	movs	r0, #110	@ 0x6e
 8001a14:	f000 fe6e 	bl	80026f4 <lcd_ShowIntNum>
	lcd_ShowStr(140, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9302      	str	r3, [sp, #8]
 8001a1c:	2318      	movs	r3, #24
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	2300      	movs	r3, #0
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a28:	4a4b      	ldr	r2, [pc, #300]	@ (8001b58 <displayTime+0x19c>)
 8001a2a:	2164      	movs	r1, #100	@ 0x64
 8001a2c:	208c      	movs	r0, #140	@ 0x8c
 8001a2e:	f001 f861 	bl	8002af4 <lcd_ShowStr>
	lcd_ShowIntNum(150, 100, ds3231_sec, 2, GREEN, BLACK, 24);
 8001a32:	4b4b      	ldr	r3, [pc, #300]	@ (8001b60 <displayTime+0x1a4>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	461a      	mov	r2, r3
 8001a38:	2318      	movs	r3, #24
 8001a3a:	9302      	str	r3, [sp, #8]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2302      	movs	r3, #2
 8001a48:	2164      	movs	r1, #100	@ 0x64
 8001a4a:	2096      	movs	r0, #150	@ 0x96
 8001a4c:	f000 fe52 	bl	80026f4 <lcd_ShowIntNum>

    // Display Date (Day, DD/MM/YY)
    if (ds3231_day > 0 && ds3231_day <= 7) {
 8001a50:	4b44      	ldr	r3, [pc, #272]	@ (8001b64 <displayTime+0x1a8>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00f      	beq.n	8001a78 <displayTime+0xbc>
 8001a58:	4b42      	ldr	r3, [pc, #264]	@ (8001b64 <displayTime+0x1a8>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b07      	cmp	r3, #7
 8001a5e:	d80b      	bhi.n	8001a78 <displayTime+0xbc>
        sprintf(str_buff, "%s", day_names[ds3231_day]);
 8001a60:	4b40      	ldr	r3, [pc, #256]	@ (8001b64 <displayTime+0x1a8>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b40      	ldr	r3, [pc, #256]	@ (8001b68 <displayTime+0x1ac>)
 8001a68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a6c:	463b      	mov	r3, r7
 8001a6e:	493f      	ldr	r1, [pc, #252]	@ (8001b6c <displayTime+0x1b0>)
 8001a70:	4618      	mov	r0, r3
 8001a72:	f006 fc69 	bl	8008348 <siprintf>
 8001a76:	e004      	b.n	8001a82 <displayTime+0xc6>
    } else {
        sprintf(str_buff, "??"); // Error
 8001a78:	463b      	mov	r3, r7
 8001a7a:	493d      	ldr	r1, [pc, #244]	@ (8001b70 <displayTime+0x1b4>)
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f006 fc63 	bl	8008348 <siprintf>
    }
	lcd_ShowStr(20, 130, (uint8_t*)str_buff, YELLOW, BLACK, 24, 0);
 8001a82:	463a      	mov	r2, r7
 8001a84:	2300      	movs	r3, #0
 8001a86:	9302      	str	r3, [sp, #8]
 8001a88:	2318      	movs	r3, #24
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001a94:	2182      	movs	r1, #130	@ 0x82
 8001a96:	2014      	movs	r0, #20
 8001a98:	f001 f82c 	bl	8002af4 <lcd_ShowStr>

	lcd_ShowIntNum(70, 130, ds3231_date, 2, YELLOW, BLACK, 24);
 8001a9c:	4b35      	ldr	r3, [pc, #212]	@ (8001b74 <displayTime+0x1b8>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	2318      	movs	r3, #24
 8001aa4:	9302      	str	r3, [sp, #8]
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	9301      	str	r3, [sp, #4]
 8001aaa:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	2182      	movs	r1, #130	@ 0x82
 8001ab4:	2046      	movs	r0, #70	@ 0x46
 8001ab6:	f000 fe1d 	bl	80026f4 <lcd_ShowIntNum>
	lcd_ShowStr(100, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 8001aba:	2300      	movs	r3, #0
 8001abc:	9302      	str	r3, [sp, #8]
 8001abe:	2318      	movs	r3, #24
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001aca:	4a2b      	ldr	r2, [pc, #172]	@ (8001b78 <displayTime+0x1bc>)
 8001acc:	2182      	movs	r1, #130	@ 0x82
 8001ace:	2064      	movs	r0, #100	@ 0x64
 8001ad0:	f001 f810 	bl	8002af4 <lcd_ShowStr>
	lcd_ShowIntNum(110, 130, ds3231_month, 2, YELLOW, BLACK, 24);
 8001ad4:	4b29      	ldr	r3, [pc, #164]	@ (8001b7c <displayTime+0x1c0>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	2318      	movs	r3, #24
 8001adc:	9302      	str	r3, [sp, #8]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	2302      	movs	r3, #2
 8001aea:	2182      	movs	r1, #130	@ 0x82
 8001aec:	206e      	movs	r0, #110	@ 0x6e
 8001aee:	f000 fe01 	bl	80026f4 <lcd_ShowIntNum>
	lcd_ShowStr(140, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 8001af2:	2300      	movs	r3, #0
 8001af4:	9302      	str	r3, [sp, #8]
 8001af6:	2318      	movs	r3, #24
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	2300      	movs	r3, #0
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b02:	4a1d      	ldr	r2, [pc, #116]	@ (8001b78 <displayTime+0x1bc>)
 8001b04:	2182      	movs	r1, #130	@ 0x82
 8001b06:	208c      	movs	r0, #140	@ 0x8c
 8001b08:	f000 fff4 	bl	8002af4 <lcd_ShowStr>
	lcd_ShowIntNum(150, 130, ds3231_year, 2, YELLOW, BLACK, 24);
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b80 <displayTime+0x1c4>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	2318      	movs	r3, #24
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	2300      	movs	r3, #0
 8001b18:	9301      	str	r3, [sp, #4]
 8001b1a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2302      	movs	r3, #2
 8001b22:	2182      	movs	r1, #130	@ 0x82
 8001b24:	2096      	movs	r0, #150	@ 0x96
 8001b26:	f000 fde5 	bl	80026f4 <lcd_ShowIntNum>

    // Clear settings area if in VIEW mode and alarm is not triggered
    if (current_mode == MODE_VIEW_TIME && !alarm_triggered) {
 8001b2a:	4b16      	ldr	r3, [pc, #88]	@ (8001b84 <displayTime+0x1c8>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d10b      	bne.n	8001b4a <displayTime+0x18e>
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <displayTime+0x1cc>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d107      	bne.n	8001b4a <displayTime+0x18e>
         lcd_Fill(0, 160, 240, 220, BLACK);
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	23dc      	movs	r3, #220	@ 0xdc
 8001b40:	22f0      	movs	r2, #240	@ 0xf0
 8001b42:	21a0      	movs	r1, #160	@ 0xa0
 8001b44:	2000      	movs	r0, #0
 8001b46:	f000 fc9b 	bl	8002480 <lcd_Fill>
    }
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000012f 	.word	0x2000012f
 8001b58:	08008d08 	.word	0x08008d08
 8001b5c:	20000130 	.word	0x20000130
 8001b60:	20000131 	.word	0x20000131
 8001b64:	20000133 	.word	0x20000133
 8001b68:	20000004 	.word	0x20000004
 8001b6c:	08008cd0 	.word	0x08008cd0
 8001b70:	08008fac 	.word	0x08008fac
 8001b74:	20000132 	.word	0x20000132
 8001b78:	08008d10 	.word	0x08008d10
 8001b7c:	20000134 	.word	0x20000134
 8001b80:	20000135 	.word	0x20000135
 8001b84:	200000ca 	.word	0x200000ca
 8001b88:	200000d6 	.word	0x200000d6

08001b8c <clock_fsm_run>:

/**
 * @brief Main FSM execution function. Call this from the main loop.
 * (ĐÃ SỬA LỖI XUNG ĐỘT NÚT RESET)
 */
void clock_fsm_run(void) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af02      	add	r7, sp, #8

    uint16_t mode_btn_current_count = button_count[BTN_MODE_SWITCH];
 8001b92:	4b51      	ldr	r3, [pc, #324]	@ (8001cd8 <clock_fsm_run+0x14c>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	80fb      	strh	r3, [r7, #6]

    // --- XỬ LÝ NHẤN GIỮ NÚT MODE (ƯU TIÊN CAO NHẤT) ---

    // 1. KIỂM TRA RESET (Nhấn giữ > 3 giây)
    if (mode_btn_current_count > RESET_LONG_PRESS_DURATION) {
 8001b98:	88fb      	ldrh	r3, [r7, #6]
 8001b9a:	2b3c      	cmp	r3, #60	@ 0x3c
 8001b9c:	d931      	bls.n	8001c02 <clock_fsm_run+0x76>
        button_count[BTN_MODE_SWITCH] = 0; // Xóa (để tránh lặp lại reset)
 8001b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8001cd8 <clock_fsm_run+0x14c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	801a      	strh	r2, [r3, #0]
        mode_btn_last_count = 0;         // Reset bộ theo dõi
 8001ba4:	4b4d      	ldr	r3, [pc, #308]	@ (8001cdc <clock_fsm_run+0x150>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	801a      	strh	r2, [r3, #0]

        // 1. Reset RTC time
        ds3231_Write(ADDRESS_YEAR, 25);
 8001baa:	2119      	movs	r1, #25
 8001bac:	2006      	movs	r0, #6
 8001bae:	f000 f8eb 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_MONTH, 11);
 8001bb2:	210b      	movs	r1, #11
 8001bb4:	2005      	movs	r0, #5
 8001bb6:	f000 f8e7 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_DATE, 5);
 8001bba:	2105      	movs	r1, #5
 8001bbc:	2004      	movs	r0, #4
 8001bbe:	f000 f8e3 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_DAY, 3);
 8001bc2:	2103      	movs	r1, #3
 8001bc4:	2003      	movs	r0, #3
 8001bc6:	f000 f8df 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_HOUR, 10);
 8001bca:	210a      	movs	r1, #10
 8001bcc:	2002      	movs	r0, #2
 8001bce:	f000 f8db 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_MIN, 21);
 8001bd2:	2115      	movs	r1, #21
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f000 f8d7 	bl	8001d88 <ds3231_Write>
        ds3231_Write(ADDRESS_SEC, 0);
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f000 f8d3 	bl	8001d88 <ds3231_Write>

        // 2. Reset alarm
        alarm_hour = 6;
 8001be2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ce0 <clock_fsm_run+0x154>)
 8001be4:	2206      	movs	r2, #6
 8001be6:	701a      	strb	r2, [r3, #0]
        alarm_min = 0;
 8001be8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce4 <clock_fsm_run+0x158>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]
        alarm_enabled = 0;
 8001bee:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce8 <clock_fsm_run+0x15c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]

        // 3. Hiển thị thông báo và quay về VIEW_TIME
        enter_message_display_mode("System Reset!", GREEN, NULL);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001bfa:	483c      	ldr	r0, [pc, #240]	@ (8001cec <clock_fsm_run+0x160>)
 8001bfc:	f7fe fd5e 	bl	80006bc <enter_message_display_mode>

        return; // Đã Reset, kết thúc vòng FSM này
 8001c00:	e066      	b.n	8001cd0 <clock_fsm_run+0x144>
    }

    // 2. KIỂM TRA THOÁT MODE MESSAGE (Nhấn thả ngắn khi đang xem thông báo)
    if (current_mode == MODE_MESSAGE_DISPLAY) {
 8001c02:	4b3b      	ldr	r3, [pc, #236]	@ (8001cf0 <clock_fsm_run+0x164>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d11b      	bne.n	8001c42 <clock_fsm_run+0xb6>
        // Phát hiện sự kiện "thả nút"
        if (mode_btn_current_count == 0 && mode_btn_last_count > 0) {
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d112      	bne.n	8001c36 <clock_fsm_run+0xaa>
 8001c10:	4b32      	ldr	r3, [pc, #200]	@ (8001cdc <clock_fsm_run+0x150>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00e      	beq.n	8001c36 <clock_fsm_run+0xaa>
            current_mode = MODE_VIEW_TIME;
 8001c18:	4b35      	ldr	r3, [pc, #212]	@ (8001cf0 <clock_fsm_run+0x164>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
            lcd_Fill(0, 100, 240, 220, BLACK);
 8001c1e:	2300      	movs	r3, #0
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	23dc      	movs	r3, #220	@ 0xdc
 8001c24:	22f0      	movs	r2, #240	@ 0xf0
 8001c26:	2164      	movs	r1, #100	@ 0x64
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f000 fc29 	bl	8002480 <lcd_Fill>
            mode_btn_last_count = 0; // Cập nhật bộ theo dõi
 8001c2e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cdc <clock_fsm_run+0x150>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	801a      	strh	r2, [r3, #0]
 8001c34:	e002      	b.n	8001c3c <clock_fsm_run+0xb0>
        } else {
            mode_btn_last_count = mode_btn_current_count; // Cập nhật bộ theo dõi
 8001c36:	4a29      	ldr	r2, [pc, #164]	@ (8001cdc <clock_fsm_run+0x150>)
 8001c38:	88fb      	ldrh	r3, [r7, #6]
 8001c3a:	8013      	strh	r3, [r2, #0]
        }

        // Khi ở mode MESSAGE, FSM chỉ chạy logic của mode đó
        handle_message_display_mode();
 8001c3c:	f7fe fd7c 	bl	8000738 <handle_message_display_mode>
        return; // Bỏ qua FSM chính và thanh trạng thái
 8001c40:	e046      	b.n	8001cd0 <clock_fsm_run+0x144>
    }

    // 3. KIỂM TRA CHUYỂN MODE (Nhấn thả ngắn khi ở các mode chính)
    // Phát hiện sự kiện "thả nút"
    if (mode_btn_current_count == 0 && mode_btn_last_count > 0) {
 8001c42:	88fb      	ldrh	r3, [r7, #6]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d105      	bne.n	8001c54 <clock_fsm_run+0xc8>
 8001c48:	4b24      	ldr	r3, [pc, #144]	@ (8001cdc <clock_fsm_run+0x150>)
 8001c4a:	881b      	ldrh	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <clock_fsm_run+0xc8>
        // Nút vừa được thả.
        // mode_btn_last_count giữ giá trị đếm *ngay trước khi thả*

        // Nếu code chạy đến đây, nghĩa là nó KHÔNG PHẢI là long press (vì đã bị check ở trên)
        handle_mode_switch(); // Gọi hàm chuyển chế độ
 8001c50:	f7fe ffe4 	bl	8000c1c <handle_mode_switch>
    }

    // --- Cập nhật bộ đếm cuối cùng cho vòng lặp tiếp theo ---
    mode_btn_last_count = mode_btn_current_count;
 8001c54:	4a21      	ldr	r2, [pc, #132]	@ (8001cdc <clock_fsm_run+0x150>)
 8001c56:	88fb      	ldrh	r3, [r7, #6]
 8001c58:	8013      	strh	r3, [r2, #0]


    // --- Update 2Hz blink flag ---
    blink_counter = (blink_counter + 1) % 10; // 10 * 50ms = 500ms (2Hz)
 8001c5a:	4b26      	ldr	r3, [pc, #152]	@ (8001cf4 <clock_fsm_run+0x168>)
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	4b25      	ldr	r3, [pc, #148]	@ (8001cf8 <clock_fsm_run+0x16c>)
 8001c62:	fb83 1302 	smull	r1, r3, r3, r2
 8001c66:	1099      	asrs	r1, r3, #2
 8001c68:	17d3      	asrs	r3, r2, #31
 8001c6a:	1ac9      	subs	r1, r1, r3
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	440b      	add	r3, r1
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	1ad1      	subs	r1, r2, r3
 8001c76:	b28a      	uxth	r2, r1
 8001c78:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf4 <clock_fsm_run+0x168>)
 8001c7a:	801a      	strh	r2, [r3, #0]
    blink_flag = (blink_counter < 5) ? 1 : 0; // 250ms ON (1), 250ms OFF (0)
 8001c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf4 <clock_fsm_run+0x168>)
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	bf94      	ite	ls
 8001c84:	2301      	movls	r3, #1
 8001c86:	2300      	movhi	r3, #0
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <clock_fsm_run+0x170>)
 8001c8e:	701a      	strb	r2, [r3, #0]


    // --- FSM logic ---
    switch(current_mode) {
 8001c90:	4b17      	ldr	r3, [pc, #92]	@ (8001cf0 <clock_fsm_run+0x164>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b04      	cmp	r3, #4
 8001c96:	d819      	bhi.n	8001ccc <clock_fsm_run+0x140>
 8001c98:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca0 <clock_fsm_run+0x114>)
 8001c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9e:	bf00      	nop
 8001ca0:	08001cb5 	.word	0x08001cb5
 8001ca4:	08001cbb 	.word	0x08001cbb
 8001ca8:	08001cc1 	.word	0x08001cc1
 8001cac:	08001cc7 	.word	0x08001cc7
 8001cb0:	08001ccd 	.word	0x08001ccd
        case MODE_VIEW_TIME:
            handle_view_time_mode();
 8001cb4:	f7ff f89c 	bl	8000df0 <handle_view_time_mode>
            break;
 8001cb8:	e008      	b.n	8001ccc <clock_fsm_run+0x140>
        case MODE_SET_TIME:
            handle_set_time_mode();
 8001cba:	f7ff f933 	bl	8000f24 <handle_set_time_mode>
            break;
 8001cbe:	e005      	b.n	8001ccc <clock_fsm_run+0x140>
        case MODE_SET_ALARM:
            handle_set_alarm_mode();
 8001cc0:	f7ff fae2 	bl	8001288 <handle_set_alarm_mode>
            break;
 8001cc4:	e002      	b.n	8001ccc <clock_fsm_run+0x140>
        case MODE_UPDATE_VIA_UART:
            handle_uart_update_mode();
 8001cc6:	f7ff fbd7 	bl	8001478 <handle_uart_update_mode>
            break;
 8001cca:	bf00      	nop
            // Logic này đã được chuyển lên trên để ưu tiên
            break;
    }

    // --- Display current mode status ---
    display_mode_status();
 8001ccc:	f7ff fde8 	bl	80018a0 <display_mode_status>
}
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200000a8 	.word	0x200000a8
 8001cdc:	20000126 	.word	0x20000126
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	200000d4 	.word	0x200000d4
 8001ce8:	200000d5 	.word	0x200000d5
 8001cec:	08008fb0 	.word	0x08008fb0
 8001cf0:	200000ca 	.word	0x200000ca
 8001cf4:	200000da 	.word	0x200000da
 8001cf8:	66666667 	.word	0x66666667
 8001cfc:	200000dc 	.word	0x200000dc

08001d00 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8001d04:	201e      	movs	r0, #30
 8001d06:	f001 fc4b 	bl	80035a0 <DEC2BCD>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <ds3231_init+0x80>)
 8001d10:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8001d12:	2016      	movs	r0, #22
 8001d14:	f001 fc44 	bl	80035a0 <DEC2BCD>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <ds3231_init+0x80>)
 8001d1e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8001d20:	2015      	movs	r0, #21
 8001d22:	f001 fc3d 	bl	80035a0 <DEC2BCD>
 8001d26:	4603      	mov	r3, r0
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <ds3231_init+0x80>)
 8001d2c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8001d2e:	2006      	movs	r0, #6
 8001d30:	f001 fc36 	bl	80035a0 <DEC2BCD>
 8001d34:	4603      	mov	r3, r0
 8001d36:	461a      	mov	r2, r3
 8001d38:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <ds3231_init+0x80>)
 8001d3a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8001d3c:	200f      	movs	r0, #15
 8001d3e:	f001 fc2f 	bl	80035a0 <DEC2BCD>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <ds3231_init+0x80>)
 8001d48:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 8001d4a:	2009      	movs	r0, #9
 8001d4c:	f001 fc28 	bl	80035a0 <DEC2BCD>
 8001d50:	4603      	mov	r3, r0
 8001d52:	461a      	mov	r2, r3
 8001d54:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <ds3231_init+0x80>)
 8001d56:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8001d58:	2017      	movs	r0, #23
 8001d5a:	f001 fc21 	bl	80035a0 <DEC2BCD>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <ds3231_init+0x80>)
 8001d64:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 8001d66:	2332      	movs	r3, #50	@ 0x32
 8001d68:	2203      	movs	r2, #3
 8001d6a:	21d0      	movs	r1, #208	@ 0xd0
 8001d6c:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <ds3231_init+0x84>)
 8001d6e:	f002 fcbb 	bl	80046e8 <HAL_I2C_IsDeviceReady>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <ds3231_init+0x7c>
		while(1);
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <ds3231_init+0x78>
	};
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20000128 	.word	0x20000128
 8001d84:	2000018c 	.word	0x2000018c

08001d88 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af04      	add	r7, sp, #16
 8001d8e:	4603      	mov	r3, r0
 8001d90:	460a      	mov	r2, r1
 8001d92:	71fb      	strb	r3, [r7, #7]
 8001d94:	4613      	mov	r3, r2
 8001d96:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8001d98:	79bb      	ldrb	r3, [r7, #6]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f001 fc00 	bl	80035a0 <DEC2BCD>
 8001da0:	4603      	mov	r3, r0
 8001da2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	230a      	movs	r3, #10
 8001daa:	9302      	str	r3, [sp, #8]
 8001dac:	2301      	movs	r3, #1
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	f107 030f 	add.w	r3, r7, #15
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2301      	movs	r3, #1
 8001db8:	21d0      	movs	r1, #208	@ 0xd0
 8001dba:	4803      	ldr	r0, [pc, #12]	@ (8001dc8 <ds3231_Write+0x40>)
 8001dbc:	f002 f974 	bl	80040a8 <HAL_I2C_Mem_Write>
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	2000018c 	.word	0x2000018c

08001dcc <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8001dd2:	230a      	movs	r3, #10
 8001dd4:	9302      	str	r3, [sp, #8]
 8001dd6:	2307      	movs	r3, #7
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2301      	movs	r3, #1
 8001de0:	2200      	movs	r2, #0
 8001de2:	21d0      	movs	r1, #208	@ 0xd0
 8001de4:	4823      	ldr	r0, [pc, #140]	@ (8001e74 <ds3231_ReadTime+0xa8>)
 8001de6:	f002 fa59 	bl	800429c <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 8001dea:	4b21      	ldr	r3, [pc, #132]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f001 fbbc 	bl	800356c <BCD2DEC>
 8001df4:	4603      	mov	r3, r0
 8001df6:	461a      	mov	r2, r3
 8001df8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e78 <ds3231_ReadTime+0xac>)
 8001dfa:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 8001dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001dfe:	785b      	ldrb	r3, [r3, #1]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f001 fbb3 	bl	800356c <BCD2DEC>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e7c <ds3231_ReadTime+0xb0>)
 8001e0c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 8001e0e:	4b18      	ldr	r3, [pc, #96]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001e10:	789b      	ldrb	r3, [r3, #2]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f001 fbaa 	bl	800356c <BCD2DEC>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	4b18      	ldr	r3, [pc, #96]	@ (8001e80 <ds3231_ReadTime+0xb4>)
 8001e1e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8001e20:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001e22:	78db      	ldrb	r3, [r3, #3]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f001 fba1 	bl	800356c <BCD2DEC>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <ds3231_ReadTime+0xb8>)
 8001e30:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8001e32:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001e34:	791b      	ldrb	r3, [r3, #4]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f001 fb98 	bl	800356c <BCD2DEC>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	461a      	mov	r2, r3
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <ds3231_ReadTime+0xbc>)
 8001e42:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8001e44:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001e46:	795b      	ldrb	r3, [r3, #5]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f001 fb8f 	bl	800356c <BCD2DEC>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	461a      	mov	r2, r3
 8001e52:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <ds3231_ReadTime+0xc0>)
 8001e54:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8001e56:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <ds3231_ReadTime+0xa4>)
 8001e58:	799b      	ldrb	r3, [r3, #6]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f001 fb86 	bl	800356c <BCD2DEC>
 8001e60:	4603      	mov	r3, r0
 8001e62:	461a      	mov	r2, r3
 8001e64:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <ds3231_ReadTime+0xc4>)
 8001e66:	701a      	strb	r2, [r3, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000128 	.word	0x20000128
 8001e74:	2000018c 	.word	0x2000018c
 8001e78:	20000131 	.word	0x20000131
 8001e7c:	20000130 	.word	0x20000130
 8001e80:	2000012f 	.word	0x2000012f
 8001e84:	20000133 	.word	0x20000133
 8001e88:	20000132 	.word	0x20000132
 8001e8c:	20000134 	.word	0x20000134
 8001e90:	20000135 	.word	0x20000135

08001e94 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08e      	sub	sp, #56	@ 0x38
 8001e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001e9a:	f107 031c 	add.w	r3, r7, #28
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
 8001ea8:	611a      	str	r2, [r3, #16]
 8001eaa:	615a      	str	r2, [r3, #20]
 8001eac:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001eae:	463b      	mov	r3, r7
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
 8001ebc:	615a      	str	r2, [r3, #20]
 8001ebe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001ec0:	4b2f      	ldr	r3, [pc, #188]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001ec2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001ec6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001ec8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001eca:	4a2e      	ldr	r2, [pc, #184]	@ (8001f84 <MX_FSMC_Init+0xf0>)
 8001ecc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001ece:	4b2c      	ldr	r3, [pc, #176]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001ed4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001eda:	4b29      	ldr	r3, [pc, #164]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001ee0:	4b27      	ldr	r3, [pc, #156]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001ee2:	2210      	movs	r2, #16
 8001ee4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001ee6:	4b26      	ldr	r3, [pc, #152]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001eec:	4b24      	ldr	r3, [pc, #144]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001ef2:	4b23      	ldr	r3, [pc, #140]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001ef8:	4b21      	ldr	r3, [pc, #132]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001efe:	4b20      	ldr	r3, [pc, #128]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f00:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f04:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001f06:	4b1e      	ldr	r3, [pc, #120]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f12:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001f14:	4b1a      	ldr	r3, [pc, #104]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001f1a:	4b19      	ldr	r3, [pc, #100]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001f20:	4b17      	ldr	r3, [pc, #92]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001f26:	230f      	movs	r3, #15
 8001f28:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001f2a:	230f      	movs	r3, #15
 8001f2c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001f2e:	233c      	movs	r3, #60	@ 0x3c
 8001f30:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001f36:	2310      	movs	r3, #16
 8001f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001f3a:	2311      	movs	r3, #17
 8001f3c:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001f42:	2308      	movs	r3, #8
 8001f44:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001f46:	230f      	movs	r3, #15
 8001f48:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001f4a:	2309      	movs	r3, #9
 8001f4c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001f52:	2310      	movs	r3, #16
 8001f54:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001f56:	2311      	movs	r3, #17
 8001f58:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001f5e:	463a      	mov	r2, r7
 8001f60:	f107 031c 	add.w	r3, r7, #28
 8001f64:	4619      	mov	r1, r3
 8001f66:	4806      	ldr	r0, [pc, #24]	@ (8001f80 <MX_FSMC_Init+0xec>)
 8001f68:	f004 fa88 	bl	800647c <HAL_SRAM_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001f72:	f000 ff71 	bl	8002e58 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001f76:	bf00      	nop
 8001f78:	3738      	adds	r7, #56	@ 0x38
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000138 	.word	0x20000138
 8001f84:	a0000104 	.word	0xa0000104

08001f88 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8002010 <HAL_FSMC_MspInit+0x88>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d131      	bne.n	8002008 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <HAL_FSMC_MspInit+0x88>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <HAL_FSMC_MspInit+0x8c>)
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb2:	4a18      	ldr	r2, [pc, #96]	@ (8002014 <HAL_FSMC_MspInit+0x8c>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fba:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <HAL_FSMC_MspInit+0x8c>)
 8001fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	603b      	str	r3, [r7, #0]
 8001fc4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001fc6:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8001fca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001fd8:	230c      	movs	r3, #12
 8001fda:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fdc:	1d3b      	adds	r3, r7, #4
 8001fde:	4619      	mov	r1, r3
 8001fe0:	480d      	ldr	r0, [pc, #52]	@ (8002018 <HAL_FSMC_MspInit+0x90>)
 8001fe2:	f001 fd67 	bl	8003ab4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001fe6:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8001fea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ff8:	230c      	movs	r3, #12
 8001ffa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ffc:	1d3b      	adds	r3, r7, #4
 8001ffe:	4619      	mov	r1, r3
 8002000:	4806      	ldr	r0, [pc, #24]	@ (800201c <HAL_FSMC_MspInit+0x94>)
 8002002:	f001 fd57 	bl	8003ab4 <HAL_GPIO_Init>
 8002006:	e000      	b.n	800200a <HAL_FSMC_MspInit+0x82>
    return;
 8002008:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000188 	.word	0x20000188
 8002014:	40023800 	.word	0x40023800
 8002018:	40021000 	.word	0x40021000
 800201c:	40020c00 	.word	0x40020c00

08002020 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002028:	f7ff ffae 	bl	8001f88 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08c      	sub	sp, #48	@ 0x30
 8002038:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203a:	f107 031c 	add.w	r3, r7, #28
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	4b6f      	ldr	r3, [pc, #444]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	4a6e      	ldr	r2, [pc, #440]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002054:	f043 0310 	orr.w	r3, r3, #16
 8002058:	6313      	str	r3, [r2, #48]	@ 0x30
 800205a:	4b6c      	ldr	r3, [pc, #432]	@ (800220c <MX_GPIO_Init+0x1d8>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	4b68      	ldr	r3, [pc, #416]	@ (800220c <MX_GPIO_Init+0x1d8>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	4a67      	ldr	r2, [pc, #412]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002070:	f043 0304 	orr.w	r3, r3, #4
 8002074:	6313      	str	r3, [r2, #48]	@ 0x30
 8002076:	4b65      	ldr	r3, [pc, #404]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	f003 0304 	and.w	r3, r3, #4
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b61      	ldr	r3, [pc, #388]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	4a60      	ldr	r2, [pc, #384]	@ (800220c <MX_GPIO_Init+0x1d8>)
 800208c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002090:	6313      	str	r3, [r2, #48]	@ 0x30
 8002092:	4b5e      	ldr	r3, [pc, #376]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b5a      	ldr	r3, [pc, #360]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	4a59      	ldr	r2, [pc, #356]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ae:	4b57      	ldr	r3, [pc, #348]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	4b53      	ldr	r3, [pc, #332]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	4a52      	ldr	r2, [pc, #328]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020c4:	f043 0308 	orr.w	r3, r3, #8
 80020c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ca:	4b50      	ldr	r3, [pc, #320]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b4c      	ldr	r3, [pc, #304]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a4b      	ldr	r2, [pc, #300]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b49      	ldr	r3, [pc, #292]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	4b45      	ldr	r3, [pc, #276]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	4a44      	ldr	r2, [pc, #272]	@ (800220c <MX_GPIO_Init+0x1d8>)
 80020fc:	f043 0302 	orr.w	r3, r3, #2
 8002100:	6313      	str	r3, [r2, #48]	@ 0x30
 8002102:	4b42      	ldr	r3, [pc, #264]	@ (800220c <MX_GPIO_Init+0x1d8>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	f003 0302 	and.w	r3, r3, #2
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800210e:	2200      	movs	r2, #0
 8002110:	2170      	movs	r1, #112	@ 0x70
 8002112:	483f      	ldr	r0, [pc, #252]	@ (8002210 <MX_GPIO_Init+0x1dc>)
 8002114:	f001 fe6a 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002118:	2200      	movs	r2, #0
 800211a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800211e:	483d      	ldr	r0, [pc, #244]	@ (8002214 <MX_GPIO_Init+0x1e0>)
 8002120:	f001 fe64 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8002124:	2200      	movs	r2, #0
 8002126:	2140      	movs	r1, #64	@ 0x40
 8002128:	483b      	ldr	r0, [pc, #236]	@ (8002218 <MX_GPIO_Init+0x1e4>)
 800212a:	f001 fe5f 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 800212e:	2200      	movs	r2, #0
 8002130:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002134:	4839      	ldr	r0, [pc, #228]	@ (800221c <MX_GPIO_Init+0x1e8>)
 8002136:	f001 fe59 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800213a:	2200      	movs	r2, #0
 800213c:	2108      	movs	r1, #8
 800213e:	4838      	ldr	r0, [pc, #224]	@ (8002220 <MX_GPIO_Init+0x1ec>)
 8002140:	f001 fe54 	bl	8003dec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8002144:	2370      	movs	r3, #112	@ 0x70
 8002146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002148:	2301      	movs	r3, #1
 800214a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002150:	2300      	movs	r3, #0
 8002152:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002154:	f107 031c 	add.w	r3, r7, #28
 8002158:	4619      	mov	r1, r3
 800215a:	482d      	ldr	r0, [pc, #180]	@ (8002210 <MX_GPIO_Init+0x1dc>)
 800215c:	f001 fcaa 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8002160:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002166:	2301      	movs	r3, #1
 8002168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8002172:	f107 031c 	add.w	r3, r7, #28
 8002176:	4619      	mov	r1, r3
 8002178:	4826      	ldr	r0, [pc, #152]	@ (8002214 <MX_GPIO_Init+0x1e0>)
 800217a:	f001 fc9b 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800217e:	23c0      	movs	r3, #192	@ 0xc0
 8002180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002182:	2300      	movs	r3, #0
 8002184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218a:	f107 031c 	add.w	r3, r7, #28
 800218e:	4619      	mov	r1, r3
 8002190:	4822      	ldr	r0, [pc, #136]	@ (800221c <MX_GPIO_Init+0x1e8>)
 8002192:	f001 fc8f 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8002196:	2330      	movs	r3, #48	@ 0x30
 8002198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a2:	f107 031c 	add.w	r3, r7, #28
 80021a6:	4619      	mov	r1, r3
 80021a8:	481a      	ldr	r0, [pc, #104]	@ (8002214 <MX_GPIO_Init+0x1e0>)
 80021aa:	f001 fc83 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80021ae:	2340      	movs	r3, #64	@ 0x40
 80021b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b2:	2301      	movs	r3, #1
 80021b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80021be:	f107 031c 	add.w	r3, r7, #28
 80021c2:	4619      	mov	r1, r3
 80021c4:	4814      	ldr	r0, [pc, #80]	@ (8002218 <MX_GPIO_Init+0x1e4>)
 80021c6:	f001 fc75 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80021ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d0:	2301      	movs	r3, #1
 80021d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d8:	2300      	movs	r3, #0
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80021dc:	f107 031c 	add.w	r3, r7, #28
 80021e0:	4619      	mov	r1, r3
 80021e2:	480e      	ldr	r0, [pc, #56]	@ (800221c <MX_GPIO_Init+0x1e8>)
 80021e4:	f001 fc66 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80021e8:	2308      	movs	r3, #8
 80021ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ec:	2301      	movs	r3, #1
 80021ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80021f8:	f107 031c 	add.w	r3, r7, #28
 80021fc:	4619      	mov	r1, r3
 80021fe:	4808      	ldr	r0, [pc, #32]	@ (8002220 <MX_GPIO_Init+0x1ec>)
 8002200:	f001 fc58 	bl	8003ab4 <HAL_GPIO_Init>

}
 8002204:	bf00      	nop
 8002206:	3730      	adds	r7, #48	@ 0x30
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40023800 	.word	0x40023800
 8002210:	40021000 	.word	0x40021000
 8002214:	40020800 	.word	0x40020800
 8002218:	40021800 	.word	0x40021800
 800221c:	40020000 	.word	0x40020000
 8002220:	40020c00 	.word	0x40020c00

08002224 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002228:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <MX_I2C1_Init+0x50>)
 800222a:	4a13      	ldr	r2, [pc, #76]	@ (8002278 <MX_I2C1_Init+0x54>)
 800222c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800222e:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <MX_I2C1_Init+0x50>)
 8002230:	4a12      	ldr	r2, [pc, #72]	@ (800227c <MX_I2C1_Init+0x58>)
 8002232:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002234:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <MX_I2C1_Init+0x50>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800223a:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <MX_I2C1_Init+0x50>)
 800223c:	2200      	movs	r2, #0
 800223e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002240:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <MX_I2C1_Init+0x50>)
 8002242:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002246:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002248:	4b0a      	ldr	r3, [pc, #40]	@ (8002274 <MX_I2C1_Init+0x50>)
 800224a:	2200      	movs	r2, #0
 800224c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800224e:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <MX_I2C1_Init+0x50>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002254:	4b07      	ldr	r3, [pc, #28]	@ (8002274 <MX_I2C1_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <MX_I2C1_Init+0x50>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002260:	4804      	ldr	r0, [pc, #16]	@ (8002274 <MX_I2C1_Init+0x50>)
 8002262:	f001 fddd 	bl	8003e20 <HAL_I2C_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800226c:	f000 fdf4 	bl	8002e58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	2000018c 	.word	0x2000018c
 8002278:	40005400 	.word	0x40005400
 800227c:	000186a0 	.word	0x000186a0

08002280 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	@ 0x28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]
 8002296:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a19      	ldr	r2, [pc, #100]	@ (8002304 <HAL_I2C_MspInit+0x84>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d12b      	bne.n	80022fa <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a17      	ldr	r2, [pc, #92]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b15      	ldr	r3, [pc, #84]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022be:	23c0      	movs	r3, #192	@ 0xc0
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022c2:	2312      	movs	r3, #18
 80022c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022ce:	2304      	movs	r3, #4
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	480c      	ldr	r0, [pc, #48]	@ (800230c <HAL_I2C_MspInit+0x8c>)
 80022da:	f001 fbeb 	bl	8003ab4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	4b09      	ldr	r3, [pc, #36]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	4a08      	ldr	r2, [pc, #32]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ee:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_I2C_MspInit+0x88>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80022fa:	bf00      	nop
 80022fc:	3728      	adds	r7, #40	@ 0x28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40005400 	.word	0x40005400
 8002308:	40023800 	.word	0x40023800
 800230c:	40020400 	.word	0x40020400

08002310 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	4603      	mov	r3, r0
 8002318:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800231a:	4a04      	ldr	r2, [pc, #16]	@ (800232c <LCD_WR_REG+0x1c>)
 800231c:	88fb      	ldrh	r3, [r7, #6]
 800231e:	8013      	strh	r3, [r2, #0]
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	600ffffe 	.word	0x600ffffe

08002330 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800233a:	4a04      	ldr	r2, [pc, #16]	@ (800234c <LCD_WR_DATA+0x1c>)
 800233c:	88fb      	ldrh	r3, [r7, #6]
 800233e:	8053      	strh	r3, [r2, #2]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	600ffffe 	.word	0x600ffffe

08002350 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <LCD_RD_DATA+0x20>)
 8002358:	885b      	ldrh	r3, [r3, #2]
 800235a:	b29b      	uxth	r3, r3
 800235c:	80fb      	strh	r3, [r7, #6]
	return ram;
 800235e:	88fb      	ldrh	r3, [r7, #6]
 8002360:	b29b      	uxth	r3, r3
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	600ffffe 	.word	0x600ffffe

08002374 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8002374:	b590      	push	{r4, r7, lr}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4604      	mov	r4, r0
 800237c:	4608      	mov	r0, r1
 800237e:	4611      	mov	r1, r2
 8002380:	461a      	mov	r2, r3
 8002382:	4623      	mov	r3, r4
 8002384:	80fb      	strh	r3, [r7, #6]
 8002386:	4603      	mov	r3, r0
 8002388:	80bb      	strh	r3, [r7, #4]
 800238a:	460b      	mov	r3, r1
 800238c:	807b      	strh	r3, [r7, #2]
 800238e:	4613      	mov	r3, r2
 8002390:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8002392:	202a      	movs	r0, #42	@ 0x2a
 8002394:	f7ff ffbc 	bl	8002310 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	0a1b      	lsrs	r3, r3, #8
 800239c:	b29b      	uxth	r3, r3
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ffc6 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80023a4:	88fb      	ldrh	r3, [r7, #6]
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ffc0 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80023b0:	887b      	ldrh	r3, [r7, #2]
 80023b2:	0a1b      	lsrs	r3, r3, #8
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ffba 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff ffb4 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80023c8:	202b      	movs	r0, #43	@ 0x2b
 80023ca:	f7ff ffa1 	bl	8002310 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80023ce:	88bb      	ldrh	r3, [r7, #4]
 80023d0:	0a1b      	lsrs	r3, r3, #8
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ffab 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80023da:	88bb      	ldrh	r3, [r7, #4]
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff ffa5 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 80023e6:	883b      	ldrh	r3, [r7, #0]
 80023e8:	0a1b      	lsrs	r3, r3, #8
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff9f 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 80023f2:	883b      	ldrh	r3, [r7, #0]
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff ff99 	bl	8002330 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 80023fe:	202c      	movs	r0, #44	@ 0x2c
 8002400:	f7ff ff86 	bl	8002310 <LCD_WR_REG>
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	bd90      	pop	{r4, r7, pc}

0800240c <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8002416:	88fb      	ldrh	r3, [r7, #6]
 8002418:	0a1b      	lsrs	r3, r3, #8
 800241a:	b29b      	uxth	r3, r3
 800241c:	b2db      	uxtb	r3, r3
 800241e:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8002420:	88fb      	ldrh	r3, [r7, #6]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8002426:	4b15      	ldr	r3, [pc, #84]	@ (800247c <lcd_Clear+0x70>)
 8002428:	881b      	ldrh	r3, [r3, #0]
 800242a:	3b01      	subs	r3, #1
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b13      	ldr	r3, [pc, #76]	@ (800247c <lcd_Clear+0x70>)
 8002430:	885b      	ldrh	r3, [r3, #2]
 8002432:	3b01      	subs	r3, #1
 8002434:	b29b      	uxth	r3, r3
 8002436:	2100      	movs	r1, #0
 8002438:	2000      	movs	r0, #0
 800243a:	f7ff ff9b 	bl	8002374 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 800243e:	2300      	movs	r3, #0
 8002440:	81fb      	strh	r3, [r7, #14]
 8002442:	e011      	b.n	8002468 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8002444:	2300      	movs	r3, #0
 8002446:	81bb      	strh	r3, [r7, #12]
 8002448:	e006      	b.n	8002458 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff6f 	bl	8002330 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8002452:	89bb      	ldrh	r3, [r7, #12]
 8002454:	3301      	adds	r3, #1
 8002456:	81bb      	strh	r3, [r7, #12]
 8002458:	4b08      	ldr	r3, [pc, #32]	@ (800247c <lcd_Clear+0x70>)
 800245a:	885b      	ldrh	r3, [r3, #2]
 800245c:	89ba      	ldrh	r2, [r7, #12]
 800245e:	429a      	cmp	r2, r3
 8002460:	d3f3      	bcc.n	800244a <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8002462:	89fb      	ldrh	r3, [r7, #14]
 8002464:	3301      	adds	r3, #1
 8002466:	81fb      	strh	r3, [r7, #14]
 8002468:	4b04      	ldr	r3, [pc, #16]	@ (800247c <lcd_Clear+0x70>)
 800246a:	881b      	ldrh	r3, [r3, #0]
 800246c:	89fa      	ldrh	r2, [r7, #14]
 800246e:	429a      	cmp	r2, r3
 8002470:	d3e8      	bcc.n	8002444 <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8002472:	bf00      	nop
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	200001e0 	.word	0x200001e0

08002480 <lcd_Fill>:

void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8002480:	b590      	push	{r4, r7, lr}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	4604      	mov	r4, r0
 8002488:	4608      	mov	r0, r1
 800248a:	4611      	mov	r1, r2
 800248c:	461a      	mov	r2, r3
 800248e:	4623      	mov	r3, r4
 8002490:	80fb      	strh	r3, [r7, #6]
 8002492:	4603      	mov	r3, r0
 8002494:	80bb      	strh	r3, [r7, #4]
 8002496:	460b      	mov	r3, r1
 8002498:	807b      	strh	r3, [r7, #2]
 800249a:	4613      	mov	r3, r2
 800249c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 800249e:	887b      	ldrh	r3, [r7, #2]
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	883b      	ldrh	r3, [r7, #0]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	88b9      	ldrh	r1, [r7, #4]
 80024ac:	88f8      	ldrh	r0, [r7, #6]
 80024ae:	f7ff ff61 	bl	8002374 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80024b2:	88bb      	ldrh	r3, [r7, #4]
 80024b4:	81fb      	strh	r3, [r7, #14]
 80024b6:	e010      	b.n	80024da <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80024b8:	88fb      	ldrh	r3, [r7, #6]
 80024ba:	81bb      	strh	r3, [r7, #12]
 80024bc:	e006      	b.n	80024cc <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80024be:	8c3b      	ldrh	r3, [r7, #32]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff35 	bl	8002330 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80024c6:	89bb      	ldrh	r3, [r7, #12]
 80024c8:	3301      	adds	r3, #1
 80024ca:	81bb      	strh	r3, [r7, #12]
 80024cc:	89ba      	ldrh	r2, [r7, #12]
 80024ce:	887b      	ldrh	r3, [r7, #2]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d3f4      	bcc.n	80024be <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80024d4:	89fb      	ldrh	r3, [r7, #14]
 80024d6:	3301      	adds	r3, #1
 80024d8:	81fb      	strh	r3, [r7, #14]
 80024da:	89fa      	ldrh	r2, [r7, #14]
 80024dc:	883b      	ldrh	r3, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d3ea      	bcc.n	80024b8 <lcd_Fill+0x38>
		}
	}
}
 80024e2:	bf00      	nop
 80024e4:	bf00      	nop
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd90      	pop	{r4, r7, pc}

080024ec <lcd_DrawPoint>:

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	80fb      	strh	r3, [r7, #6]
 80024f6:	460b      	mov	r3, r1
 80024f8:	80bb      	strh	r3, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 80024fe:	88bb      	ldrh	r3, [r7, #4]
 8002500:	88fa      	ldrh	r2, [r7, #6]
 8002502:	88b9      	ldrh	r1, [r7, #4]
 8002504:	88f8      	ldrh	r0, [r7, #6]
 8002506:	f7ff ff35 	bl	8002374 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800250a:	887b      	ldrh	r3, [r7, #2]
 800250c:	4618      	mov	r0, r3
 800250e:	f7ff ff0f 	bl	8002330 <LCD_WR_DATA>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
 8002522:	4604      	mov	r4, r0
 8002524:	4608      	mov	r0, r1
 8002526:	4611      	mov	r1, r2
 8002528:	461a      	mov	r2, r3
 800252a:	4623      	mov	r3, r4
 800252c:	80fb      	strh	r3, [r7, #6]
 800252e:	4603      	mov	r3, r0
 8002530:	80bb      	strh	r3, [r7, #4]
 8002532:	460b      	mov	r3, r1
 8002534:	70fb      	strb	r3, [r7, #3]
 8002536:	4613      	mov	r3, r2
 8002538:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800253a:	2300      	movs	r3, #0
 800253c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800253e:	88fb      	ldrh	r3, [r7, #6]
 8002540:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8002542:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002546:	085b      	lsrs	r3, r3, #1
 8002548:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	08db      	lsrs	r3, r3, #3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	b2db      	uxtb	r3, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	bf14      	ite	ne
 800255e:	2301      	movne	r3, #1
 8002560:	2300      	moveq	r3, #0
 8002562:	b2db      	uxtb	r3, r3
 8002564:	4413      	add	r3, r2
 8002566:	b29a      	uxth	r2, r3
 8002568:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800256c:	b29b      	uxth	r3, r3
 800256e:	fb12 f303 	smulbb	r3, r2, r3
 8002572:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8002574:	78fb      	ldrb	r3, [r7, #3]
 8002576:	3b20      	subs	r3, #32
 8002578:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	b29a      	uxth	r2, r3
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	4413      	add	r3, r2
 8002582:	b29b      	uxth	r3, r3
 8002584:	3b01      	subs	r3, #1
 8002586:	b29c      	uxth	r4, r3
 8002588:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800258c:	b29a      	uxth	r2, r3
 800258e:	88bb      	ldrh	r3, [r7, #4]
 8002590:	4413      	add	r3, r2
 8002592:	b29b      	uxth	r3, r3
 8002594:	3b01      	subs	r3, #1
 8002596:	b29b      	uxth	r3, r3
 8002598:	88b9      	ldrh	r1, [r7, #4]
 800259a:	88f8      	ldrh	r0, [r7, #6]
 800259c:	4622      	mov	r2, r4
 800259e:	f7ff fee9 	bl	8002374 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80025a2:	2300      	movs	r3, #0
 80025a4:	827b      	strh	r3, [r7, #18]
 80025a6:	e07a      	b.n	800269e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80025a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025ac:	2b0c      	cmp	r3, #12
 80025ae:	d028      	beq.n	8002602 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 80025b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025b4:	2b10      	cmp	r3, #16
 80025b6:	d108      	bne.n	80025ca <lcd_ShowChar+0xae>
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	8a7b      	ldrh	r3, [r7, #18]
 80025bc:	493c      	ldr	r1, [pc, #240]	@ (80026b0 <lcd_ShowChar+0x194>)
 80025be:	0112      	lsls	r2, r2, #4
 80025c0:	440a      	add	r2, r1
 80025c2:	4413      	add	r3, r2
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	75fb      	strb	r3, [r7, #23]
 80025c8:	e01b      	b.n	8002602 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 80025ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025ce:	2b18      	cmp	r3, #24
 80025d0:	d10b      	bne.n	80025ea <lcd_ShowChar+0xce>
 80025d2:	78fa      	ldrb	r2, [r7, #3]
 80025d4:	8a79      	ldrh	r1, [r7, #18]
 80025d6:	4837      	ldr	r0, [pc, #220]	@ (80026b4 <lcd_ShowChar+0x198>)
 80025d8:	4613      	mov	r3, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	4413      	add	r3, r2
 80025de:	011b      	lsls	r3, r3, #4
 80025e0:	4403      	add	r3, r0
 80025e2:	440b      	add	r3, r1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	75fb      	strb	r3, [r7, #23]
 80025e8:	e00b      	b.n	8002602 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 80025ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	d15a      	bne.n	80026a8 <lcd_ShowChar+0x18c>
 80025f2:	78fa      	ldrb	r2, [r7, #3]
 80025f4:	8a7b      	ldrh	r3, [r7, #18]
 80025f6:	4930      	ldr	r1, [pc, #192]	@ (80026b8 <lcd_ShowChar+0x19c>)
 80025f8:	0192      	lsls	r2, r2, #6
 80025fa:	440a      	add	r2, r1
 80025fc:	4413      	add	r3, r2
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8002602:	2300      	movs	r3, #0
 8002604:	75bb      	strb	r3, [r7, #22]
 8002606:	e044      	b.n	8002692 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8002608:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800260c:	2b00      	cmp	r3, #0
 800260e:	d120      	bne.n	8002652 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8002610:	7dfa      	ldrb	r2, [r7, #23]
 8002612:	7dbb      	ldrb	r3, [r7, #22]
 8002614:	fa42 f303 	asr.w	r3, r2, r3
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d004      	beq.n	800262a <lcd_ShowChar+0x10e>
 8002620:	883b      	ldrh	r3, [r7, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fe84 	bl	8002330 <LCD_WR_DATA>
 8002628:	e003      	b.n	8002632 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 800262a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fe7f 	bl	8002330 <LCD_WR_DATA>
				m++;
 8002632:	7d7b      	ldrb	r3, [r7, #21]
 8002634:	3301      	adds	r3, #1
 8002636:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8002638:	7d7b      	ldrb	r3, [r7, #21]
 800263a:	7bfa      	ldrb	r2, [r7, #15]
 800263c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002640:	fb01 f202 	mul.w	r2, r1, r2
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	b2db      	uxtb	r3, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	d11f      	bne.n	800268c <lcd_ShowChar+0x170>
				{
					m=0;
 800264c:	2300      	movs	r3, #0
 800264e:	757b      	strb	r3, [r7, #21]
					break;
 8002650:	e022      	b.n	8002698 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8002652:	7dfa      	ldrb	r2, [r7, #23]
 8002654:	7dbb      	ldrb	r3, [r7, #22]
 8002656:	fa42 f303 	asr.w	r3, r2, r3
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d005      	beq.n	800266e <lcd_ShowChar+0x152>
 8002662:	883a      	ldrh	r2, [r7, #0]
 8002664:	88b9      	ldrh	r1, [r7, #4]
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff3f 	bl	80024ec <lcd_DrawPoint>
				x++;
 800266e:	88fb      	ldrh	r3, [r7, #6]
 8002670:	3301      	adds	r3, #1
 8002672:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8002674:	88fa      	ldrh	r2, [r7, #6]
 8002676:	8a3b      	ldrh	r3, [r7, #16]
 8002678:	1ad2      	subs	r2, r2, r3
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	429a      	cmp	r2, r3
 800267e:	d105      	bne.n	800268c <lcd_ShowChar+0x170>
				{
					x=x0;
 8002680:	8a3b      	ldrh	r3, [r7, #16]
 8002682:	80fb      	strh	r3, [r7, #6]
					y++;
 8002684:	88bb      	ldrh	r3, [r7, #4]
 8002686:	3301      	adds	r3, #1
 8002688:	80bb      	strh	r3, [r7, #4]
					break;
 800268a:	e005      	b.n	8002698 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 800268c:	7dbb      	ldrb	r3, [r7, #22]
 800268e:	3301      	adds	r3, #1
 8002690:	75bb      	strb	r3, [r7, #22]
 8002692:	7dbb      	ldrb	r3, [r7, #22]
 8002694:	2b07      	cmp	r3, #7
 8002696:	d9b7      	bls.n	8002608 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8002698:	8a7b      	ldrh	r3, [r7, #18]
 800269a:	3301      	adds	r3, #1
 800269c:	827b      	strh	r3, [r7, #18]
 800269e:	8a7a      	ldrh	r2, [r7, #18]
 80026a0:	89bb      	ldrh	r3, [r7, #12]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d380      	bcc.n	80025a8 <lcd_ShowChar+0x8c>
 80026a6:	e000      	b.n	80026aa <lcd_ShowChar+0x18e>
		else return;
 80026a8:	bf00      	nop
				}
			}
		}
	}
}
 80026aa:	371c      	adds	r7, #28
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd90      	pop	{r4, r7, pc}
 80026b0:	08008fc0 	.word	0x08008fc0
 80026b4:	080095b0 	.word	0x080095b0
 80026b8:	0800a780 	.word	0x0800a780

080026bc <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	460a      	mov	r2, r1
 80026c6:	71fb      	strb	r3, [r7, #7]
 80026c8:	4613      	mov	r3, r2
 80026ca:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 80026cc:	2301      	movs	r3, #1
 80026ce:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 80026d0:	e004      	b.n	80026dc <mypow+0x20>
 80026d2:	79fa      	ldrb	r2, [r7, #7]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	fb02 f303 	mul.w	r3, r2, r3
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	79bb      	ldrb	r3, [r7, #6]
 80026de:	1e5a      	subs	r2, r3, #1
 80026e0:	71ba      	strb	r2, [r7, #6]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f5      	bne.n	80026d2 <mypow+0x16>
	return result;
 80026e6:	68fb      	ldr	r3, [r7, #12]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 80026f4:	b590      	push	{r4, r7, lr}
 80026f6:	b089      	sub	sp, #36	@ 0x24
 80026f8:	af04      	add	r7, sp, #16
 80026fa:	4604      	mov	r4, r0
 80026fc:	4608      	mov	r0, r1
 80026fe:	4611      	mov	r1, r2
 8002700:	461a      	mov	r2, r3
 8002702:	4623      	mov	r3, r4
 8002704:	80fb      	strh	r3, [r7, #6]
 8002706:	4603      	mov	r3, r0
 8002708:	80bb      	strh	r3, [r7, #4]
 800270a:	460b      	mov	r3, r1
 800270c:	807b      	strh	r3, [r7, #2]
 800270e:	4613      	mov	r3, r2
 8002710:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8002712:	2300      	movs	r3, #0
 8002714:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8002716:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800271a:	085b      	lsrs	r3, r3, #1
 800271c:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 800271e:	2300      	movs	r3, #0
 8002720:	73fb      	strb	r3, [r7, #15]
 8002722:	e059      	b.n	80027d8 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8002724:	887c      	ldrh	r4, [r7, #2]
 8002726:	787a      	ldrb	r2, [r7, #1]
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	3b01      	subs	r3, #1
 8002730:	b2db      	uxtb	r3, r3
 8002732:	4619      	mov	r1, r3
 8002734:	200a      	movs	r0, #10
 8002736:	f7ff ffc1 	bl	80026bc <mypow>
 800273a:	4603      	mov	r3, r0
 800273c:	fbb4 f1f3 	udiv	r1, r4, r3
 8002740:	4b2a      	ldr	r3, [pc, #168]	@ (80027ec <lcd_ShowIntNum+0xf8>)
 8002742:	fba3 2301 	umull	r2, r3, r3, r1
 8002746:	08da      	lsrs	r2, r3, #3
 8002748:	4613      	mov	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	1aca      	subs	r2, r1, r3
 8002752:	4613      	mov	r3, r2
 8002754:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8002756:	7bbb      	ldrb	r3, [r7, #14]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d121      	bne.n	80027a0 <lcd_ShowIntNum+0xac>
 800275c:	7bfa      	ldrb	r2, [r7, #15]
 800275e:	787b      	ldrb	r3, [r7, #1]
 8002760:	3b01      	subs	r3, #1
 8002762:	429a      	cmp	r2, r3
 8002764:	da1c      	bge.n	80027a0 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8002766:	7b3b      	ldrb	r3, [r7, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d117      	bne.n	800279c <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,'0',fc,bc,sizey,0);
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	b29a      	uxth	r2, r3
 8002770:	7b7b      	ldrb	r3, [r7, #13]
 8002772:	b29b      	uxth	r3, r3
 8002774:	fb12 f303 	smulbb	r3, r2, r3
 8002778:	b29a      	uxth	r2, r3
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	4413      	add	r3, r2
 800277e:	b298      	uxth	r0, r3
 8002780:	8c3a      	ldrh	r2, [r7, #32]
 8002782:	88b9      	ldrh	r1, [r7, #4]
 8002784:	2300      	movs	r3, #0
 8002786:	9302      	str	r3, [sp, #8]
 8002788:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800278c:	9301      	str	r3, [sp, #4]
 800278e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	4613      	mov	r3, r2
 8002794:	2230      	movs	r2, #48	@ 0x30
 8002796:	f7ff fec1 	bl	800251c <lcd_ShowChar>
				continue;
 800279a:	e01a      	b.n	80027d2 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 800279c:	2301      	movs	r3, #1
 800279e:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	7b7b      	ldrb	r3, [r7, #13]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	fb12 f303 	smulbb	r3, r2, r3
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	4413      	add	r3, r2
 80027b2:	b298      	uxth	r0, r3
 80027b4:	7b3b      	ldrb	r3, [r7, #12]
 80027b6:	3330      	adds	r3, #48	@ 0x30
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	8c3c      	ldrh	r4, [r7, #32]
 80027bc:	88b9      	ldrh	r1, [r7, #4]
 80027be:	2300      	movs	r3, #0
 80027c0:	9302      	str	r3, [sp, #8]
 80027c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80027c6:	9301      	str	r3, [sp, #4]
 80027c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80027ca:	9300      	str	r3, [sp, #0]
 80027cc:	4623      	mov	r3, r4
 80027ce:	f7ff fea5 	bl	800251c <lcd_ShowChar>
	for(t=0;t<len;t++)
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	3301      	adds	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	787b      	ldrb	r3, [r7, #1]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d3a1      	bcc.n	8002724 <lcd_ShowIntNum+0x30>
	}
}
 80027e0:	bf00      	nop
 80027e2:	bf00      	nop
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd90      	pop	{r4, r7, pc}
 80027ea:	bf00      	nop
 80027ec:	cccccccd 	.word	0xcccccccd

080027f0 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <lcd_SetDir+0x40>)
 8002808:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800280c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800280e:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <lcd_SetDir+0x40>)
 8002810:	22f0      	movs	r2, #240	@ 0xf0
 8002812:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002814:	e006      	b.n	8002824 <lcd_SetDir+0x34>
		lcddev.width=240;
 8002816:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <lcd_SetDir+0x40>)
 8002818:	22f0      	movs	r2, #240	@ 0xf0
 800281a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800281c:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <lcd_SetDir+0x40>)
 800281e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002822:	805a      	strh	r2, [r3, #2]
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	200001e0 	.word	0x200001e0

08002834 <lcd_init>:


void lcd_init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002838:	2200      	movs	r2, #0
 800283a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800283e:	48aa      	ldr	r0, [pc, #680]	@ (8002ae8 <lcd_init+0x2b4>)
 8002840:	f001 fad4 	bl	8003dec <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002844:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002848:	f000 ff6c 	bl	8003724 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800284c:	2201      	movs	r2, #1
 800284e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002852:	48a5      	ldr	r0, [pc, #660]	@ (8002ae8 <lcd_init+0x2b4>)
 8002854:	f001 faca 	bl	8003dec <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002858:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800285c:	f000 ff62 	bl	8003724 <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8002860:	2000      	movs	r0, #0
 8002862:	f7ff ffc5 	bl	80027f0 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8002866:	20d3      	movs	r0, #211	@ 0xd3
 8002868:	f7ff fd52 	bl	8002310 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800286c:	f7ff fd70 	bl	8002350 <LCD_RD_DATA>
 8002870:	4603      	mov	r3, r0
 8002872:	461a      	mov	r2, r3
 8002874:	4b9d      	ldr	r3, [pc, #628]	@ (8002aec <lcd_init+0x2b8>)
 8002876:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002878:	f7ff fd6a 	bl	8002350 <LCD_RD_DATA>
 800287c:	4603      	mov	r3, r0
 800287e:	461a      	mov	r2, r3
 8002880:	4b9a      	ldr	r3, [pc, #616]	@ (8002aec <lcd_init+0x2b8>)
 8002882:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002884:	f7ff fd64 	bl	8002350 <LCD_RD_DATA>
 8002888:	4603      	mov	r3, r0
 800288a:	461a      	mov	r2, r3
 800288c:	4b97      	ldr	r3, [pc, #604]	@ (8002aec <lcd_init+0x2b8>)
 800288e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8002890:	4b96      	ldr	r3, [pc, #600]	@ (8002aec <lcd_init+0x2b8>)
 8002892:	889b      	ldrh	r3, [r3, #4]
 8002894:	021b      	lsls	r3, r3, #8
 8002896:	b29a      	uxth	r2, r3
 8002898:	4b94      	ldr	r3, [pc, #592]	@ (8002aec <lcd_init+0x2b8>)
 800289a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800289c:	f7ff fd58 	bl	8002350 <LCD_RD_DATA>
 80028a0:	4603      	mov	r3, r0
 80028a2:	461a      	mov	r2, r3
 80028a4:	4b91      	ldr	r3, [pc, #580]	@ (8002aec <lcd_init+0x2b8>)
 80028a6:	889b      	ldrh	r3, [r3, #4]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	4b8f      	ldr	r3, [pc, #572]	@ (8002aec <lcd_init+0x2b8>)
 80028ae:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80028b0:	20cf      	movs	r0, #207	@ 0xcf
 80028b2:	f7ff fd2d 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80028b6:	2000      	movs	r0, #0
 80028b8:	f7ff fd3a 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80028bc:	20c1      	movs	r0, #193	@ 0xc1
 80028be:	f7ff fd37 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80028c2:	2030      	movs	r0, #48	@ 0x30
 80028c4:	f7ff fd34 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80028c8:	20ed      	movs	r0, #237	@ 0xed
 80028ca:	f7ff fd21 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80028ce:	2064      	movs	r0, #100	@ 0x64
 80028d0:	f7ff fd2e 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80028d4:	2003      	movs	r0, #3
 80028d6:	f7ff fd2b 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80028da:	2012      	movs	r0, #18
 80028dc:	f7ff fd28 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80028e0:	2081      	movs	r0, #129	@ 0x81
 80028e2:	f7ff fd25 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80028e6:	20e8      	movs	r0, #232	@ 0xe8
 80028e8:	f7ff fd12 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80028ec:	2085      	movs	r0, #133	@ 0x85
 80028ee:	f7ff fd1f 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80028f2:	2010      	movs	r0, #16
 80028f4:	f7ff fd1c 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80028f8:	207a      	movs	r0, #122	@ 0x7a
 80028fa:	f7ff fd19 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80028fe:	20cb      	movs	r0, #203	@ 0xcb
 8002900:	f7ff fd06 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002904:	2039      	movs	r0, #57	@ 0x39
 8002906:	f7ff fd13 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800290a:	202c      	movs	r0, #44	@ 0x2c
 800290c:	f7ff fd10 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002910:	2000      	movs	r0, #0
 8002912:	f7ff fd0d 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002916:	2034      	movs	r0, #52	@ 0x34
 8002918:	f7ff fd0a 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800291c:	2002      	movs	r0, #2
 800291e:	f7ff fd07 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002922:	20f7      	movs	r0, #247	@ 0xf7
 8002924:	f7ff fcf4 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002928:	2020      	movs	r0, #32
 800292a:	f7ff fd01 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800292e:	20ea      	movs	r0, #234	@ 0xea
 8002930:	f7ff fcee 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002934:	2000      	movs	r0, #0
 8002936:	f7ff fcfb 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800293a:	2000      	movs	r0, #0
 800293c:	f7ff fcf8 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002940:	20c0      	movs	r0, #192	@ 0xc0
 8002942:	f7ff fce5 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002946:	201b      	movs	r0, #27
 8002948:	f7ff fcf2 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800294c:	20c1      	movs	r0, #193	@ 0xc1
 800294e:	f7ff fcdf 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002952:	2001      	movs	r0, #1
 8002954:	f7ff fcec 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002958:	20c5      	movs	r0, #197	@ 0xc5
 800295a:	f7ff fcd9 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800295e:	2030      	movs	r0, #48	@ 0x30
 8002960:	f7ff fce6 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002964:	2030      	movs	r0, #48	@ 0x30
 8002966:	f7ff fce3 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800296a:	20c7      	movs	r0, #199	@ 0xc7
 800296c:	f7ff fcd0 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002970:	20b7      	movs	r0, #183	@ 0xb7
 8002972:	f7ff fcdd 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002976:	2036      	movs	r0, #54	@ 0x36
 8002978:	f7ff fcca 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 800297c:	2008      	movs	r0, #8
 800297e:	f7ff fcd7 	bl	8002330 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8002982:	203a      	movs	r0, #58	@ 0x3a
 8002984:	f7ff fcc4 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002988:	2055      	movs	r0, #85	@ 0x55
 800298a:	f7ff fcd1 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800298e:	20b1      	movs	r0, #177	@ 0xb1
 8002990:	f7ff fcbe 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002994:	2000      	movs	r0, #0
 8002996:	f7ff fccb 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800299a:	201a      	movs	r0, #26
 800299c:	f7ff fcc8 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80029a0:	20b6      	movs	r0, #182	@ 0xb6
 80029a2:	f7ff fcb5 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80029a6:	200a      	movs	r0, #10
 80029a8:	f7ff fcc2 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80029ac:	20a2      	movs	r0, #162	@ 0xa2
 80029ae:	f7ff fcbf 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80029b2:	20f2      	movs	r0, #242	@ 0xf2
 80029b4:	f7ff fcac 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80029b8:	2000      	movs	r0, #0
 80029ba:	f7ff fcb9 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80029be:	2026      	movs	r0, #38	@ 0x26
 80029c0:	f7ff fca6 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80029c4:	2001      	movs	r0, #1
 80029c6:	f7ff fcb3 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80029ca:	20e0      	movs	r0, #224	@ 0xe0
 80029cc:	f7ff fca0 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80029d0:	200f      	movs	r0, #15
 80029d2:	f7ff fcad 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80029d6:	202a      	movs	r0, #42	@ 0x2a
 80029d8:	f7ff fcaa 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80029dc:	2028      	movs	r0, #40	@ 0x28
 80029de:	f7ff fca7 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80029e2:	2008      	movs	r0, #8
 80029e4:	f7ff fca4 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80029e8:	200e      	movs	r0, #14
 80029ea:	f7ff fca1 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80029ee:	2008      	movs	r0, #8
 80029f0:	f7ff fc9e 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80029f4:	2054      	movs	r0, #84	@ 0x54
 80029f6:	f7ff fc9b 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80029fa:	20a9      	movs	r0, #169	@ 0xa9
 80029fc:	f7ff fc98 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002a00:	2043      	movs	r0, #67	@ 0x43
 8002a02:	f7ff fc95 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002a06:	200a      	movs	r0, #10
 8002a08:	f7ff fc92 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002a0c:	200f      	movs	r0, #15
 8002a0e:	f7ff fc8f 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff fc8c 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002a18:	2000      	movs	r0, #0
 8002a1a:	f7ff fc89 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002a1e:	2000      	movs	r0, #0
 8002a20:	f7ff fc86 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002a24:	2000      	movs	r0, #0
 8002a26:	f7ff fc83 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8002a2a:	20e1      	movs	r0, #225	@ 0xe1
 8002a2c:	f7ff fc70 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002a30:	2000      	movs	r0, #0
 8002a32:	f7ff fc7d 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002a36:	2015      	movs	r0, #21
 8002a38:	f7ff fc7a 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002a3c:	2017      	movs	r0, #23
 8002a3e:	f7ff fc77 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002a42:	2007      	movs	r0, #7
 8002a44:	f7ff fc74 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002a48:	2011      	movs	r0, #17
 8002a4a:	f7ff fc71 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002a4e:	2006      	movs	r0, #6
 8002a50:	f7ff fc6e 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002a54:	202b      	movs	r0, #43	@ 0x2b
 8002a56:	f7ff fc6b 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002a5a:	2056      	movs	r0, #86	@ 0x56
 8002a5c:	f7ff fc68 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002a60:	203c      	movs	r0, #60	@ 0x3c
 8002a62:	f7ff fc65 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002a66:	2005      	movs	r0, #5
 8002a68:	f7ff fc62 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002a6c:	2010      	movs	r0, #16
 8002a6e:	f7ff fc5f 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002a72:	200f      	movs	r0, #15
 8002a74:	f7ff fc5c 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002a78:	203f      	movs	r0, #63	@ 0x3f
 8002a7a:	f7ff fc59 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002a7e:	203f      	movs	r0, #63	@ 0x3f
 8002a80:	f7ff fc56 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002a84:	200f      	movs	r0, #15
 8002a86:	f7ff fc53 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8002a8a:	202b      	movs	r0, #43	@ 0x2b
 8002a8c:	f7ff fc40 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002a90:	2000      	movs	r0, #0
 8002a92:	f7ff fc4d 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002a96:	2000      	movs	r0, #0
 8002a98:	f7ff fc4a 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002a9c:	2001      	movs	r0, #1
 8002a9e:	f7ff fc47 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002aa2:	203f      	movs	r0, #63	@ 0x3f
 8002aa4:	f7ff fc44 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002aa8:	202a      	movs	r0, #42	@ 0x2a
 8002aaa:	f7ff fc31 	bl	8002310 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002aae:	2000      	movs	r0, #0
 8002ab0:	f7ff fc3e 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f7ff fc3b 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002aba:	2000      	movs	r0, #0
 8002abc:	f7ff fc38 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002ac0:	20ef      	movs	r0, #239	@ 0xef
 8002ac2:	f7ff fc35 	bl	8002330 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002ac6:	2011      	movs	r0, #17
 8002ac8:	f7ff fc22 	bl	8002310 <LCD_WR_REG>
	HAL_Delay(120);
 8002acc:	2078      	movs	r0, #120	@ 0x78
 8002ace:	f000 fe29 	bl	8003724 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8002ad2:	2029      	movs	r0, #41	@ 0x29
 8002ad4:	f7ff fc1c 	bl	8002310 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002ade:	4804      	ldr	r0, [pc, #16]	@ (8002af0 <lcd_init+0x2bc>)
 8002ae0:	f001 f984 	bl	8003dec <HAL_GPIO_WritePin>
}
 8002ae4:	bf00      	nop
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40020800 	.word	0x40020800
 8002aec:	200001e0 	.word	0x200001e0
 8002af0:	40020000 	.word	0x40020000

08002af4 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b08b      	sub	sp, #44	@ 0x2c
 8002af8:	af04      	add	r7, sp, #16
 8002afa:	60ba      	str	r2, [r7, #8]
 8002afc:	461a      	mov	r2, r3
 8002afe:	4603      	mov	r3, r0
 8002b00:	81fb      	strh	r3, [r7, #14]
 8002b02:	460b      	mov	r3, r1
 8002b04:	81bb      	strh	r3, [r7, #12]
 8002b06:	4613      	mov	r3, r2
 8002b08:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8002b0a:	89fb      	ldrh	r3, [r7, #14]
 8002b0c:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002b12:	e048      	b.n	8002ba6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002b14:	7dfb      	ldrb	r3, [r7, #23]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d145      	bne.n	8002ba6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002b1a:	89fa      	ldrh	r2, [r7, #14]
 8002b1c:	4b26      	ldr	r3, [pc, #152]	@ (8002bb8 <lcd_ShowStr+0xc4>)
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	4619      	mov	r1, r3
 8002b22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b26:	085b      	lsrs	r3, r3, #1
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	1acb      	subs	r3, r1, r3
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	dc3f      	bgt.n	8002bb0 <lcd_ShowStr+0xbc>
 8002b30:	89ba      	ldrh	r2, [r7, #12]
 8002b32:	4b21      	ldr	r3, [pc, #132]	@ (8002bb8 <lcd_ShowStr+0xc4>)
 8002b34:	885b      	ldrh	r3, [r3, #2]
 8002b36:	4619      	mov	r1, r3
 8002b38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b3c:	1acb      	subs	r3, r1, r3
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	dc36      	bgt.n	8002bb0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b80      	cmp	r3, #128	@ 0x80
 8002b48:	d902      	bls.n	8002b50 <lcd_ShowStr+0x5c>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	75fb      	strb	r3, [r7, #23]
 8002b4e:	e02a      	b.n	8002ba6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b0d      	cmp	r3, #13
 8002b56:	d10b      	bne.n	8002b70 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002b58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	89bb      	ldrh	r3, [r7, #12]
 8002b60:	4413      	add	r3, r2
 8002b62:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002b64:	8abb      	ldrh	r3, [r7, #20]
 8002b66:	81fb      	strh	r3, [r7, #14]
					str++;
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	e017      	b.n	8002ba0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	88fc      	ldrh	r4, [r7, #6]
 8002b76:	89b9      	ldrh	r1, [r7, #12]
 8002b78:	89f8      	ldrh	r0, [r7, #14]
 8002b7a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b7e:	9302      	str	r3, [sp, #8]
 8002b80:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b84:	9301      	str	r3, [sp, #4]
 8002b86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	4623      	mov	r3, r4
 8002b8c:	f7ff fcc6 	bl	800251c <lcd_ShowChar>
					x+=sizey/2;
 8002b90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b94:	085b      	lsrs	r3, r3, #1
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	89fb      	ldrh	r3, [r7, #14]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1b2      	bne.n	8002b14 <lcd_ShowStr+0x20>
 8002bae:	e000      	b.n	8002bb2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002bb0:	bf00      	nop
			}
		}
	}
}
 8002bb2:	371c      	adds	r7, #28
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd90      	pop	{r4, r7, pc}
 8002bb8:	200001e0 	.word	0x200001e0

08002bbc <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	2140      	movs	r1, #64	@ 0x40
 8002bc4:	4802      	ldr	r0, [pc, #8]	@ (8002bd0 <led7_init+0x14>)
 8002bc6:	f001 f911 	bl	8003dec <HAL_GPIO_WritePin>
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40021800 	.word	0x40021800

08002bd4 <led7_Scan>:

void led7_Scan(){
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002bd8:	4b3f      	ldr	r3, [pc, #252]	@ (8002cd8 <led7_Scan+0x104>)
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd8 <led7_Scan+0x104>)
 8002be2:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002be4:	4b3d      	ldr	r3, [pc, #244]	@ (8002cdc <led7_Scan+0x108>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a3d      	ldr	r2, [pc, #244]	@ (8002ce0 <led7_Scan+0x10c>)
 8002bea:	5cd3      	ldrb	r3, [r2, r3]
 8002bec:	b21b      	sxth	r3, r3
 8002bee:	021b      	lsls	r3, r3, #8
 8002bf0:	b21a      	sxth	r2, r3
 8002bf2:	4b39      	ldr	r3, [pc, #228]	@ (8002cd8 <led7_Scan+0x104>)
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	b21b      	sxth	r3, r3
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	b21b      	sxth	r3, r3
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	4b36      	ldr	r3, [pc, #216]	@ (8002cd8 <led7_Scan+0x104>)
 8002c00:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002c02:	4b36      	ldr	r3, [pc, #216]	@ (8002cdc <led7_Scan+0x108>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	d846      	bhi.n	8002c98 <led7_Scan+0xc4>
 8002c0a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c10 <led7_Scan+0x3c>)
 8002c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c10:	08002c21 	.word	0x08002c21
 8002c14:	08002c3f 	.word	0x08002c3f
 8002c18:	08002c5d 	.word	0x08002c5d
 8002c1c:	08002c7b 	.word	0x08002c7b
	case 0:
		spi_buffer |= 0x00b0;
 8002c20:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd8 <led7_Scan+0x104>)
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd8 <led7_Scan+0x104>)
 8002c2c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd8 <led7_Scan+0x104>)
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	4b27      	ldr	r3, [pc, #156]	@ (8002cd8 <led7_Scan+0x104>)
 8002c3a:	801a      	strh	r2, [r3, #0]
		break;
 8002c3c:	e02d      	b.n	8002c9a <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002c3e:	4b26      	ldr	r3, [pc, #152]	@ (8002cd8 <led7_Scan+0x104>)
 8002c40:	881b      	ldrh	r3, [r3, #0]
 8002c42:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	4b23      	ldr	r3, [pc, #140]	@ (8002cd8 <led7_Scan+0x104>)
 8002c4a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002c4c:	4b22      	ldr	r3, [pc, #136]	@ (8002cd8 <led7_Scan+0x104>)
 8002c4e:	881b      	ldrh	r3, [r3, #0]
 8002c50:	f023 0320 	bic.w	r3, r3, #32
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	4b20      	ldr	r3, [pc, #128]	@ (8002cd8 <led7_Scan+0x104>)
 8002c58:	801a      	strh	r2, [r3, #0]
		break;
 8002c5a:	e01e      	b.n	8002c9a <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd8 <led7_Scan+0x104>)
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd8 <led7_Scan+0x104>)
 8002c68:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002c6a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd8 <led7_Scan+0x104>)
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	f023 0310 	bic.w	r3, r3, #16
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	4b18      	ldr	r3, [pc, #96]	@ (8002cd8 <led7_Scan+0x104>)
 8002c76:	801a      	strh	r2, [r3, #0]
		break;
 8002c78:	e00f      	b.n	8002c9a <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002c7a:	4b17      	ldr	r3, [pc, #92]	@ (8002cd8 <led7_Scan+0x104>)
 8002c7c:	881b      	ldrh	r3, [r3, #0]
 8002c7e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	4b14      	ldr	r3, [pc, #80]	@ (8002cd8 <led7_Scan+0x104>)
 8002c86:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002c88:	4b13      	ldr	r3, [pc, #76]	@ (8002cd8 <led7_Scan+0x104>)
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	4b11      	ldr	r3, [pc, #68]	@ (8002cd8 <led7_Scan+0x104>)
 8002c94:	801a      	strh	r2, [r3, #0]
		break;
 8002c96:	e000      	b.n	8002c9a <led7_Scan+0xc6>
	default:
		break;
 8002c98:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002c9a:	4b10      	ldr	r3, [pc, #64]	@ (8002cdc <led7_Scan+0x108>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	425a      	negs	r2, r3
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	f002 0203 	and.w	r2, r2, #3
 8002caa:	bf58      	it	pl
 8002cac:	4253      	negpl	r3, r2
 8002cae:	4a0b      	ldr	r2, [pc, #44]	@ (8002cdc <led7_Scan+0x108>)
 8002cb0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2140      	movs	r1, #64	@ 0x40
 8002cb6:	480b      	ldr	r0, [pc, #44]	@ (8002ce4 <led7_Scan+0x110>)
 8002cb8:	f001 f898 	bl	8003dec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	4905      	ldr	r1, [pc, #20]	@ (8002cd8 <led7_Scan+0x104>)
 8002cc2:	4809      	ldr	r0, [pc, #36]	@ (8002ce8 <led7_Scan+0x114>)
 8002cc4:	f002 febb 	bl	8005a3e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002cc8:	2201      	movs	r2, #1
 8002cca:	2140      	movs	r1, #64	@ 0x40
 8002ccc:	4805      	ldr	r0, [pc, #20]	@ (8002ce4 <led7_Scan+0x110>)
 8002cce:	f001 f88d 	bl	8003dec <HAL_GPIO_WritePin>
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	2000002c 	.word	0x2000002c
 8002cdc:	200001e8 	.word	0x200001e8
 8002ce0:	20000028 	.word	0x20000028
 8002ce4:	40021800 	.word	0x40021800
 8002ce8:	200001f4 	.word	0x200001f4

08002cec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cf0:	f000 fca6 	bl	8003640 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cf4:	f000 f824 	bl	8002d40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf8:	f7ff f99c 	bl	8002034 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002cfc:	f000 fa34 	bl	8003168 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002d00:	f000 f900 	bl	8002f04 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002d04:	f7ff f8c6 	bl	8001e94 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002d08:	f7ff fa8c 	bl	8002224 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002d0c:	f000 fbb4 	bl	8003478 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002d10:	f000 f880 	bl	8002e14 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_Clear(BLACK);
 8002d14:	2000      	movs	r0, #0
 8002d16:	f7ff fb79 	bl	800240c <lcd_Clear>

  // updateTime(); // Tắt hàm này đi để không ghi đè thời gian mỗi khi reset

  ds3231_ReadTime(); // Initial time read
 8002d1a:	f7ff f857 	bl	8001dcc <ds3231_ReadTime>

  while (1)
  {
	  // 1. Wait for 50ms timer tick
	  while(!flag_timer2);
 8002d1e:	bf00      	nop
 8002d20:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <main+0x50>)
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0fb      	beq.n	8002d20 <main+0x34>
	  flag_timer2 = 0;
 8002d28:	4b04      	ldr	r3, [pc, #16]	@ (8002d3c <main+0x50>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	801a      	strh	r2, [r3, #0]

	  // 2. Scan buttons
	  button_Scan();
 8002d2e:	f7fd fc59 	bl	80005e4 <button_Scan>

	  // 3. [THÊM VÀO] Process incoming UART bytes into command buffer
	  uart_process_incoming_data();
 8002d32:	f000 faf9 	bl	8003328 <uart_process_incoming_data>

	  // 4. Run the clock FSM logic
	  clock_fsm_run();
 8002d36:	f7fe ff29 	bl	8001b8c <clock_fsm_run>
	  while(!flag_timer2);
 8002d3a:	e7f0      	b.n	8002d1e <main+0x32>
 8002d3c:	200001ec 	.word	0x200001ec

08002d40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b094      	sub	sp, #80	@ 0x50
 8002d44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d46:	f107 0320 	add.w	r3, r7, #32
 8002d4a:	2230      	movs	r2, #48	@ 0x30
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f005 fb1c 	bl	800838c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d54:	f107 030c 	add.w	r3, r7, #12
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d64:	2300      	movs	r3, #0
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	4b28      	ldr	r3, [pc, #160]	@ (8002e0c <SystemClock_Config+0xcc>)
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	4a27      	ldr	r2, [pc, #156]	@ (8002e0c <SystemClock_Config+0xcc>)
 8002d6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d72:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d74:	4b25      	ldr	r3, [pc, #148]	@ (8002e0c <SystemClock_Config+0xcc>)
 8002d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d7c:	60bb      	str	r3, [r7, #8]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d80:	2300      	movs	r3, #0
 8002d82:	607b      	str	r3, [r7, #4]
 8002d84:	4b22      	ldr	r3, [pc, #136]	@ (8002e10 <SystemClock_Config+0xd0>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a21      	ldr	r2, [pc, #132]	@ (8002e10 <SystemClock_Config+0xd0>)
 8002d8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d8e:	6013      	str	r3, [r2, #0]
 8002d90:	4b1f      	ldr	r3, [pc, #124]	@ (8002e10 <SystemClock_Config+0xd0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d98:	607b      	str	r3, [r7, #4]
 8002d9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002da0:	2301      	movs	r3, #1
 8002da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002da4:	2310      	movs	r3, #16
 8002da6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002da8:	2302      	movs	r3, #2
 8002daa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002dac:	2300      	movs	r3, #0
 8002dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002db0:	2308      	movs	r3, #8
 8002db2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002db4:	23a8      	movs	r3, #168	@ 0xa8
 8002db6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002db8:	2302      	movs	r3, #2
 8002dba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dc0:	f107 0320 	add.w	r3, r7, #32
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f002 f919 	bl	8004ffc <HAL_RCC_OscConfig>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002dd0:	f000 f842 	bl	8002e58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dd4:	230f      	movs	r3, #15
 8002dd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002de0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002de4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002de6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002dea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002dec:	f107 030c 	add.w	r3, r7, #12
 8002df0:	2105      	movs	r1, #5
 8002df2:	4618      	mov	r0, r3
 8002df4:	f002 fb7a 	bl	80054ec <HAL_RCC_ClockConfig>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002dfe:	f000 f82b 	bl	8002e58 <Error_Handler>
  }
}
 8002e02:	bf00      	nop
 8002e04:	3750      	adds	r7, #80	@ 0x50
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40007000 	.word	0x40007000

08002e14 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2120      	movs	r1, #32
 8002e1c:	480d      	ldr	r0, [pc, #52]	@ (8002e54 <system_init+0x40>)
 8002e1e:	f000 ffe5 	bl	8003dec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8002e22:	2200      	movs	r2, #0
 8002e24:	2140      	movs	r1, #64	@ 0x40
 8002e26:	480b      	ldr	r0, [pc, #44]	@ (8002e54 <system_init+0x40>)
 8002e28:	f000 ffe0 	bl	8003dec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2110      	movs	r1, #16
 8002e30:	4808      	ldr	r0, [pc, #32]	@ (8002e54 <system_init+0x40>)
 8002e32:	f000 ffdb 	bl	8003dec <HAL_GPIO_WritePin>
	  timer_init();
 8002e36:	f000 f815 	bl	8002e64 <timer_init>
	  led7_init();
 8002e3a:	f7ff febf 	bl	8002bbc <led7_init>
	  button_init();
 8002e3e:	f7fd fbc5 	bl	80005cc <button_init>
	  lcd_init();
 8002e42:	f7ff fcf7 	bl	8002834 <lcd_init>
	  ds3231_init();
 8002e46:	f7fe ff5b 	bl	8001d00 <ds3231_init>
	  setTimer2(50); // Set timer tick to 50ms
 8002e4a:	2032      	movs	r0, #50	@ 0x32
 8002e4c:	f000 f814 	bl	8002e78 <setTimer2>
}
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40021000 	.word	0x40021000

08002e58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e5c:	b672      	cpsid	i
}
 8002e5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e60:	bf00      	nop
 8002e62:	e7fd      	b.n	8002e60 <Error_Handler+0x8>

08002e64 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002e68:	4802      	ldr	r0, [pc, #8]	@ (8002e74 <timer_init+0x10>)
 8002e6a:	f003 fb9b 	bl	80065a4 <HAL_TIM_Base_Start_IT>
}
 8002e6e:	bf00      	nop
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	20000250 	.word	0x20000250

08002e78 <setTimer2>:

void setTimer2(uint16_t duration){
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002e82:	4a08      	ldr	r2, [pc, #32]	@ (8002ea4 <setTimer2+0x2c>)
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002e88:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <setTimer2+0x2c>)
 8002e8a:	881a      	ldrh	r2, [r3, #0]
 8002e8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <setTimer2+0x30>)
 8002e8e:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002e90:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <setTimer2+0x34>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	801a      	strh	r2, [r3, #0]
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	200001f0 	.word	0x200001f0
 8002ea8:	200001ee 	.word	0x200001ee
 8002eac:	200001ec 	.word	0x200001ec

08002eb0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ec0:	d116      	bne.n	8002ef0 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002ec4:	881b      	ldrh	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d010      	beq.n	8002eec <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002eca:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002ed4:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002ed6:	4b08      	ldr	r3, [pc, #32]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d106      	bne.n	8002eec <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002ede:	4b07      	ldr	r3, [pc, #28]	@ (8002efc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002ee4:	4b06      	ldr	r3, [pc, #24]	@ (8002f00 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002ee6:	881a      	ldrh	r2, [r3, #0]
 8002ee8:	4b03      	ldr	r3, [pc, #12]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002eea:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002eec:	f7ff fe72 	bl	8002bd4 <led7_Scan>
	}
}
 8002ef0:	bf00      	nop
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	200001ee 	.word	0x200001ee
 8002efc:	200001ec 	.word	0x200001ec
 8002f00:	200001f0 	.word	0x200001f0

08002f04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f08:	4b17      	ldr	r3, [pc, #92]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f0a:	4a18      	ldr	r2, [pc, #96]	@ (8002f6c <MX_SPI1_Init+0x68>)
 8002f0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f0e:	4b16      	ldr	r3, [pc, #88]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f16:	4b14      	ldr	r3, [pc, #80]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f1c:	4b12      	ldr	r3, [pc, #72]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f22:	4b11      	ldr	r3, [pc, #68]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f28:	4b0f      	ldr	r3, [pc, #60]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f36:	4b0c      	ldr	r3, [pc, #48]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f42:	4b09      	ldr	r3, [pc, #36]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f48:	4b07      	ldr	r3, [pc, #28]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002f4e:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f50:	220a      	movs	r2, #10
 8002f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f54:	4804      	ldr	r0, [pc, #16]	@ (8002f68 <MX_SPI1_Init+0x64>)
 8002f56:	f002 fce9 	bl	800592c <HAL_SPI_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002f60:	f7ff ff7a 	bl	8002e58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	200001f4 	.word	0x200001f4
 8002f6c:	40013000 	.word	0x40013000

08002f70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	@ 0x28
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	@ (8002ff4 <HAL_SPI_MspInit+0x84>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d12b      	bne.n	8002fea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	4b18      	ldr	r3, [pc, #96]	@ (8002ff8 <HAL_SPI_MspInit+0x88>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	4a17      	ldr	r2, [pc, #92]	@ (8002ff8 <HAL_SPI_MspInit+0x88>)
 8002f9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002fa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fa2:	4b15      	ldr	r3, [pc, #84]	@ (8002ff8 <HAL_SPI_MspInit+0x88>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <HAL_SPI_MspInit+0x88>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	4a10      	ldr	r2, [pc, #64]	@ (8002ff8 <HAL_SPI_MspInit+0x88>)
 8002fb8:	f043 0302 	orr.w	r3, r3, #2
 8002fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <HAL_SPI_MspInit+0x88>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002fca:	2338      	movs	r3, #56	@ 0x38
 8002fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fda:	2305      	movs	r3, #5
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fde:	f107 0314 	add.w	r3, r7, #20
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4805      	ldr	r0, [pc, #20]	@ (8002ffc <HAL_SPI_MspInit+0x8c>)
 8002fe6:	f000 fd65 	bl	8003ab4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002fea:	bf00      	nop
 8002fec:	3728      	adds	r7, #40	@ 0x28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40013000 	.word	0x40013000
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	40020400 	.word	0x40020400

08003000 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	607b      	str	r3, [r7, #4]
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <HAL_MspInit+0x4c>)
 800300c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300e:	4a0f      	ldr	r2, [pc, #60]	@ (800304c <HAL_MspInit+0x4c>)
 8003010:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003014:	6453      	str	r3, [r2, #68]	@ 0x44
 8003016:	4b0d      	ldr	r3, [pc, #52]	@ (800304c <HAL_MspInit+0x4c>)
 8003018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800301e:	607b      	str	r3, [r7, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	603b      	str	r3, [r7, #0]
 8003026:	4b09      	ldr	r3, [pc, #36]	@ (800304c <HAL_MspInit+0x4c>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	4a08      	ldr	r2, [pc, #32]	@ (800304c <HAL_MspInit+0x4c>)
 800302c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003030:	6413      	str	r3, [r2, #64]	@ 0x40
 8003032:	4b06      	ldr	r3, [pc, #24]	@ (800304c <HAL_MspInit+0x4c>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	40023800 	.word	0x40023800

08003050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003054:	bf00      	nop
 8003056:	e7fd      	b.n	8003054 <NMI_Handler+0x4>

08003058 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800305c:	bf00      	nop
 800305e:	e7fd      	b.n	800305c <HardFault_Handler+0x4>

08003060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <MemManage_Handler+0x4>

08003068 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800306c:	bf00      	nop
 800306e:	e7fd      	b.n	800306c <BusFault_Handler+0x4>

08003070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003074:	bf00      	nop
 8003076:	e7fd      	b.n	8003074 <UsageFault_Handler+0x4>

08003078 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003086:	b480      	push	{r7}
 8003088:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800308a:	bf00      	nop
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030a6:	f000 fb1d 	bl	80036e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030b4:	4802      	ldr	r0, [pc, #8]	@ (80030c0 <TIM2_IRQHandler+0x10>)
 80030b6:	f003 fae5 	bl	8006684 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000250 	.word	0x20000250

080030c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80030c8:	4802      	ldr	r0, [pc, #8]	@ (80030d4 <USART1_IRQHandler+0x10>)
 80030ca:	f004 f85f 	bl	800718c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	20000308 	.word	0x20000308

080030d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030e0:	4a14      	ldr	r2, [pc, #80]	@ (8003134 <_sbrk+0x5c>)
 80030e2:	4b15      	ldr	r3, [pc, #84]	@ (8003138 <_sbrk+0x60>)
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030ec:	4b13      	ldr	r3, [pc, #76]	@ (800313c <_sbrk+0x64>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030f4:	4b11      	ldr	r3, [pc, #68]	@ (800313c <_sbrk+0x64>)
 80030f6:	4a12      	ldr	r2, [pc, #72]	@ (8003140 <_sbrk+0x68>)
 80030f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030fa:	4b10      	ldr	r3, [pc, #64]	@ (800313c <_sbrk+0x64>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4413      	add	r3, r2
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	429a      	cmp	r2, r3
 8003106:	d207      	bcs.n	8003118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003108:	f005 f948 	bl	800839c <__errno>
 800310c:	4603      	mov	r3, r0
 800310e:	220c      	movs	r2, #12
 8003110:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003112:	f04f 33ff 	mov.w	r3, #4294967295
 8003116:	e009      	b.n	800312c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003118:	4b08      	ldr	r3, [pc, #32]	@ (800313c <_sbrk+0x64>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800311e:	4b07      	ldr	r3, [pc, #28]	@ (800313c <_sbrk+0x64>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4413      	add	r3, r2
 8003126:	4a05      	ldr	r2, [pc, #20]	@ (800313c <_sbrk+0x64>)
 8003128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800312a:	68fb      	ldr	r3, [r7, #12]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3718      	adds	r7, #24
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	20020000 	.word	0x20020000
 8003138:	00000400 	.word	0x00000400
 800313c:	2000024c 	.word	0x2000024c
 8003140:	20000498 	.word	0x20000498

08003144 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003148:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <SystemInit+0x20>)
 800314a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314e:	4a05      	ldr	r2, [pc, #20]	@ (8003164 <SystemInit+0x20>)
 8003150:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003154:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003158:	bf00      	nop
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	e000ed00 	.word	0xe000ed00

08003168 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800316e:	f107 0308 	add.w	r3, r7, #8
 8003172:	2200      	movs	r2, #0
 8003174:	601a      	str	r2, [r3, #0]
 8003176:	605a      	str	r2, [r3, #4]
 8003178:	609a      	str	r2, [r3, #8]
 800317a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800317c:	463b      	mov	r3, r7
 800317e:	2200      	movs	r2, #0
 8003180:	601a      	str	r2, [r3, #0]
 8003182:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003184:	4b1d      	ldr	r3, [pc, #116]	@ (80031fc <MX_TIM2_Init+0x94>)
 8003186:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800318a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 800318c:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <MX_TIM2_Init+0x94>)
 800318e:	f240 3247 	movw	r2, #839	@ 0x347
 8003192:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003194:	4b19      	ldr	r3, [pc, #100]	@ (80031fc <MX_TIM2_Init+0x94>)
 8003196:	2200      	movs	r2, #0
 8003198:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800319a:	4b18      	ldr	r3, [pc, #96]	@ (80031fc <MX_TIM2_Init+0x94>)
 800319c:	2263      	movs	r2, #99	@ 0x63
 800319e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031a0:	4b16      	ldr	r3, [pc, #88]	@ (80031fc <MX_TIM2_Init+0x94>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031a6:	4b15      	ldr	r3, [pc, #84]	@ (80031fc <MX_TIM2_Init+0x94>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031ac:	4813      	ldr	r0, [pc, #76]	@ (80031fc <MX_TIM2_Init+0x94>)
 80031ae:	f003 f9a9 	bl	8006504 <HAL_TIM_Base_Init>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80031b8:	f7ff fe4e 	bl	8002e58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031c2:	f107 0308 	add.w	r3, r7, #8
 80031c6:	4619      	mov	r1, r3
 80031c8:	480c      	ldr	r0, [pc, #48]	@ (80031fc <MX_TIM2_Init+0x94>)
 80031ca:	f003 fb63 	bl	8006894 <HAL_TIM_ConfigClockSource>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80031d4:	f7ff fe40 	bl	8002e58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031d8:	2300      	movs	r3, #0
 80031da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031dc:	2300      	movs	r3, #0
 80031de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031e0:	463b      	mov	r3, r7
 80031e2:	4619      	mov	r1, r3
 80031e4:	4805      	ldr	r0, [pc, #20]	@ (80031fc <MX_TIM2_Init+0x94>)
 80031e6:	f003 fd7f 	bl	8006ce8 <HAL_TIMEx_MasterConfigSynchronization>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80031f0:	f7ff fe32 	bl	8002e58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031f4:	bf00      	nop
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000250 	.word	0x20000250

08003200 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003210:	d115      	bne.n	800323e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <HAL_TIM_Base_MspInit+0x48>)
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	4a0b      	ldr	r2, [pc, #44]	@ (8003248 <HAL_TIM_Base_MspInit+0x48>)
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	6413      	str	r3, [r2, #64]	@ 0x40
 8003222:	4b09      	ldr	r3, [pc, #36]	@ (8003248 <HAL_TIM_Base_MspInit+0x48>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800322e:	2200      	movs	r2, #0
 8003230:	2100      	movs	r1, #0
 8003232:	201c      	movs	r0, #28
 8003234:	f000 fb75 	bl	8003922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003238:	201c      	movs	r0, #28
 800323a:	f000 fb8e 	bl	800395a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800323e:	bf00      	nop
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800

0800324c <uart_init_rs232>:
	uint32_t result=1;
	while(n--)result*=m;
	return result;
}

void uart_init_rs232(){
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003250:	2201      	movs	r2, #1
 8003252:	4903      	ldr	r1, [pc, #12]	@ (8003260 <uart_init_rs232+0x14>)
 8003254:	4803      	ldr	r0, [pc, #12]	@ (8003264 <uart_init_rs232+0x18>)
 8003256:	f003 feb6 	bl	8006fc6 <HAL_UART_Receive_IT>
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20000298 	.word	0x20000298
 8003264:	20000308 	.word	0x20000308

08003268 <uart_stop_listening>:

// *** HÀM MỚI ĐỂ SỬA LỖI HAL_BUSY ***
// Hàm này hủy chế độ ngắt nhận, đưa UART về trạng thái rảnh
void uart_stop_listening(void) {
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
    HAL_UART_AbortReceive_IT(&huart1);
 800326c:	4802      	ldr	r0, [pc, #8]	@ (8003278 <uart_stop_listening+0x10>)
 800326e:	f003 fedb 	bl	8007028 <HAL_UART_AbortReceive_IT>
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000308 	.word	0x20000308

0800327c <uart_Rs232SendString>:


void uart_Rs232SendString(uint8_t* str){
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, str, strlen((char*)str), 100);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7fc ffad 	bl	80001e4 <strlen>
 800328a:	4603      	mov	r3, r0
 800328c:	b29a      	uxth	r2, r3
 800328e:	2364      	movs	r3, #100	@ 0x64
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	4803      	ldr	r0, [pc, #12]	@ (80032a0 <uart_Rs232SendString+0x24>)
 8003294:	f003 fe05 	bl	8006ea2 <HAL_UART_Transmit>
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20000308 	.word	0x20000308

080032a4 <uart_ReadByte>:
    uart_Rs232SendString(msg);
}


// Hàm đọc từ Ring Buffer
int16_t uart_ReadByte(void) {
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
    if (rx_head == rx_tail) {
 80032aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003318 <uart_ReadByte+0x74>)
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	4b1a      	ldr	r3, [pc, #104]	@ (800331c <uart_ReadByte+0x78>)
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d105      	bne.n	80032c6 <uart_ReadByte+0x22>
        // Buffer rỗng
        uart_rx_flag = 0; // Xóa cờ
 80032ba:	4b19      	ldr	r3, [pc, #100]	@ (8003320 <uart_ReadByte+0x7c>)
 80032bc:	2200      	movs	r2, #0
 80032be:	701a      	strb	r2, [r3, #0]
        return -1;
 80032c0:	f04f 33ff 	mov.w	r3, #4294967295
 80032c4:	e021      	b.n	800330a <uart_ReadByte+0x66>
    } else {
        // Lấy dữ liệu từ tail
        uint8_t data = rx_buffer[rx_tail];
 80032c6:	4b15      	ldr	r3, [pc, #84]	@ (800331c <uart_ReadByte+0x78>)
 80032c8:	881b      	ldrh	r3, [r3, #0]
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	461a      	mov	r2, r3
 80032ce:	4b15      	ldr	r3, [pc, #84]	@ (8003324 <uart_ReadByte+0x80>)
 80032d0:	5c9b      	ldrb	r3, [r3, r2]
 80032d2:	71fb      	strb	r3, [r7, #7]

        // Di chuyển tail
        rx_tail = (rx_tail + 1) % UART_BUFFER_SIZE;
 80032d4:	4b11      	ldr	r3, [pc, #68]	@ (800331c <uart_ReadByte+0x78>)
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3301      	adds	r3, #1
 80032dc:	425a      	negs	r2, r3
 80032de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032e2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80032e6:	bf58      	it	pl
 80032e8:	4253      	negpl	r3, r2
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <uart_ReadByte+0x78>)
 80032ee:	801a      	strh	r2, [r3, #0]

        // Nếu buffer rỗng sau khi đọc, xóa cờ
        if (rx_head == rx_tail) {
 80032f0:	4b09      	ldr	r3, [pc, #36]	@ (8003318 <uart_ReadByte+0x74>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	4b09      	ldr	r3, [pc, #36]	@ (800331c <uart_ReadByte+0x78>)
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d102      	bne.n	8003306 <uart_ReadByte+0x62>
            uart_rx_flag = 0;
 8003300:	4b07      	ldr	r3, [pc, #28]	@ (8003320 <uart_ReadByte+0x7c>)
 8003302:	2200      	movs	r2, #0
 8003304:	701a      	strb	r2, [r3, #0]
        }

        return data;
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	b21b      	sxth	r3, r3
    }
}
 800330a:	4618      	mov	r0, r3
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	200002dc 	.word	0x200002dc
 800331c:	200002de 	.word	0x200002de
 8003320:	200002e0 	.word	0x200002e0
 8003324:	2000029c 	.word	0x2000029c

08003328 <uart_process_incoming_data>:

// *** HÀM ĐÃ SỬA LỖI VÒNG LẶP VÔ HẠN (PHIÊN BẢN CHÍNH XÁC) ***
// Các hàm xử lý lệnh UART
void uart_process_incoming_data(void) {
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
    int16_t byte;

    // Vòng lặp while(1) để lấy TẤT CẢ các byte
    while(1) {
        byte = uart_ReadByte(); // Đọc 1 byte từ ring buffer
 800332e:	f7ff ffb9 	bl	80032a4 <uart_ReadByte>
 8003332:	4603      	mov	r3, r0
 8003334:	80fb      	strh	r3, [r7, #6]

        if (byte == -1) {
 8003336:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800333a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333e:	d028      	beq.n	8003392 <uart_process_incoming_data+0x6a>
            // Buffer rỗng, thoát khỏi vòng lặp
            break;
        }

        if (byte == '\r' || byte == '\n') { // Nếu là ký tự kết thúc lệnh
 8003340:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003344:	2b0d      	cmp	r3, #13
 8003346:	d003      	beq.n	8003350 <uart_process_incoming_data+0x28>
 8003348:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800334c:	2b0a      	cmp	r3, #10
 800334e:	d110      	bne.n	8003372 <uart_process_incoming_data+0x4a>
            if (uart_cmd_index > 0) { // Nếu đã có nội dung lệnh
 8003350:	4b12      	ldr	r3, [pc, #72]	@ (800339c <uart_process_incoming_data+0x74>)
 8003352:	881b      	ldrh	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01b      	beq.n	8003390 <uart_process_incoming_data+0x68>
                uart_cmd_buffer[uart_cmd_index] = '\0'; // Kết thúc chuỗi
 8003358:	4b10      	ldr	r3, [pc, #64]	@ (800339c <uart_process_incoming_data+0x74>)
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	461a      	mov	r2, r3
 800335e:	4b10      	ldr	r3, [pc, #64]	@ (80033a0 <uart_process_incoming_data+0x78>)
 8003360:	2100      	movs	r1, #0
 8003362:	5499      	strb	r1, [r3, r2]
                uart_cmd_ready_flag = 1; // Bật cờ báo lệnh sẵn sàng
 8003364:	4b0f      	ldr	r3, [pc, #60]	@ (80033a4 <uart_process_incoming_data+0x7c>)
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
                uart_cmd_index = 0; // Reset chỉ số bộ đệm lệnh
 800336a:	4b0c      	ldr	r3, [pc, #48]	@ (800339c <uart_process_incoming_data+0x74>)
 800336c:	2200      	movs	r2, #0
 800336e:	801a      	strh	r2, [r3, #0]

                // Khi đã nhận được lệnh, dừng xử lý các byte còn lại
                break;
 8003370:	e010      	b.n	8003394 <uart_process_incoming_data+0x6c>
            }
            // Nếu là CR/LF nhưng buffer rỗng (index=0), cứ bỏ qua và tiếp tục
        } else if (uart_cmd_index < (UART_CMD_BUFFER_SIZE - 1)) {
 8003372:	4b0a      	ldr	r3, [pc, #40]	@ (800339c <uart_process_incoming_data+0x74>)
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	2b1e      	cmp	r3, #30
 8003378:	d8d9      	bhi.n	800332e <uart_process_incoming_data+0x6>
            // Thêm byte vào bộ đệm lệnh
            uart_cmd_buffer[uart_cmd_index++] = (uint8_t)byte;
 800337a:	4b08      	ldr	r3, [pc, #32]	@ (800339c <uart_process_incoming_data+0x74>)
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	1c5a      	adds	r2, r3, #1
 8003380:	b291      	uxth	r1, r2
 8003382:	4a06      	ldr	r2, [pc, #24]	@ (800339c <uart_process_incoming_data+0x74>)
 8003384:	8011      	strh	r1, [r2, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	b2d9      	uxtb	r1, r3
 800338c:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <uart_process_incoming_data+0x78>)
 800338e:	5499      	strb	r1, [r3, r2]
        byte = uart_ReadByte(); // Đọc 1 byte từ ring buffer
 8003390:	e7cd      	b.n	800332e <uart_process_incoming_data+0x6>
            break;
 8003392:	bf00      	nop
        }
        // (Không làm gì nếu buffer đầy, byte đó bị mất)
    }
}
 8003394:	bf00      	nop
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	20000304 	.word	0x20000304
 80033a0:	200002e4 	.word	0x200002e4
 80033a4:	20000306 	.word	0x20000306

080033a8 <uart_get_command>:


uint8_t uart_get_command(uint8_t* buffer) {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
    if (uart_cmd_ready_flag) {
 80033b0:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <uart_get_command+0x30>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d008      	beq.n	80033cc <uart_get_command+0x24>
        strcpy((char*)buffer, (char*)uart_cmd_buffer); // Sao chép lệnh
 80033ba:	4908      	ldr	r1, [pc, #32]	@ (80033dc <uart_get_command+0x34>)
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f005 f819 	bl	80083f4 <strcpy>
        uart_cmd_ready_flag = 0; // Xóa cờ
 80033c2:	4b05      	ldr	r3, [pc, #20]	@ (80033d8 <uart_get_command+0x30>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]
        return 1; // Trả về 1 (có lệnh)
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <uart_get_command+0x26>
    }
    return 0; // Trả về 0 (không có lệnh)
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	20000306 	.word	0x20000306
 80033dc:	200002e4 	.word	0x200002e4

080033e0 <uart_parse_num_from_string>:

int32_t uart_parse_num_from_string(uint8_t* str) {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
    // Dùng hàm 'atoi' (ASCII to Integer) chuẩn của C
    return atoi((char*)str);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f004 ff25 	bl	8008238 <atoi>
 80033ee:	4603      	mov	r3, r0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_UART_RxCpltCallback>:


// Callback ngắt nhận UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a15      	ldr	r2, [pc, #84]	@ (800345c <HAL_UART_RxCpltCallback+0x64>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d124      	bne.n	8003454 <HAL_UART_RxCpltCallback+0x5c>

		// Tính vị trí head tiếp theo
		uint16_t next_head = (rx_head + 1) % UART_BUFFER_SIZE;
 800340a:	4b15      	ldr	r3, [pc, #84]	@ (8003460 <HAL_UART_RxCpltCallback+0x68>)
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	b29b      	uxth	r3, r3
 8003410:	3301      	adds	r3, #1
 8003412:	425a      	negs	r2, r3
 8003414:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003418:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800341c:	bf58      	it	pl
 800341e:	4253      	negpl	r3, r2
 8003420:	81fb      	strh	r3, [r7, #14]

		// Kiểm tra buffer có bị đầy không
		if (next_head != rx_tail) {
 8003422:	4b10      	ldr	r3, [pc, #64]	@ (8003464 <HAL_UART_RxCpltCallback+0x6c>)
 8003424:	881b      	ldrh	r3, [r3, #0]
 8003426:	b29b      	uxth	r3, r3
 8003428:	89fa      	ldrh	r2, [r7, #14]
 800342a:	429a      	cmp	r2, r3
 800342c:	d00d      	beq.n	800344a <HAL_UART_RxCpltCallback+0x52>
			// Thêm dữ liệu vào buffer
			rx_buffer[rx_head] = receive_buffer1;
 800342e:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <HAL_UART_RxCpltCallback+0x68>)
 8003430:	881b      	ldrh	r3, [r3, #0]
 8003432:	b29b      	uxth	r3, r3
 8003434:	461a      	mov	r2, r3
 8003436:	4b0c      	ldr	r3, [pc, #48]	@ (8003468 <HAL_UART_RxCpltCallback+0x70>)
 8003438:	7819      	ldrb	r1, [r3, #0]
 800343a:	4b0c      	ldr	r3, [pc, #48]	@ (800346c <HAL_UART_RxCpltCallback+0x74>)
 800343c:	5499      	strb	r1, [r3, r2]
			rx_head = next_head;
 800343e:	4a08      	ldr	r2, [pc, #32]	@ (8003460 <HAL_UART_RxCpltCallback+0x68>)
 8003440:	89fb      	ldrh	r3, [r7, #14]
 8003442:	8013      	strh	r3, [r2, #0]

			// Bật cờ báo cho vòng lặp main (cờ này chỉ báo là có byte mới)
			uart_rx_flag = 1;
 8003444:	4b0a      	ldr	r3, [pc, #40]	@ (8003470 <HAL_UART_RxCpltCallback+0x78>)
 8003446:	2201      	movs	r2, #1
 8003448:	701a      	strb	r2, [r3, #0]
		} else {
			// Buffer đầy, dữ liệu bị mất (có thể xử lý lỗi ở đây)
		}

		// Kích hoạt lại ngắt nhận UART cho byte tiếp theo
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 800344a:	2201      	movs	r2, #1
 800344c:	4906      	ldr	r1, [pc, #24]	@ (8003468 <HAL_UART_RxCpltCallback+0x70>)
 800344e:	4809      	ldr	r0, [pc, #36]	@ (8003474 <HAL_UART_RxCpltCallback+0x7c>)
 8003450:	f003 fdb9 	bl	8006fc6 <HAL_UART_Receive_IT>
	}
}
 8003454:	bf00      	nop
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40011000 	.word	0x40011000
 8003460:	200002dc 	.word	0x200002dc
 8003464:	200002de 	.word	0x200002de
 8003468:	20000298 	.word	0x20000298
 800346c:	2000029c 	.word	0x2000029c
 8003470:	200002e0 	.word	0x200002e0
 8003474:	20000308 	.word	0x20000308

08003478 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800347c:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 800347e:	4a12      	ldr	r2, [pc, #72]	@ (80034c8 <MX_USART1_UART_Init+0x50>)
 8003480:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003482:	4b10      	ldr	r3, [pc, #64]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 8003484:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003488:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800348a:	4b0e      	ldr	r3, [pc, #56]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 800348c:	2200      	movs	r2, #0
 800348e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003490:	4b0c      	ldr	r3, [pc, #48]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 8003492:	2200      	movs	r2, #0
 8003494:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003496:	4b0b      	ldr	r3, [pc, #44]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 8003498:	2200      	movs	r2, #0
 800349a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800349c:	4b09      	ldr	r3, [pc, #36]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 800349e:	220c      	movs	r2, #12
 80034a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034a2:	4b08      	ldr	r3, [pc, #32]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80034a8:	4b06      	ldr	r3, [pc, #24]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80034ae:	4805      	ldr	r0, [pc, #20]	@ (80034c4 <MX_USART1_UART_Init+0x4c>)
 80034b0:	f003 fcaa 	bl	8006e08 <HAL_UART_Init>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80034ba:	f7ff fccd 	bl	8002e58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80034be:	bf00      	nop
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	20000308 	.word	0x20000308
 80034c8:	40011000 	.word	0x40011000

080034cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08a      	sub	sp, #40	@ 0x28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d4:	f107 0314 	add.w	r3, r7, #20
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	605a      	str	r2, [r3, #4]
 80034de:	609a      	str	r2, [r3, #8]
 80034e0:	60da      	str	r2, [r3, #12]
 80034e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003560 <HAL_UART_MspInit+0x94>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d134      	bne.n	8003558 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003564 <HAL_UART_MspInit+0x98>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003564 <HAL_UART_MspInit+0x98>)
 80034f8:	f043 0310 	orr.w	r3, r3, #16
 80034fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80034fe:	4b19      	ldr	r3, [pc, #100]	@ (8003564 <HAL_UART_MspInit+0x98>)
 8003500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003502:	f003 0310 	and.w	r3, r3, #16
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	4b15      	ldr	r3, [pc, #84]	@ (8003564 <HAL_UART_MspInit+0x98>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	4a14      	ldr	r2, [pc, #80]	@ (8003564 <HAL_UART_MspInit+0x98>)
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	6313      	str	r3, [r2, #48]	@ 0x30
 800351a:	4b12      	ldr	r3, [pc, #72]	@ (8003564 <HAL_UART_MspInit+0x98>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003526:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800352a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352c:	2302      	movs	r3, #2
 800352e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003530:	2300      	movs	r3, #0
 8003532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003534:	2303      	movs	r3, #3
 8003536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003538:	2307      	movs	r3, #7
 800353a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800353c:	f107 0314 	add.w	r3, r7, #20
 8003540:	4619      	mov	r1, r3
 8003542:	4809      	ldr	r0, [pc, #36]	@ (8003568 <HAL_UART_MspInit+0x9c>)
 8003544:	f000 fab6 	bl	8003ab4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003548:	2200      	movs	r2, #0
 800354a:	2100      	movs	r1, #0
 800354c:	2025      	movs	r0, #37	@ 0x25
 800354e:	f000 f9e8 	bl	8003922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003552:	2025      	movs	r0, #37	@ 0x25
 8003554:	f000 fa01 	bl	800395a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003558:	bf00      	nop
 800355a:	3728      	adds	r7, #40	@ 0x28
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40011000 	.word	0x40011000
 8003564:	40023800 	.word	0x40023800
 8003568:	40020000 	.word	0x40020000

0800356c <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	091b      	lsrs	r3, r3, #4
 800357a:	b2db      	uxtb	r3, r3
 800357c:	461a      	mov	r2, r3
 800357e:	0092      	lsls	r2, r2, #2
 8003580:	4413      	add	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	b2da      	uxtb	r2, r3
 8003586:	79fb      	ldrb	r3, [r7, #7]
 8003588:	f003 030f 	and.w	r3, r3, #15
 800358c:	b2db      	uxtb	r3, r3
 800358e:	4413      	add	r3, r2
 8003590:	b2db      	uxtb	r3, r3
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80035aa:	79fb      	ldrb	r3, [r7, #7]
 80035ac:	4a0e      	ldr	r2, [pc, #56]	@ (80035e8 <DEC2BCD+0x48>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	08db      	lsrs	r3, r3, #3
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	b25b      	sxtb	r3, r3
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	b258      	sxtb	r0, r3
 80035bc:	79fa      	ldrb	r2, [r7, #7]
 80035be:	4b0a      	ldr	r3, [pc, #40]	@ (80035e8 <DEC2BCD+0x48>)
 80035c0:	fba3 1302 	umull	r1, r3, r3, r2
 80035c4:	08d9      	lsrs	r1, r3, #3
 80035c6:	460b      	mov	r3, r1
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	b25b      	sxtb	r3, r3
 80035d4:	4303      	orrs	r3, r0
 80035d6:	b25b      	sxtb	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
}
 80035da:	4618      	mov	r0, r3
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	cccccccd 	.word	0xcccccccd

080035ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80035ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003624 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035f0:	480d      	ldr	r0, [pc, #52]	@ (8003628 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80035f2:	490e      	ldr	r1, [pc, #56]	@ (800362c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80035f4:	4a0e      	ldr	r2, [pc, #56]	@ (8003630 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035f8:	e002      	b.n	8003600 <LoopCopyDataInit>

080035fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035fe:	3304      	adds	r3, #4

08003600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003604:	d3f9      	bcc.n	80035fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003606:	4a0b      	ldr	r2, [pc, #44]	@ (8003634 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003608:	4c0b      	ldr	r4, [pc, #44]	@ (8003638 <LoopFillZerobss+0x26>)
  movs r3, #0
 800360a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800360c:	e001      	b.n	8003612 <LoopFillZerobss>

0800360e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800360e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003610:	3204      	adds	r2, #4

08003612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003614:	d3fb      	bcc.n	800360e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003616:	f7ff fd95 	bl	8003144 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800361a:	f004 fec5 	bl	80083a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800361e:	f7ff fb65 	bl	8002cec <main>
  bx  lr    
 8003622:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003624:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800362c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003630:	0800c09c 	.word	0x0800c09c
  ldr r2, =_sbss
 8003634:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8003638:	20000498 	.word	0x20000498

0800363c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800363c:	e7fe      	b.n	800363c <ADC_IRQHandler>
	...

08003640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003644:	4b0e      	ldr	r3, [pc, #56]	@ (8003680 <HAL_Init+0x40>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a0d      	ldr	r2, [pc, #52]	@ (8003680 <HAL_Init+0x40>)
 800364a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800364e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003650:	4b0b      	ldr	r3, [pc, #44]	@ (8003680 <HAL_Init+0x40>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a0a      	ldr	r2, [pc, #40]	@ (8003680 <HAL_Init+0x40>)
 8003656:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800365a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800365c:	4b08      	ldr	r3, [pc, #32]	@ (8003680 <HAL_Init+0x40>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a07      	ldr	r2, [pc, #28]	@ (8003680 <HAL_Init+0x40>)
 8003662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003666:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003668:	2003      	movs	r0, #3
 800366a:	f000 f94f 	bl	800390c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800366e:	200f      	movs	r0, #15
 8003670:	f000 f808 	bl	8003684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003674:	f7ff fcc4 	bl	8003000 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40023c00 	.word	0x40023c00

08003684 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800368c:	4b12      	ldr	r3, [pc, #72]	@ (80036d8 <HAL_InitTick+0x54>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4b12      	ldr	r3, [pc, #72]	@ (80036dc <HAL_InitTick+0x58>)
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	4619      	mov	r1, r3
 8003696:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800369a:	fbb3 f3f1 	udiv	r3, r3, r1
 800369e:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 f967 	bl	8003976 <HAL_SYSTICK_Config>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e00e      	b.n	80036d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b0f      	cmp	r3, #15
 80036b6:	d80a      	bhi.n	80036ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036b8:	2200      	movs	r2, #0
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	f04f 30ff 	mov.w	r0, #4294967295
 80036c0:	f000 f92f 	bl	8003922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036c4:	4a06      	ldr	r2, [pc, #24]	@ (80036e0 <HAL_InitTick+0x5c>)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
 80036cc:	e000      	b.n	80036d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	20000030 	.word	0x20000030
 80036dc:	20000038 	.word	0x20000038
 80036e0:	20000034 	.word	0x20000034

080036e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036e8:	4b06      	ldr	r3, [pc, #24]	@ (8003704 <HAL_IncTick+0x20>)
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	461a      	mov	r2, r3
 80036ee:	4b06      	ldr	r3, [pc, #24]	@ (8003708 <HAL_IncTick+0x24>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4413      	add	r3, r2
 80036f4:	4a04      	ldr	r2, [pc, #16]	@ (8003708 <HAL_IncTick+0x24>)
 80036f6:	6013      	str	r3, [r2, #0]
}
 80036f8:	bf00      	nop
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	20000038 	.word	0x20000038
 8003708:	2000034c 	.word	0x2000034c

0800370c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  return uwTick;
 8003710:	4b03      	ldr	r3, [pc, #12]	@ (8003720 <HAL_GetTick+0x14>)
 8003712:	681b      	ldr	r3, [r3, #0]
}
 8003714:	4618      	mov	r0, r3
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	2000034c 	.word	0x2000034c

08003724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800372c:	f7ff ffee 	bl	800370c <HAL_GetTick>
 8003730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373c:	d005      	beq.n	800374a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800373e:	4b0a      	ldr	r3, [pc, #40]	@ (8003768 <HAL_Delay+0x44>)
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	461a      	mov	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4413      	add	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800374a:	bf00      	nop
 800374c:	f7ff ffde 	bl	800370c <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	429a      	cmp	r2, r3
 800375a:	d8f7      	bhi.n	800374c <HAL_Delay+0x28>
  {
  }
}
 800375c:	bf00      	nop
 800375e:	bf00      	nop
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	20000038 	.word	0x20000038

0800376c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800377c:	4b0c      	ldr	r3, [pc, #48]	@ (80037b0 <__NVIC_SetPriorityGrouping+0x44>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003788:	4013      	ands	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003794:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800379c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800379e:	4a04      	ldr	r2, [pc, #16]	@ (80037b0 <__NVIC_SetPriorityGrouping+0x44>)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	60d3      	str	r3, [r2, #12]
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037b8:	4b04      	ldr	r3, [pc, #16]	@ (80037cc <__NVIC_GetPriorityGrouping+0x18>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	f003 0307 	and.w	r3, r3, #7
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	db0b      	blt.n	80037fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	f003 021f 	and.w	r2, r3, #31
 80037e8:	4907      	ldr	r1, [pc, #28]	@ (8003808 <__NVIC_EnableIRQ+0x38>)
 80037ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ee:	095b      	lsrs	r3, r3, #5
 80037f0:	2001      	movs	r0, #1
 80037f2:	fa00 f202 	lsl.w	r2, r0, r2
 80037f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	e000e100 	.word	0xe000e100

0800380c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	6039      	str	r1, [r7, #0]
 8003816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381c:	2b00      	cmp	r3, #0
 800381e:	db0a      	blt.n	8003836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	b2da      	uxtb	r2, r3
 8003824:	490c      	ldr	r1, [pc, #48]	@ (8003858 <__NVIC_SetPriority+0x4c>)
 8003826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382a:	0112      	lsls	r2, r2, #4
 800382c:	b2d2      	uxtb	r2, r2
 800382e:	440b      	add	r3, r1
 8003830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003834:	e00a      	b.n	800384c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	b2da      	uxtb	r2, r3
 800383a:	4908      	ldr	r1, [pc, #32]	@ (800385c <__NVIC_SetPriority+0x50>)
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	3b04      	subs	r3, #4
 8003844:	0112      	lsls	r2, r2, #4
 8003846:	b2d2      	uxtb	r2, r2
 8003848:	440b      	add	r3, r1
 800384a:	761a      	strb	r2, [r3, #24]
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000e100 	.word	0xe000e100
 800385c:	e000ed00 	.word	0xe000ed00

08003860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003860:	b480      	push	{r7}
 8003862:	b089      	sub	sp, #36	@ 0x24
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f003 0307 	and.w	r3, r3, #7
 8003872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f1c3 0307 	rsb	r3, r3, #7
 800387a:	2b04      	cmp	r3, #4
 800387c:	bf28      	it	cs
 800387e:	2304      	movcs	r3, #4
 8003880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3304      	adds	r3, #4
 8003886:	2b06      	cmp	r3, #6
 8003888:	d902      	bls.n	8003890 <NVIC_EncodePriority+0x30>
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	3b03      	subs	r3, #3
 800388e:	e000      	b.n	8003892 <NVIC_EncodePriority+0x32>
 8003890:	2300      	movs	r3, #0
 8003892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003894:	f04f 32ff 	mov.w	r2, #4294967295
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	fa02 f303 	lsl.w	r3, r2, r3
 800389e:	43da      	mvns	r2, r3
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	401a      	ands	r2, r3
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a8:	f04f 31ff 	mov.w	r1, #4294967295
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	fa01 f303 	lsl.w	r3, r1, r3
 80038b2:	43d9      	mvns	r1, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b8:	4313      	orrs	r3, r2
         );
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3724      	adds	r7, #36	@ 0x24
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
	...

080038c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038d8:	d301      	bcc.n	80038de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038da:	2301      	movs	r3, #1
 80038dc:	e00f      	b.n	80038fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038de:	4a0a      	ldr	r2, [pc, #40]	@ (8003908 <SysTick_Config+0x40>)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038e6:	210f      	movs	r1, #15
 80038e8:	f04f 30ff 	mov.w	r0, #4294967295
 80038ec:	f7ff ff8e 	bl	800380c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038f0:	4b05      	ldr	r3, [pc, #20]	@ (8003908 <SysTick_Config+0x40>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038f6:	4b04      	ldr	r3, [pc, #16]	@ (8003908 <SysTick_Config+0x40>)
 80038f8:	2207      	movs	r2, #7
 80038fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	e000e010 	.word	0xe000e010

0800390c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff ff29 	bl	800376c <__NVIC_SetPriorityGrouping>
}
 800391a:	bf00      	nop
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003922:	b580      	push	{r7, lr}
 8003924:	b086      	sub	sp, #24
 8003926:	af00      	add	r7, sp, #0
 8003928:	4603      	mov	r3, r0
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003930:	2300      	movs	r3, #0
 8003932:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003934:	f7ff ff3e 	bl	80037b4 <__NVIC_GetPriorityGrouping>
 8003938:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	68b9      	ldr	r1, [r7, #8]
 800393e:	6978      	ldr	r0, [r7, #20]
 8003940:	f7ff ff8e 	bl	8003860 <NVIC_EncodePriority>
 8003944:	4602      	mov	r2, r0
 8003946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800394a:	4611      	mov	r1, r2
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff ff5d 	bl	800380c <__NVIC_SetPriority>
}
 8003952:	bf00      	nop
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	4603      	mov	r3, r0
 8003962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff ff31 	bl	80037d0 <__NVIC_EnableIRQ>
}
 800396e:	bf00      	nop
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b082      	sub	sp, #8
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7ff ffa2 	bl	80038c8 <SysTick_Config>
 8003984:	4603      	mov	r3, r0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800399c:	f7ff feb6 	bl	800370c <HAL_GetTick>
 80039a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d008      	beq.n	80039c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2280      	movs	r2, #128	@ 0x80
 80039b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e052      	b.n	8003a66 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f022 0216 	bic.w	r2, r2, #22
 80039ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695a      	ldr	r2, [r3, #20]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d103      	bne.n	80039f0 <HAL_DMA_Abort+0x62>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d007      	beq.n	8003a00 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0208 	bic.w	r2, r2, #8
 80039fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a10:	e013      	b.n	8003a3a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a12:	f7ff fe7b 	bl	800370c <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	2b05      	cmp	r3, #5
 8003a1e:	d90c      	bls.n	8003a3a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2220      	movs	r2, #32
 8003a24:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2203      	movs	r2, #3
 8003a2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e015      	b.n	8003a66 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1e4      	bne.n	8003a12 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4c:	223f      	movs	r2, #63	@ 0x3f
 8003a4e:	409a      	lsls	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d004      	beq.n	8003a8c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2280      	movs	r2, #128	@ 0x80
 8003a86:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e00c      	b.n	8003aa6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2205      	movs	r2, #5
 8003a90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0201 	bic.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
	...

08003ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b089      	sub	sp, #36	@ 0x24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aca:	2300      	movs	r3, #0
 8003acc:	61fb      	str	r3, [r7, #28]
 8003ace:	e16b      	b.n	8003da8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	f040 815a 	bne.w	8003da2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d005      	beq.n	8003b06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d130      	bne.n	8003b68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	2203      	movs	r2, #3
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43db      	mvns	r3, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68da      	ldr	r2, [r3, #12]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	091b      	lsrs	r3, r3, #4
 8003b52:	f003 0201 	and.w	r2, r3, #1
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f003 0303 	and.w	r3, r3, #3
 8003b70:	2b03      	cmp	r3, #3
 8003b72:	d017      	beq.n	8003ba4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	2203      	movs	r2, #3
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	43db      	mvns	r3, r3
 8003b86:	69ba      	ldr	r2, [r7, #24]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f003 0303 	and.w	r3, r3, #3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d123      	bne.n	8003bf8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	08da      	lsrs	r2, r3, #3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3208      	adds	r2, #8
 8003bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	220f      	movs	r2, #15
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	08da      	lsrs	r2, r3, #3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	3208      	adds	r2, #8
 8003bf2:	69b9      	ldr	r1, [r7, #24]
 8003bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	2203      	movs	r2, #3
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 0203 	and.w	r2, r3, #3
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 80b4 	beq.w	8003da2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]
 8003c3e:	4b60      	ldr	r3, [pc, #384]	@ (8003dc0 <HAL_GPIO_Init+0x30c>)
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	4a5f      	ldr	r2, [pc, #380]	@ (8003dc0 <HAL_GPIO_Init+0x30c>)
 8003c44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c4a:	4b5d      	ldr	r3, [pc, #372]	@ (8003dc0 <HAL_GPIO_Init+0x30c>)
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c52:	60fb      	str	r3, [r7, #12]
 8003c54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c56:	4a5b      	ldr	r2, [pc, #364]	@ (8003dc4 <HAL_GPIO_Init+0x310>)
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	089b      	lsrs	r3, r3, #2
 8003c5c:	3302      	adds	r3, #2
 8003c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	220f      	movs	r2, #15
 8003c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c72:	43db      	mvns	r3, r3
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	4013      	ands	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a52      	ldr	r2, [pc, #328]	@ (8003dc8 <HAL_GPIO_Init+0x314>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d02b      	beq.n	8003cda <HAL_GPIO_Init+0x226>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a51      	ldr	r2, [pc, #324]	@ (8003dcc <HAL_GPIO_Init+0x318>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d025      	beq.n	8003cd6 <HAL_GPIO_Init+0x222>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a50      	ldr	r2, [pc, #320]	@ (8003dd0 <HAL_GPIO_Init+0x31c>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d01f      	beq.n	8003cd2 <HAL_GPIO_Init+0x21e>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a4f      	ldr	r2, [pc, #316]	@ (8003dd4 <HAL_GPIO_Init+0x320>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d019      	beq.n	8003cce <HAL_GPIO_Init+0x21a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a4e      	ldr	r2, [pc, #312]	@ (8003dd8 <HAL_GPIO_Init+0x324>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d013      	beq.n	8003cca <HAL_GPIO_Init+0x216>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a4d      	ldr	r2, [pc, #308]	@ (8003ddc <HAL_GPIO_Init+0x328>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d00d      	beq.n	8003cc6 <HAL_GPIO_Init+0x212>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a4c      	ldr	r2, [pc, #304]	@ (8003de0 <HAL_GPIO_Init+0x32c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d007      	beq.n	8003cc2 <HAL_GPIO_Init+0x20e>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a4b      	ldr	r2, [pc, #300]	@ (8003de4 <HAL_GPIO_Init+0x330>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d101      	bne.n	8003cbe <HAL_GPIO_Init+0x20a>
 8003cba:	2307      	movs	r3, #7
 8003cbc:	e00e      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cbe:	2308      	movs	r3, #8
 8003cc0:	e00c      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cc2:	2306      	movs	r3, #6
 8003cc4:	e00a      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cc6:	2305      	movs	r3, #5
 8003cc8:	e008      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cca:	2304      	movs	r3, #4
 8003ccc:	e006      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e004      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	e002      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e000      	b.n	8003cdc <HAL_GPIO_Init+0x228>
 8003cda:	2300      	movs	r3, #0
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	f002 0203 	and.w	r2, r2, #3
 8003ce2:	0092      	lsls	r2, r2, #2
 8003ce4:	4093      	lsls	r3, r2
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cec:	4935      	ldr	r1, [pc, #212]	@ (8003dc4 <HAL_GPIO_Init+0x310>)
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	089b      	lsrs	r3, r3, #2
 8003cf2:	3302      	adds	r3, #2
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cfa:	4b3b      	ldr	r3, [pc, #236]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	43db      	mvns	r3, r3
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	4013      	ands	r3, r2
 8003d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d1e:	4a32      	ldr	r2, [pc, #200]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003d24:	4b30      	ldr	r3, [pc, #192]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4013      	ands	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d48:	4a27      	ldr	r2, [pc, #156]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d4e:	4b26      	ldr	r3, [pc, #152]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	43db      	mvns	r3, r3
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d72:	4a1d      	ldr	r2, [pc, #116]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d78:	4b1b      	ldr	r3, [pc, #108]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	43db      	mvns	r3, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4013      	ands	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d9c:	4a12      	ldr	r2, [pc, #72]	@ (8003de8 <HAL_GPIO_Init+0x334>)
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3301      	adds	r3, #1
 8003da6:	61fb      	str	r3, [r7, #28]
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	2b0f      	cmp	r3, #15
 8003dac:	f67f ae90 	bls.w	8003ad0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003db0:	bf00      	nop
 8003db2:	bf00      	nop
 8003db4:	3724      	adds	r7, #36	@ 0x24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	40013800 	.word	0x40013800
 8003dc8:	40020000 	.word	0x40020000
 8003dcc:	40020400 	.word	0x40020400
 8003dd0:	40020800 	.word	0x40020800
 8003dd4:	40020c00 	.word	0x40020c00
 8003dd8:	40021000 	.word	0x40021000
 8003ddc:	40021400 	.word	0x40021400
 8003de0:	40021800 	.word	0x40021800
 8003de4:	40021c00 	.word	0x40021c00
 8003de8:	40013c00 	.word	0x40013c00

08003dec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	807b      	strh	r3, [r7, #2]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dfc:	787b      	ldrb	r3, [r7, #1]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e02:	887a      	ldrh	r2, [r7, #2]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e08:	e003      	b.n	8003e12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e0a:	887b      	ldrh	r3, [r7, #2]
 8003e0c:	041a      	lsls	r2, r3, #16
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	619a      	str	r2, [r3, #24]
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
	...

08003e20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e12b      	b.n	800408a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d106      	bne.n	8003e4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f7fe fa1a 	bl	8002280 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2224      	movs	r2, #36	@ 0x24
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0201 	bic.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e84:	f001 fd2a 	bl	80058dc <HAL_RCC_GetPCLK1Freq>
 8003e88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	4a81      	ldr	r2, [pc, #516]	@ (8004094 <HAL_I2C_Init+0x274>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d807      	bhi.n	8003ea4 <HAL_I2C_Init+0x84>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4a80      	ldr	r2, [pc, #512]	@ (8004098 <HAL_I2C_Init+0x278>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	bf94      	ite	ls
 8003e9c:	2301      	movls	r3, #1
 8003e9e:	2300      	movhi	r3, #0
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	e006      	b.n	8003eb2 <HAL_I2C_Init+0x92>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4a7d      	ldr	r2, [pc, #500]	@ (800409c <HAL_I2C_Init+0x27c>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	bf94      	ite	ls
 8003eac:	2301      	movls	r3, #1
 8003eae:	2300      	movhi	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e0e7      	b.n	800408a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	4a78      	ldr	r2, [pc, #480]	@ (80040a0 <HAL_I2C_Init+0x280>)
 8003ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec2:	0c9b      	lsrs	r3, r3, #18
 8003ec4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	4a6a      	ldr	r2, [pc, #424]	@ (8004094 <HAL_I2C_Init+0x274>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d802      	bhi.n	8003ef4 <HAL_I2C_Init+0xd4>
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	e009      	b.n	8003f08 <HAL_I2C_Init+0xe8>
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003efa:	fb02 f303 	mul.w	r3, r2, r3
 8003efe:	4a69      	ldr	r2, [pc, #420]	@ (80040a4 <HAL_I2C_Init+0x284>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	099b      	lsrs	r3, r3, #6
 8003f06:	3301      	adds	r3, #1
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6812      	ldr	r2, [r2, #0]
 8003f0c:	430b      	orrs	r3, r1
 8003f0e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f1a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	495c      	ldr	r1, [pc, #368]	@ (8004094 <HAL_I2C_Init+0x274>)
 8003f24:	428b      	cmp	r3, r1
 8003f26:	d819      	bhi.n	8003f5c <HAL_I2C_Init+0x13c>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	1e59      	subs	r1, r3, #1
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f36:	1c59      	adds	r1, r3, #1
 8003f38:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f3c:	400b      	ands	r3, r1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00a      	beq.n	8003f58 <HAL_I2C_Init+0x138>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	1e59      	subs	r1, r3, #1
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f50:	3301      	adds	r3, #1
 8003f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f56:	e051      	b.n	8003ffc <HAL_I2C_Init+0x1dc>
 8003f58:	2304      	movs	r3, #4
 8003f5a:	e04f      	b.n	8003ffc <HAL_I2C_Init+0x1dc>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d111      	bne.n	8003f88 <HAL_I2C_Init+0x168>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	1e58      	subs	r0, r3, #1
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6859      	ldr	r1, [r3, #4]
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	440b      	add	r3, r1
 8003f72:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f76:	3301      	adds	r3, #1
 8003f78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bf0c      	ite	eq
 8003f80:	2301      	moveq	r3, #1
 8003f82:	2300      	movne	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	e012      	b.n	8003fae <HAL_I2C_Init+0x18e>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	1e58      	subs	r0, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	0099      	lsls	r1, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	bf0c      	ite	eq
 8003fa8:	2301      	moveq	r3, #1
 8003faa:	2300      	movne	r3, #0
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_I2C_Init+0x196>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e022      	b.n	8003ffc <HAL_I2C_Init+0x1dc>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10e      	bne.n	8003fdc <HAL_I2C_Init+0x1bc>
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	1e58      	subs	r0, r3, #1
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6859      	ldr	r1, [r3, #4]
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	440b      	add	r3, r1
 8003fcc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fda:	e00f      	b.n	8003ffc <HAL_I2C_Init+0x1dc>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	1e58      	subs	r0, r3, #1
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6859      	ldr	r1, [r3, #4]
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	440b      	add	r3, r1
 8003fea:	0099      	lsls	r1, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ff8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	6809      	ldr	r1, [r1, #0]
 8004000:	4313      	orrs	r3, r2
 8004002:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69da      	ldr	r2, [r3, #28]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800402a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6911      	ldr	r1, [r2, #16]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	68d2      	ldr	r2, [r2, #12]
 8004036:	4311      	orrs	r1, r2
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	430b      	orrs	r3, r1
 800403e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	695a      	ldr	r2, [r3, #20]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2220      	movs	r2, #32
 8004076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	000186a0 	.word	0x000186a0
 8004098:	001e847f 	.word	0x001e847f
 800409c:	003d08ff 	.word	0x003d08ff
 80040a0:	431bde83 	.word	0x431bde83
 80040a4:	10624dd3 	.word	0x10624dd3

080040a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af02      	add	r7, sp, #8
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	4608      	mov	r0, r1
 80040b2:	4611      	mov	r1, r2
 80040b4:	461a      	mov	r2, r3
 80040b6:	4603      	mov	r3, r0
 80040b8:	817b      	strh	r3, [r7, #10]
 80040ba:	460b      	mov	r3, r1
 80040bc:	813b      	strh	r3, [r7, #8]
 80040be:	4613      	mov	r3, r2
 80040c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040c2:	f7ff fb23 	bl	800370c <HAL_GetTick>
 80040c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	f040 80d9 	bne.w	8004288 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	2319      	movs	r3, #25
 80040dc:	2201      	movs	r2, #1
 80040de:	496d      	ldr	r1, [pc, #436]	@ (8004294 <HAL_I2C_Mem_Write+0x1ec>)
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 fdad 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80040ec:	2302      	movs	r3, #2
 80040ee:	e0cc      	b.n	800428a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_I2C_Mem_Write+0x56>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e0c5      	b.n	800428a <HAL_I2C_Mem_Write+0x1e2>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b01      	cmp	r3, #1
 8004112:	d007      	beq.n	8004124 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0201 	orr.w	r2, r2, #1
 8004122:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004132:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2221      	movs	r2, #33	@ 0x21
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2240      	movs	r2, #64	@ 0x40
 8004140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6a3a      	ldr	r2, [r7, #32]
 800414e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004154:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	4a4d      	ldr	r2, [pc, #308]	@ (8004298 <HAL_I2C_Mem_Write+0x1f0>)
 8004164:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004166:	88f8      	ldrh	r0, [r7, #6]
 8004168:	893a      	ldrh	r2, [r7, #8]
 800416a:	8979      	ldrh	r1, [r7, #10]
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	9301      	str	r3, [sp, #4]
 8004170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	4603      	mov	r3, r0
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 fbe4 	bl	8004944 <I2C_RequestMemoryWrite>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d052      	beq.n	8004228 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e081      	b.n	800428a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800418a:	68f8      	ldr	r0, [r7, #12]
 800418c:	f000 fe2e 	bl	8004dec <I2C_WaitOnTXEFlagUntilTimeout>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00d      	beq.n	80041b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	2b04      	cmp	r3, #4
 800419c:	d107      	bne.n	80041ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e06b      	b.n	800428a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b6:	781a      	ldrb	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d8:	b29b      	uxth	r3, r3
 80041da:	3b01      	subs	r3, #1
 80041dc:	b29a      	uxth	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d11b      	bne.n	8004228 <HAL_I2C_Mem_Write+0x180>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d017      	beq.n	8004228 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	781a      	ldrb	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b01      	subs	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1aa      	bne.n	8004186 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f000 fe1a 	bl	8004e6e <I2C_WaitOnBTFFlagUntilTimeout>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00d      	beq.n	800425c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004244:	2b04      	cmp	r3, #4
 8004246:	d107      	bne.n	8004258 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004256:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e016      	b.n	800428a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800426a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	e000      	b.n	800428a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
  }
}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	00100002 	.word	0x00100002
 8004298:	ffff0000 	.word	0xffff0000

0800429c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b08c      	sub	sp, #48	@ 0x30
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	461a      	mov	r2, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	817b      	strh	r3, [r7, #10]
 80042ae:	460b      	mov	r3, r1
 80042b0:	813b      	strh	r3, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042b6:	f7ff fa29 	bl	800370c <HAL_GetTick>
 80042ba:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	f040 8208 	bne.w	80046da <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	2319      	movs	r3, #25
 80042d0:	2201      	movs	r2, #1
 80042d2:	497b      	ldr	r1, [pc, #492]	@ (80044c0 <HAL_I2C_Mem_Read+0x224>)
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 fcb3 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80042e0:	2302      	movs	r3, #2
 80042e2:	e1fb      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d101      	bne.n	80042f2 <HAL_I2C_Mem_Read+0x56>
 80042ee:	2302      	movs	r3, #2
 80042f0:	e1f4      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	2b01      	cmp	r3, #1
 8004306:	d007      	beq.n	8004318 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0201 	orr.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004326:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2222      	movs	r2, #34	@ 0x22
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2240      	movs	r2, #64	@ 0x40
 8004334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004342:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004348:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4a5b      	ldr	r2, [pc, #364]	@ (80044c4 <HAL_I2C_Mem_Read+0x228>)
 8004358:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800435a:	88f8      	ldrh	r0, [r7, #6]
 800435c:	893a      	ldrh	r2, [r7, #8]
 800435e:	8979      	ldrh	r1, [r7, #10]
 8004360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004362:	9301      	str	r3, [sp, #4]
 8004364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004366:	9300      	str	r3, [sp, #0]
 8004368:	4603      	mov	r3, r0
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 fb80 	bl	8004a70 <I2C_RequestMemoryRead>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e1b0      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437e:	2b00      	cmp	r3, #0
 8004380:	d113      	bne.n	80043aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004382:	2300      	movs	r3, #0
 8004384:	623b      	str	r3, [r7, #32]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	623b      	str	r3, [r7, #32]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	623b      	str	r3, [r7, #32]
 8004396:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	e184      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d11b      	bne.n	80043ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c2:	2300      	movs	r3, #0
 80043c4:	61fb      	str	r3, [r7, #28]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	61fb      	str	r3, [r7, #28]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	61fb      	str	r3, [r7, #28]
 80043d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	e164      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d11b      	bne.n	800442a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004400:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004410:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	695b      	ldr	r3, [r3, #20]
 800441c:	61bb      	str	r3, [r7, #24]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	61bb      	str	r3, [r7, #24]
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	e144      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800442a:	2300      	movs	r3, #0
 800442c:	617b      	str	r3, [r7, #20]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	695b      	ldr	r3, [r3, #20]
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	617b      	str	r3, [r7, #20]
 800443e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004440:	e138      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004446:	2b03      	cmp	r3, #3
 8004448:	f200 80f1 	bhi.w	800462e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004450:	2b01      	cmp	r3, #1
 8004452:	d123      	bne.n	800449c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004456:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f000 fd49 	bl	8004ef0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e139      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447a:	1c5a      	adds	r2, r3, #1
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004490:	b29b      	uxth	r3, r3
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800449a:	e10b      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d14e      	bne.n	8004542 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044aa:	2200      	movs	r2, #0
 80044ac:	4906      	ldr	r1, [pc, #24]	@ (80044c8 <HAL_I2C_Mem_Read+0x22c>)
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 fbc6 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d008      	beq.n	80044cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e10e      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
 80044be:	bf00      	nop
 80044c0:	00100002 	.word	0x00100002
 80044c4:	ffff0000 	.word	0xffff0000
 80044c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f8:	3b01      	subs	r3, #1
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004504:	b29b      	uxth	r3, r3
 8004506:	3b01      	subs	r3, #1
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004540:	e0b8      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004548:	2200      	movs	r2, #0
 800454a:	4966      	ldr	r1, [pc, #408]	@ (80046e4 <HAL_I2C_Mem_Read+0x448>)
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 fb77 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e0bf      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800456a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	691a      	ldr	r2, [r3, #16]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457e:	1c5a      	adds	r2, r3, #1
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004594:	b29b      	uxth	r3, r3
 8004596:	3b01      	subs	r3, #1
 8004598:	b29a      	uxth	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a4:	2200      	movs	r2, #0
 80045a6:	494f      	ldr	r1, [pc, #316]	@ (80046e4 <HAL_I2C_Mem_Read+0x448>)
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 fb49 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e091      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691a      	ldr	r2, [r3, #16]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	b2d2      	uxtb	r2, r2
 80045d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	691a      	ldr	r2, [r3, #16]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	b2d2      	uxtb	r2, r2
 8004606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800462c:	e042      	b.n	80046b4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800462e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004630:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 fc5c 	bl	8004ef0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e04c      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464c:	b2d2      	uxtb	r2, r2
 800464e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800466a:	b29b      	uxth	r3, r3
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b04      	cmp	r3, #4
 8004680:	d118      	bne.n	80046b4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f47f aec2 	bne.w	8004442 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2220      	movs	r2, #32
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	e000      	b.n	80046dc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
  }
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3728      	adds	r7, #40	@ 0x28
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	00010004 	.word	0x00010004

080046e8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08a      	sub	sp, #40	@ 0x28
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	607a      	str	r2, [r7, #4]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	460b      	mov	r3, r1
 80046f6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80046f8:	f7ff f808 	bl	800370c <HAL_GetTick>
 80046fc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80046fe:	2301      	movs	r3, #1
 8004700:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b20      	cmp	r3, #32
 800470c:	f040 8111 	bne.w	8004932 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	2319      	movs	r3, #25
 8004716:	2201      	movs	r2, #1
 8004718:	4988      	ldr	r1, [pc, #544]	@ (800493c <HAL_I2C_IsDeviceReady+0x254>)
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 fa90 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004726:	2302      	movs	r3, #2
 8004728:	e104      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004730:	2b01      	cmp	r3, #1
 8004732:	d101      	bne.n	8004738 <HAL_I2C_IsDeviceReady+0x50>
 8004734:	2302      	movs	r3, #2
 8004736:	e0fd      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b01      	cmp	r3, #1
 800474c:	d007      	beq.n	800475e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0201 	orr.w	r2, r2, #1
 800475c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800476c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2224      	movs	r2, #36	@ 0x24
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4a70      	ldr	r2, [pc, #448]	@ (8004940 <HAL_I2C_IsDeviceReady+0x258>)
 8004780:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004790:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2200      	movs	r2, #0
 800479a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 fa4e 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00d      	beq.n	80047c6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047b8:	d103      	bne.n	80047c2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047c0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e0b6      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047c6:	897b      	ldrh	r3, [r7, #10]
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	461a      	mov	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047d4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80047d6:	f7fe ff99 	bl	800370c <HAL_GetTick>
 80047da:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	bf0c      	ite	eq
 80047ea:	2301      	moveq	r3, #1
 80047ec:	2300      	movne	r3, #0
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004800:	bf0c      	ite	eq
 8004802:	2301      	moveq	r3, #1
 8004804:	2300      	movne	r3, #0
 8004806:	b2db      	uxtb	r3, r3
 8004808:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800480a:	e025      	b.n	8004858 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800480c:	f7fe ff7e 	bl	800370c <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d302      	bcc.n	8004822 <HAL_I2C_IsDeviceReady+0x13a>
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d103      	bne.n	800482a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	22a0      	movs	r2, #160	@ 0xa0
 8004826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b02      	cmp	r3, #2
 8004836:	bf0c      	ite	eq
 8004838:	2301      	moveq	r3, #1
 800483a:	2300      	movne	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800484e:	bf0c      	ite	eq
 8004850:	2301      	moveq	r3, #1
 8004852:	2300      	movne	r3, #0
 8004854:	b2db      	uxtb	r3, r3
 8004856:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2ba0      	cmp	r3, #160	@ 0xa0
 8004862:	d005      	beq.n	8004870 <HAL_I2C_IsDeviceReady+0x188>
 8004864:	7dfb      	ldrb	r3, [r7, #23]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d102      	bne.n	8004870 <HAL_I2C_IsDeviceReady+0x188>
 800486a:	7dbb      	ldrb	r3, [r7, #22]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0cd      	beq.n	800480c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2220      	movs	r2, #32
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b02      	cmp	r3, #2
 8004884:	d129      	bne.n	80048da <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004894:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004896:	2300      	movs	r3, #0
 8004898:	613b      	str	r3, [r7, #16]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	613b      	str	r3, [r7, #16]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	613b      	str	r3, [r7, #16]
 80048aa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	2319      	movs	r3, #25
 80048b2:	2201      	movs	r2, #1
 80048b4:	4921      	ldr	r1, [pc, #132]	@ (800493c <HAL_I2C_IsDeviceReady+0x254>)
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f000 f9c2 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e036      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2220      	movs	r2, #32
 80048ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	e02c      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048e8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048f2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	9300      	str	r3, [sp, #0]
 80048f8:	2319      	movs	r3, #25
 80048fa:	2201      	movs	r2, #1
 80048fc:	490f      	ldr	r1, [pc, #60]	@ (800493c <HAL_I2C_IsDeviceReady+0x254>)
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f000 f99e 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e012      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	3301      	adds	r3, #1
 8004912:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	429a      	cmp	r2, r3
 800491a:	f4ff af32 	bcc.w	8004782 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e000      	b.n	8004934 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004932:	2302      	movs	r3, #2
  }
}
 8004934:	4618      	mov	r0, r3
 8004936:	3720      	adds	r7, #32
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	00100002 	.word	0x00100002
 8004940:	ffff0000 	.word	0xffff0000

08004944 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b088      	sub	sp, #32
 8004948:	af02      	add	r7, sp, #8
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	4608      	mov	r0, r1
 800494e:	4611      	mov	r1, r2
 8004950:	461a      	mov	r2, r3
 8004952:	4603      	mov	r3, r0
 8004954:	817b      	strh	r3, [r7, #10]
 8004956:	460b      	mov	r3, r1
 8004958:	813b      	strh	r3, [r7, #8]
 800495a:	4613      	mov	r3, r2
 800495c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800496c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	2200      	movs	r2, #0
 8004976:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f960 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00d      	beq.n	80049a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004990:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004994:	d103      	bne.n	800499e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800499c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e05f      	b.n	8004a62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049a2:	897b      	ldrh	r3, [r7, #10]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	461a      	mov	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80049b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b4:	6a3a      	ldr	r2, [r7, #32]
 80049b6:	492d      	ldr	r1, [pc, #180]	@ (8004a6c <I2C_RequestMemoryWrite+0x128>)
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f000 f998 	bl	8004cee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e04c      	b.n	8004a62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049c8:	2300      	movs	r3, #0
 80049ca:	617b      	str	r3, [r7, #20]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	617b      	str	r3, [r7, #20]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	617b      	str	r3, [r7, #20]
 80049dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e0:	6a39      	ldr	r1, [r7, #32]
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fa02 	bl	8004dec <I2C_WaitOnTXEFlagUntilTimeout>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00d      	beq.n	8004a0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d107      	bne.n	8004a06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e02b      	b.n	8004a62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a0a:	88fb      	ldrh	r3, [r7, #6]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d105      	bne.n	8004a1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a10:	893b      	ldrh	r3, [r7, #8]
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	611a      	str	r2, [r3, #16]
 8004a1a:	e021      	b.n	8004a60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a1c:	893b      	ldrh	r3, [r7, #8]
 8004a1e:	0a1b      	lsrs	r3, r3, #8
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a2c:	6a39      	ldr	r1, [r7, #32]
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 f9dc 	bl	8004dec <I2C_WaitOnTXEFlagUntilTimeout>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d00d      	beq.n	8004a56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d107      	bne.n	8004a52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e005      	b.n	8004a62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a56:	893b      	ldrh	r3, [r7, #8]
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	00010002 	.word	0x00010002

08004a70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b088      	sub	sp, #32
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	4608      	mov	r0, r1
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4603      	mov	r3, r0
 8004a80:	817b      	strh	r3, [r7, #10]
 8004a82:	460b      	mov	r3, r1
 8004a84:	813b      	strh	r3, [r7, #8]
 8004a86:	4613      	mov	r3, r2
 8004a88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004aa8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 f8c2 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00d      	beq.n	8004ade <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad0:	d103      	bne.n	8004ada <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ad8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e0aa      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ade:	897b      	ldrh	r3, [r7, #10]
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004aec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	6a3a      	ldr	r2, [r7, #32]
 8004af2:	4952      	ldr	r1, [pc, #328]	@ (8004c3c <I2C_RequestMemoryRead+0x1cc>)
 8004af4:	68f8      	ldr	r0, [r7, #12]
 8004af6:	f000 f8fa 	bl	8004cee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e097      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b1c:	6a39      	ldr	r1, [r7, #32]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 f964 	bl	8004dec <I2C_WaitOnTXEFlagUntilTimeout>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00d      	beq.n	8004b46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d107      	bne.n	8004b42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e076      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b46:	88fb      	ldrh	r3, [r7, #6]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d105      	bne.n	8004b58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b4c:	893b      	ldrh	r3, [r7, #8]
 8004b4e:	b2da      	uxtb	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	611a      	str	r2, [r3, #16]
 8004b56:	e021      	b.n	8004b9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b58:	893b      	ldrh	r3, [r7, #8]
 8004b5a:	0a1b      	lsrs	r3, r3, #8
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b68:	6a39      	ldr	r1, [r7, #32]
 8004b6a:	68f8      	ldr	r0, [r7, #12]
 8004b6c:	f000 f93e 	bl	8004dec <I2C_WaitOnTXEFlagUntilTimeout>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00d      	beq.n	8004b92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d107      	bne.n	8004b8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e050      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b92:	893b      	ldrh	r3, [r7, #8]
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9e:	6a39      	ldr	r1, [r7, #32]
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f923 	bl	8004dec <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00d      	beq.n	8004bc8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	d107      	bne.n	8004bc4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bc2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e035      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bd6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	9300      	str	r3, [sp, #0]
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f82b 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00d      	beq.n	8004c0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bfe:	d103      	bne.n	8004c08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e013      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004c0c:	897b      	ldrh	r3, [r7, #10]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	f043 0301 	orr.w	r3, r3, #1
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1e:	6a3a      	ldr	r2, [r7, #32]
 8004c20:	4906      	ldr	r1, [pc, #24]	@ (8004c3c <I2C_RequestMemoryRead+0x1cc>)
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 f863 	bl	8004cee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	00010002 	.word	0x00010002

08004c40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c50:	e025      	b.n	8004c9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c58:	d021      	beq.n	8004c9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c5a:	f7fe fd57 	bl	800370c <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d302      	bcc.n	8004c70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d116      	bne.n	8004c9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	f043 0220 	orr.w	r2, r3, #32
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e023      	b.n	8004ce6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	0c1b      	lsrs	r3, r3, #16
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d10d      	bne.n	8004cc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	43da      	mvns	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	bf0c      	ite	eq
 8004cba:	2301      	moveq	r3, #1
 8004cbc:	2300      	movne	r3, #0
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	e00c      	b.n	8004cde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	43da      	mvns	r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	4013      	ands	r3, r2
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	bf0c      	ite	eq
 8004cd6:	2301      	moveq	r3, #1
 8004cd8:	2300      	movne	r3, #0
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	461a      	mov	r2, r3
 8004cde:	79fb      	ldrb	r3, [r7, #7]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d0b6      	beq.n	8004c52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b084      	sub	sp, #16
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	607a      	str	r2, [r7, #4]
 8004cfa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cfc:	e051      	b.n	8004da2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d0c:	d123      	bne.n	8004d56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d26:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d42:	f043 0204 	orr.w	r2, r3, #4
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e046      	b.n	8004de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5c:	d021      	beq.n	8004da2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5e:	f7fe fcd5 	bl	800370c <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d302      	bcc.n	8004d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d116      	bne.n	8004da2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	f043 0220 	orr.w	r2, r3, #32
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e020      	b.n	8004de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	0c1b      	lsrs	r3, r3, #16
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d10c      	bne.n	8004dc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	43da      	mvns	r2, r3
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	4013      	ands	r3, r2
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bf14      	ite	ne
 8004dbe:	2301      	movne	r3, #1
 8004dc0:	2300      	moveq	r3, #0
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	e00b      	b.n	8004dde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	43da      	mvns	r2, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	bf14      	ite	ne
 8004dd8:	2301      	movne	r3, #1
 8004dda:	2300      	moveq	r3, #0
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d18d      	bne.n	8004cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004df8:	e02d      	b.n	8004e56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 f8ce 	bl	8004f9c <I2C_IsAcknowledgeFailed>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e02d      	b.n	8004e66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e10:	d021      	beq.n	8004e56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e12:	f7fe fc7b 	bl	800370c <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d302      	bcc.n	8004e28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d116      	bne.n	8004e56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e42:	f043 0220 	orr.w	r2, r3, #32
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e007      	b.n	8004e66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e60:	2b80      	cmp	r3, #128	@ 0x80
 8004e62:	d1ca      	bne.n	8004dfa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b084      	sub	sp, #16
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e7a:	e02d      	b.n	8004ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f000 f88d 	bl	8004f9c <I2C_IsAcknowledgeFailed>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e02d      	b.n	8004ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e92:	d021      	beq.n	8004ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e94:	f7fe fc3a 	bl	800370c <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d302      	bcc.n	8004eaa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d116      	bne.n	8004ed8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec4:	f043 0220 	orr.w	r2, r3, #32
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e007      	b.n	8004ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f003 0304 	and.w	r3, r3, #4
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d1ca      	bne.n	8004e7c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004efc:	e042      	b.n	8004f84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	f003 0310 	and.w	r3, r3, #16
 8004f08:	2b10      	cmp	r3, #16
 8004f0a:	d119      	bne.n	8004f40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0210 	mvn.w	r2, #16
 8004f14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e029      	b.n	8004f94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f40:	f7fe fbe4 	bl	800370c <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d302      	bcc.n	8004f56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d116      	bne.n	8004f84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f70:	f043 0220 	orr.w	r2, r3, #32
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e007      	b.n	8004f94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f8e:	2b40      	cmp	r3, #64	@ 0x40
 8004f90:	d1b5      	bne.n	8004efe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fb2:	d11b      	bne.n	8004fec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fbc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd8:	f043 0204 	orr.w	r2, r3, #4
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e267      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d075      	beq.n	8005106 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800501a:	4b88      	ldr	r3, [pc, #544]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 030c 	and.w	r3, r3, #12
 8005022:	2b04      	cmp	r3, #4
 8005024:	d00c      	beq.n	8005040 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005026:	4b85      	ldr	r3, [pc, #532]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800502e:	2b08      	cmp	r3, #8
 8005030:	d112      	bne.n	8005058 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005032:	4b82      	ldr	r3, [pc, #520]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800503a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800503e:	d10b      	bne.n	8005058 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005040:	4b7e      	ldr	r3, [pc, #504]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d05b      	beq.n	8005104 <HAL_RCC_OscConfig+0x108>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d157      	bne.n	8005104 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e242      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005060:	d106      	bne.n	8005070 <HAL_RCC_OscConfig+0x74>
 8005062:	4b76      	ldr	r3, [pc, #472]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a75      	ldr	r2, [pc, #468]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800506c:	6013      	str	r3, [r2, #0]
 800506e:	e01d      	b.n	80050ac <HAL_RCC_OscConfig+0xb0>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005078:	d10c      	bne.n	8005094 <HAL_RCC_OscConfig+0x98>
 800507a:	4b70      	ldr	r3, [pc, #448]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a6f      	ldr	r2, [pc, #444]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	4b6d      	ldr	r3, [pc, #436]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a6c      	ldr	r2, [pc, #432]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800508c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005090:	6013      	str	r3, [r2, #0]
 8005092:	e00b      	b.n	80050ac <HAL_RCC_OscConfig+0xb0>
 8005094:	4b69      	ldr	r3, [pc, #420]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a68      	ldr	r2, [pc, #416]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800509a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800509e:	6013      	str	r3, [r2, #0]
 80050a0:	4b66      	ldr	r3, [pc, #408]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a65      	ldr	r2, [pc, #404]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 80050a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d013      	beq.n	80050dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b4:	f7fe fb2a 	bl	800370c <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050bc:	f7fe fb26 	bl	800370c <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b64      	cmp	r3, #100	@ 0x64
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e207      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ce:	4b5b      	ldr	r3, [pc, #364]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d0f0      	beq.n	80050bc <HAL_RCC_OscConfig+0xc0>
 80050da:	e014      	b.n	8005106 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050dc:	f7fe fb16 	bl	800370c <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050e4:	f7fe fb12 	bl	800370c <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b64      	cmp	r3, #100	@ 0x64
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e1f3      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050f6:	4b51      	ldr	r3, [pc, #324]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0xe8>
 8005102:	e000      	b.n	8005106 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d063      	beq.n	80051da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005112:	4b4a      	ldr	r3, [pc, #296]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f003 030c 	and.w	r3, r3, #12
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00b      	beq.n	8005136 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800511e:	4b47      	ldr	r3, [pc, #284]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005126:	2b08      	cmp	r3, #8
 8005128:	d11c      	bne.n	8005164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800512a:	4b44      	ldr	r3, [pc, #272]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d116      	bne.n	8005164 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005136:	4b41      	ldr	r3, [pc, #260]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d005      	beq.n	800514e <HAL_RCC_OscConfig+0x152>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d001      	beq.n	800514e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e1c7      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800514e:	4b3b      	ldr	r3, [pc, #236]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	00db      	lsls	r3, r3, #3
 800515c:	4937      	ldr	r1, [pc, #220]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800515e:	4313      	orrs	r3, r2
 8005160:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005162:	e03a      	b.n	80051da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d020      	beq.n	80051ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800516c:	4b34      	ldr	r3, [pc, #208]	@ (8005240 <HAL_RCC_OscConfig+0x244>)
 800516e:	2201      	movs	r2, #1
 8005170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005172:	f7fe facb 	bl	800370c <HAL_GetTick>
 8005176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005178:	e008      	b.n	800518c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800517a:	f7fe fac7 	bl	800370c <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b02      	cmp	r3, #2
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e1a8      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800518c:	4b2b      	ldr	r3, [pc, #172]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d0f0      	beq.n	800517a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005198:	4b28      	ldr	r3, [pc, #160]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	4925      	ldr	r1, [pc, #148]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	600b      	str	r3, [r1, #0]
 80051ac:	e015      	b.n	80051da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ae:	4b24      	ldr	r3, [pc, #144]	@ (8005240 <HAL_RCC_OscConfig+0x244>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b4:	f7fe faaa 	bl	800370c <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051bc:	f7fe faa6 	bl	800370c <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e187      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ce:	4b1b      	ldr	r3, [pc, #108]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1f0      	bne.n	80051bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d036      	beq.n	8005254 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d016      	beq.n	800521c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051ee:	4b15      	ldr	r3, [pc, #84]	@ (8005244 <HAL_RCC_OscConfig+0x248>)
 80051f0:	2201      	movs	r2, #1
 80051f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051f4:	f7fe fa8a 	bl	800370c <HAL_GetTick>
 80051f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051fa:	e008      	b.n	800520e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051fc:	f7fe fa86 	bl	800370c <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d901      	bls.n	800520e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e167      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800520e:	4b0b      	ldr	r3, [pc, #44]	@ (800523c <HAL_RCC_OscConfig+0x240>)
 8005210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005212:	f003 0302 	and.w	r3, r3, #2
 8005216:	2b00      	cmp	r3, #0
 8005218:	d0f0      	beq.n	80051fc <HAL_RCC_OscConfig+0x200>
 800521a:	e01b      	b.n	8005254 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800521c:	4b09      	ldr	r3, [pc, #36]	@ (8005244 <HAL_RCC_OscConfig+0x248>)
 800521e:	2200      	movs	r2, #0
 8005220:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005222:	f7fe fa73 	bl	800370c <HAL_GetTick>
 8005226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005228:	e00e      	b.n	8005248 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800522a:	f7fe fa6f 	bl	800370c <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	2b02      	cmp	r3, #2
 8005236:	d907      	bls.n	8005248 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e150      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
 800523c:	40023800 	.word	0x40023800
 8005240:	42470000 	.word	0x42470000
 8005244:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005248:	4b88      	ldr	r3, [pc, #544]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800524a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800524c:	f003 0302 	and.w	r3, r3, #2
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1ea      	bne.n	800522a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0304 	and.w	r3, r3, #4
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 8097 	beq.w	8005390 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005262:	2300      	movs	r3, #0
 8005264:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005266:	4b81      	ldr	r3, [pc, #516]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10f      	bne.n	8005292 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005272:	2300      	movs	r3, #0
 8005274:	60bb      	str	r3, [r7, #8]
 8005276:	4b7d      	ldr	r3, [pc, #500]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	4a7c      	ldr	r2, [pc, #496]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800527c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005280:	6413      	str	r3, [r2, #64]	@ 0x40
 8005282:	4b7a      	ldr	r3, [pc, #488]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528a:	60bb      	str	r3, [r7, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800528e:	2301      	movs	r3, #1
 8005290:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005292:	4b77      	ldr	r3, [pc, #476]	@ (8005470 <HAL_RCC_OscConfig+0x474>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800529a:	2b00      	cmp	r3, #0
 800529c:	d118      	bne.n	80052d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800529e:	4b74      	ldr	r3, [pc, #464]	@ (8005470 <HAL_RCC_OscConfig+0x474>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a73      	ldr	r2, [pc, #460]	@ (8005470 <HAL_RCC_OscConfig+0x474>)
 80052a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052aa:	f7fe fa2f 	bl	800370c <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b2:	f7fe fa2b 	bl	800370c <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e10c      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c4:	4b6a      	ldr	r3, [pc, #424]	@ (8005470 <HAL_RCC_OscConfig+0x474>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d0f0      	beq.n	80052b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d106      	bne.n	80052e6 <HAL_RCC_OscConfig+0x2ea>
 80052d8:	4b64      	ldr	r3, [pc, #400]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 80052da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052dc:	4a63      	ldr	r2, [pc, #396]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 80052de:	f043 0301 	orr.w	r3, r3, #1
 80052e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80052e4:	e01c      	b.n	8005320 <HAL_RCC_OscConfig+0x324>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2b05      	cmp	r3, #5
 80052ec:	d10c      	bne.n	8005308 <HAL_RCC_OscConfig+0x30c>
 80052ee:	4b5f      	ldr	r3, [pc, #380]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 80052f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f2:	4a5e      	ldr	r2, [pc, #376]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 80052f4:	f043 0304 	orr.w	r3, r3, #4
 80052f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80052fa:	4b5c      	ldr	r3, [pc, #368]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 80052fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fe:	4a5b      	ldr	r2, [pc, #364]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005300:	f043 0301 	orr.w	r3, r3, #1
 8005304:	6713      	str	r3, [r2, #112]	@ 0x70
 8005306:	e00b      	b.n	8005320 <HAL_RCC_OscConfig+0x324>
 8005308:	4b58      	ldr	r3, [pc, #352]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800530a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530c:	4a57      	ldr	r2, [pc, #348]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800530e:	f023 0301 	bic.w	r3, r3, #1
 8005312:	6713      	str	r3, [r2, #112]	@ 0x70
 8005314:	4b55      	ldr	r3, [pc, #340]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005318:	4a54      	ldr	r2, [pc, #336]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800531a:	f023 0304 	bic.w	r3, r3, #4
 800531e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d015      	beq.n	8005354 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005328:	f7fe f9f0 	bl	800370c <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532e:	e00a      	b.n	8005346 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005330:	f7fe f9ec 	bl	800370c <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800533e:	4293      	cmp	r3, r2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e0cb      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005346:	4b49      	ldr	r3, [pc, #292]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0ee      	beq.n	8005330 <HAL_RCC_OscConfig+0x334>
 8005352:	e014      	b.n	800537e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005354:	f7fe f9da 	bl	800370c <HAL_GetTick>
 8005358:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800535a:	e00a      	b.n	8005372 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800535c:	f7fe f9d6 	bl	800370c <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800536a:	4293      	cmp	r3, r2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e0b5      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005372:	4b3e      	ldr	r3, [pc, #248]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1ee      	bne.n	800535c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800537e:	7dfb      	ldrb	r3, [r7, #23]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d105      	bne.n	8005390 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005384:	4b39      	ldr	r3, [pc, #228]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005388:	4a38      	ldr	r2, [pc, #224]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800538a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800538e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 80a1 	beq.w	80054dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800539a:	4b34      	ldr	r3, [pc, #208]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 030c 	and.w	r3, r3, #12
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	d05c      	beq.n	8005460 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d141      	bne.n	8005432 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ae:	4b31      	ldr	r3, [pc, #196]	@ (8005474 <HAL_RCC_OscConfig+0x478>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b4:	f7fe f9aa 	bl	800370c <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053bc:	f7fe f9a6 	bl	800370c <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e087      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ce:	4b27      	ldr	r3, [pc, #156]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1f0      	bne.n	80053bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	69da      	ldr	r2, [r3, #28]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	431a      	orrs	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e8:	019b      	lsls	r3, r3, #6
 80053ea:	431a      	orrs	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	085b      	lsrs	r3, r3, #1
 80053f2:	3b01      	subs	r3, #1
 80053f4:	041b      	lsls	r3, r3, #16
 80053f6:	431a      	orrs	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fc:	061b      	lsls	r3, r3, #24
 80053fe:	491b      	ldr	r1, [pc, #108]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005400:	4313      	orrs	r3, r2
 8005402:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005404:	4b1b      	ldr	r3, [pc, #108]	@ (8005474 <HAL_RCC_OscConfig+0x478>)
 8005406:	2201      	movs	r2, #1
 8005408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800540a:	f7fe f97f 	bl	800370c <HAL_GetTick>
 800540e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005410:	e008      	b.n	8005424 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005412:	f7fe f97b 	bl	800370c <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e05c      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005424:	4b11      	ldr	r3, [pc, #68]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d0f0      	beq.n	8005412 <HAL_RCC_OscConfig+0x416>
 8005430:	e054      	b.n	80054dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005432:	4b10      	ldr	r3, [pc, #64]	@ (8005474 <HAL_RCC_OscConfig+0x478>)
 8005434:	2200      	movs	r2, #0
 8005436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005438:	f7fe f968 	bl	800370c <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005440:	f7fe f964 	bl	800370c <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e045      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005452:	4b06      	ldr	r3, [pc, #24]	@ (800546c <HAL_RCC_OscConfig+0x470>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1f0      	bne.n	8005440 <HAL_RCC_OscConfig+0x444>
 800545e:	e03d      	b.n	80054dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d107      	bne.n	8005478 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e038      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
 800546c:	40023800 	.word	0x40023800
 8005470:	40007000 	.word	0x40007000
 8005474:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005478:	4b1b      	ldr	r3, [pc, #108]	@ (80054e8 <HAL_RCC_OscConfig+0x4ec>)
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d028      	beq.n	80054d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005490:	429a      	cmp	r2, r3
 8005492:	d121      	bne.n	80054d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800549e:	429a      	cmp	r2, r3
 80054a0:	d11a      	bne.n	80054d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054a8:	4013      	ands	r3, r2
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d111      	bne.n	80054d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054be:	085b      	lsrs	r3, r3, #1
 80054c0:	3b01      	subs	r3, #1
 80054c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d107      	bne.n	80054d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d001      	beq.n	80054dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e000      	b.n	80054de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3718      	adds	r7, #24
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	40023800 	.word	0x40023800

080054ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e0cc      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005500:	4b68      	ldr	r3, [pc, #416]	@ (80056a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0307 	and.w	r3, r3, #7
 8005508:	683a      	ldr	r2, [r7, #0]
 800550a:	429a      	cmp	r2, r3
 800550c:	d90c      	bls.n	8005528 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800550e:	4b65      	ldr	r3, [pc, #404]	@ (80056a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	b2d2      	uxtb	r2, r2
 8005514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005516:	4b63      	ldr	r3, [pc, #396]	@ (80056a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0307 	and.w	r3, r3, #7
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	429a      	cmp	r2, r3
 8005522:	d001      	beq.n	8005528 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e0b8      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d020      	beq.n	8005576 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0304 	and.w	r3, r3, #4
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005540:	4b59      	ldr	r3, [pc, #356]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	4a58      	ldr	r2, [pc, #352]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005546:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800554a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f003 0308 	and.w	r3, r3, #8
 8005554:	2b00      	cmp	r3, #0
 8005556:	d005      	beq.n	8005564 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005558:	4b53      	ldr	r3, [pc, #332]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	4a52      	ldr	r2, [pc, #328]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 800555e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005562:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005564:	4b50      	ldr	r3, [pc, #320]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	494d      	ldr	r1, [pc, #308]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005572:	4313      	orrs	r3, r2
 8005574:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d044      	beq.n	800560c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d107      	bne.n	800559a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800558a:	4b47      	ldr	r3, [pc, #284]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d119      	bne.n	80055ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e07f      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d003      	beq.n	80055aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055a6:	2b03      	cmp	r3, #3
 80055a8:	d107      	bne.n	80055ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055aa:	4b3f      	ldr	r3, [pc, #252]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d109      	bne.n	80055ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e06f      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ba:	4b3b      	ldr	r3, [pc, #236]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e067      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055ca:	4b37      	ldr	r3, [pc, #220]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f023 0203 	bic.w	r2, r3, #3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	4934      	ldr	r1, [pc, #208]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055dc:	f7fe f896 	bl	800370c <HAL_GetTick>
 80055e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055e2:	e00a      	b.n	80055fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055e4:	f7fe f892 	bl	800370c <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e04f      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055fa:	4b2b      	ldr	r3, [pc, #172]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f003 020c 	and.w	r2, r3, #12
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	429a      	cmp	r2, r3
 800560a:	d1eb      	bne.n	80055e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800560c:	4b25      	ldr	r3, [pc, #148]	@ (80056a4 <HAL_RCC_ClockConfig+0x1b8>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0307 	and.w	r3, r3, #7
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	429a      	cmp	r2, r3
 8005618:	d20c      	bcs.n	8005634 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800561a:	4b22      	ldr	r3, [pc, #136]	@ (80056a4 <HAL_RCC_ClockConfig+0x1b8>)
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005622:	4b20      	ldr	r3, [pc, #128]	@ (80056a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d001      	beq.n	8005634 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e032      	b.n	800569a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b00      	cmp	r3, #0
 800563e:	d008      	beq.n	8005652 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005640:	4b19      	ldr	r3, [pc, #100]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	4916      	ldr	r1, [pc, #88]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 800564e:	4313      	orrs	r3, r2
 8005650:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b00      	cmp	r3, #0
 800565c:	d009      	beq.n	8005672 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800565e:	4b12      	ldr	r3, [pc, #72]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	490e      	ldr	r1, [pc, #56]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	4313      	orrs	r3, r2
 8005670:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005672:	f000 f821 	bl	80056b8 <HAL_RCC_GetSysClockFreq>
 8005676:	4602      	mov	r2, r0
 8005678:	4b0b      	ldr	r3, [pc, #44]	@ (80056a8 <HAL_RCC_ClockConfig+0x1bc>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	091b      	lsrs	r3, r3, #4
 800567e:	f003 030f 	and.w	r3, r3, #15
 8005682:	490a      	ldr	r1, [pc, #40]	@ (80056ac <HAL_RCC_ClockConfig+0x1c0>)
 8005684:	5ccb      	ldrb	r3, [r1, r3]
 8005686:	fa22 f303 	lsr.w	r3, r2, r3
 800568a:	4a09      	ldr	r2, [pc, #36]	@ (80056b0 <HAL_RCC_ClockConfig+0x1c4>)
 800568c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800568e:	4b09      	ldr	r3, [pc, #36]	@ (80056b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f7fd fff6 	bl	8003684 <HAL_InitTick>

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40023c00 	.word	0x40023c00
 80056a8:	40023800 	.word	0x40023800
 80056ac:	0800bf40 	.word	0x0800bf40
 80056b0:	20000030 	.word	0x20000030
 80056b4:	20000034 	.word	0x20000034

080056b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056bc:	b094      	sub	sp, #80	@ 0x50
 80056be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80056c4:	2300      	movs	r3, #0
 80056c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056c8:	2300      	movs	r3, #0
 80056ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80056cc:	2300      	movs	r3, #0
 80056ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056d0:	4b79      	ldr	r3, [pc, #484]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f003 030c 	and.w	r3, r3, #12
 80056d8:	2b08      	cmp	r3, #8
 80056da:	d00d      	beq.n	80056f8 <HAL_RCC_GetSysClockFreq+0x40>
 80056dc:	2b08      	cmp	r3, #8
 80056de:	f200 80e1 	bhi.w	80058a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <HAL_RCC_GetSysClockFreq+0x34>
 80056e6:	2b04      	cmp	r3, #4
 80056e8:	d003      	beq.n	80056f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80056ea:	e0db      	b.n	80058a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056ec:	4b73      	ldr	r3, [pc, #460]	@ (80058bc <HAL_RCC_GetSysClockFreq+0x204>)
 80056ee:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80056f0:	e0db      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056f2:	4b73      	ldr	r3, [pc, #460]	@ (80058c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80056f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056f6:	e0d8      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056f8:	4b6f      	ldr	r3, [pc, #444]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005700:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005702:	4b6d      	ldr	r3, [pc, #436]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d063      	beq.n	80057d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800570e:	4b6a      	ldr	r3, [pc, #424]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	099b      	lsrs	r3, r3, #6
 8005714:	2200      	movs	r2, #0
 8005716:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005718:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800571a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005720:	633b      	str	r3, [r7, #48]	@ 0x30
 8005722:	2300      	movs	r3, #0
 8005724:	637b      	str	r3, [r7, #52]	@ 0x34
 8005726:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800572a:	4622      	mov	r2, r4
 800572c:	462b      	mov	r3, r5
 800572e:	f04f 0000 	mov.w	r0, #0
 8005732:	f04f 0100 	mov.w	r1, #0
 8005736:	0159      	lsls	r1, r3, #5
 8005738:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800573c:	0150      	lsls	r0, r2, #5
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	4621      	mov	r1, r4
 8005744:	1a51      	subs	r1, r2, r1
 8005746:	6139      	str	r1, [r7, #16]
 8005748:	4629      	mov	r1, r5
 800574a:	eb63 0301 	sbc.w	r3, r3, r1
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	f04f 0200 	mov.w	r2, #0
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800575c:	4659      	mov	r1, fp
 800575e:	018b      	lsls	r3, r1, #6
 8005760:	4651      	mov	r1, sl
 8005762:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005766:	4651      	mov	r1, sl
 8005768:	018a      	lsls	r2, r1, #6
 800576a:	4651      	mov	r1, sl
 800576c:	ebb2 0801 	subs.w	r8, r2, r1
 8005770:	4659      	mov	r1, fp
 8005772:	eb63 0901 	sbc.w	r9, r3, r1
 8005776:	f04f 0200 	mov.w	r2, #0
 800577a:	f04f 0300 	mov.w	r3, #0
 800577e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005782:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005786:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800578a:	4690      	mov	r8, r2
 800578c:	4699      	mov	r9, r3
 800578e:	4623      	mov	r3, r4
 8005790:	eb18 0303 	adds.w	r3, r8, r3
 8005794:	60bb      	str	r3, [r7, #8]
 8005796:	462b      	mov	r3, r5
 8005798:	eb49 0303 	adc.w	r3, r9, r3
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	f04f 0200 	mov.w	r2, #0
 80057a2:	f04f 0300 	mov.w	r3, #0
 80057a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057aa:	4629      	mov	r1, r5
 80057ac:	024b      	lsls	r3, r1, #9
 80057ae:	4621      	mov	r1, r4
 80057b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057b4:	4621      	mov	r1, r4
 80057b6:	024a      	lsls	r2, r1, #9
 80057b8:	4610      	mov	r0, r2
 80057ba:	4619      	mov	r1, r3
 80057bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057be:	2200      	movs	r2, #0
 80057c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057c8:	f7fa fd6a 	bl	80002a0 <__aeabi_uldivmod>
 80057cc:	4602      	mov	r2, r0
 80057ce:	460b      	mov	r3, r1
 80057d0:	4613      	mov	r3, r2
 80057d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057d4:	e058      	b.n	8005888 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057d6:	4b38      	ldr	r3, [pc, #224]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	099b      	lsrs	r3, r3, #6
 80057dc:	2200      	movs	r2, #0
 80057de:	4618      	mov	r0, r3
 80057e0:	4611      	mov	r1, r2
 80057e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057e6:	623b      	str	r3, [r7, #32]
 80057e8:	2300      	movs	r3, #0
 80057ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80057ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80057f0:	4642      	mov	r2, r8
 80057f2:	464b      	mov	r3, r9
 80057f4:	f04f 0000 	mov.w	r0, #0
 80057f8:	f04f 0100 	mov.w	r1, #0
 80057fc:	0159      	lsls	r1, r3, #5
 80057fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005802:	0150      	lsls	r0, r2, #5
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4641      	mov	r1, r8
 800580a:	ebb2 0a01 	subs.w	sl, r2, r1
 800580e:	4649      	mov	r1, r9
 8005810:	eb63 0b01 	sbc.w	fp, r3, r1
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005820:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005824:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005828:	ebb2 040a 	subs.w	r4, r2, sl
 800582c:	eb63 050b 	sbc.w	r5, r3, fp
 8005830:	f04f 0200 	mov.w	r2, #0
 8005834:	f04f 0300 	mov.w	r3, #0
 8005838:	00eb      	lsls	r3, r5, #3
 800583a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800583e:	00e2      	lsls	r2, r4, #3
 8005840:	4614      	mov	r4, r2
 8005842:	461d      	mov	r5, r3
 8005844:	4643      	mov	r3, r8
 8005846:	18e3      	adds	r3, r4, r3
 8005848:	603b      	str	r3, [r7, #0]
 800584a:	464b      	mov	r3, r9
 800584c:	eb45 0303 	adc.w	r3, r5, r3
 8005850:	607b      	str	r3, [r7, #4]
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	f04f 0300 	mov.w	r3, #0
 800585a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800585e:	4629      	mov	r1, r5
 8005860:	028b      	lsls	r3, r1, #10
 8005862:	4621      	mov	r1, r4
 8005864:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005868:	4621      	mov	r1, r4
 800586a:	028a      	lsls	r2, r1, #10
 800586c:	4610      	mov	r0, r2
 800586e:	4619      	mov	r1, r3
 8005870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005872:	2200      	movs	r2, #0
 8005874:	61bb      	str	r3, [r7, #24]
 8005876:	61fa      	str	r2, [r7, #28]
 8005878:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800587c:	f7fa fd10 	bl	80002a0 <__aeabi_uldivmod>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4613      	mov	r3, r2
 8005886:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005888:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	0c1b      	lsrs	r3, r3, #16
 800588e:	f003 0303 	and.w	r3, r3, #3
 8005892:	3301      	adds	r3, #1
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005898:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800589a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800589c:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058a2:	e002      	b.n	80058aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058a4:	4b05      	ldr	r3, [pc, #20]	@ (80058bc <HAL_RCC_GetSysClockFreq+0x204>)
 80058a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3750      	adds	r7, #80	@ 0x50
 80058b0:	46bd      	mov	sp, r7
 80058b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058b6:	bf00      	nop
 80058b8:	40023800 	.word	0x40023800
 80058bc:	00f42400 	.word	0x00f42400
 80058c0:	007a1200 	.word	0x007a1200

080058c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058c8:	4b03      	ldr	r3, [pc, #12]	@ (80058d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80058ca:	681b      	ldr	r3, [r3, #0]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	20000030 	.word	0x20000030

080058dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80058e0:	f7ff fff0 	bl	80058c4 <HAL_RCC_GetHCLKFreq>
 80058e4:	4602      	mov	r2, r0
 80058e6:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	0a9b      	lsrs	r3, r3, #10
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	4903      	ldr	r1, [pc, #12]	@ (8005900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058f2:	5ccb      	ldrb	r3, [r1, r3]
 80058f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40023800 	.word	0x40023800
 8005900:	0800bf50 	.word	0x0800bf50

08005904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005908:	f7ff ffdc 	bl	80058c4 <HAL_RCC_GetHCLKFreq>
 800590c:	4602      	mov	r2, r0
 800590e:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	0b5b      	lsrs	r3, r3, #13
 8005914:	f003 0307 	and.w	r3, r3, #7
 8005918:	4903      	ldr	r1, [pc, #12]	@ (8005928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800591a:	5ccb      	ldrb	r3, [r1, r3]
 800591c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005920:	4618      	mov	r0, r3
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40023800 	.word	0x40023800
 8005928:	0800bf50 	.word	0x0800bf50

0800592c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e07b      	b.n	8005a36 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005942:	2b00      	cmp	r3, #0
 8005944:	d108      	bne.n	8005958 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800594e:	d009      	beq.n	8005964 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	61da      	str	r2, [r3, #28]
 8005956:	e005      	b.n	8005964 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d106      	bne.n	8005984 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7fd faf6 	bl	8002f70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800599a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80059ac:	431a      	orrs	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	431a      	orrs	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	431a      	orrs	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059d4:	431a      	orrs	r2, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059de:	431a      	orrs	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e8:	ea42 0103 	orr.w	r1, r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	0c1b      	lsrs	r3, r3, #16
 8005a02:	f003 0104 	and.w	r1, r3, #4
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a0a:	f003 0210 	and.w	r2, r3, #16
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	69da      	ldr	r2, [r3, #28]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b088      	sub	sp, #32
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	60f8      	str	r0, [r7, #12]
 8005a46:	60b9      	str	r1, [r7, #8]
 8005a48:	603b      	str	r3, [r7, #0]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_SPI_Transmit+0x22>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e126      	b.n	8005cae <HAL_SPI_Transmit+0x270>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a68:	f7fd fe50 	bl	800370c <HAL_GetTick>
 8005a6c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a6e:	88fb      	ldrh	r3, [r7, #6]
 8005a70:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d002      	beq.n	8005a84 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a7e:	2302      	movs	r3, #2
 8005a80:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a82:	e10b      	b.n	8005c9c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d002      	beq.n	8005a90 <HAL_SPI_Transmit+0x52>
 8005a8a:	88fb      	ldrh	r3, [r7, #6]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d102      	bne.n	8005a96 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a94:	e102      	b.n	8005c9c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2203      	movs	r2, #3
 8005a9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	88fa      	ldrh	r2, [r7, #6]
 8005aae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	88fa      	ldrh	r2, [r7, #6]
 8005ab4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005adc:	d10f      	bne.n	8005afe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005aec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005afc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b08:	2b40      	cmp	r3, #64	@ 0x40
 8005b0a:	d007      	beq.n	8005b1c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b24:	d14b      	bne.n	8005bbe <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d002      	beq.n	8005b34 <HAL_SPI_Transmit+0xf6>
 8005b2e:	8afb      	ldrh	r3, [r7, #22]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d13e      	bne.n	8005bb2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b38:	881a      	ldrh	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b44:	1c9a      	adds	r2, r3, #2
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	3b01      	subs	r3, #1
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b58:	e02b      	b.n	8005bb2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d112      	bne.n	8005b8e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b6c:	881a      	ldrh	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b78:	1c9a      	adds	r2, r3, #2
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	3b01      	subs	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b8c:	e011      	b.n	8005bb2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b8e:	f7fd fdbd 	bl	800370c <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d803      	bhi.n	8005ba6 <HAL_SPI_Transmit+0x168>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba4:	d102      	bne.n	8005bac <HAL_SPI_Transmit+0x16e>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d102      	bne.n	8005bb2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005bb0:	e074      	b.n	8005c9c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1ce      	bne.n	8005b5a <HAL_SPI_Transmit+0x11c>
 8005bbc:	e04c      	b.n	8005c58 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d002      	beq.n	8005bcc <HAL_SPI_Transmit+0x18e>
 8005bc6:	8afb      	ldrh	r3, [r7, #22]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d140      	bne.n	8005c4e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	330c      	adds	r3, #12
 8005bd6:	7812      	ldrb	r2, [r2, #0]
 8005bd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	3b01      	subs	r3, #1
 8005bec:	b29a      	uxth	r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005bf2:	e02c      	b.n	8005c4e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d113      	bne.n	8005c2a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	330c      	adds	r3, #12
 8005c0c:	7812      	ldrb	r2, [r2, #0]
 8005c0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c14:	1c5a      	adds	r2, r3, #1
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	3b01      	subs	r3, #1
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c28:	e011      	b.n	8005c4e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c2a:	f7fd fd6f 	bl	800370c <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d803      	bhi.n	8005c42 <HAL_SPI_Transmit+0x204>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c40:	d102      	bne.n	8005c48 <HAL_SPI_Transmit+0x20a>
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d102      	bne.n	8005c4e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c4c:	e026      	b.n	8005c9c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1cd      	bne.n	8005bf4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	6839      	ldr	r1, [r7, #0]
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 fbcb 	bl	80063f8 <SPI_EndRxTxTransaction>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d002      	beq.n	8005c6e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2220      	movs	r2, #32
 8005c6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10a      	bne.n	8005c8c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c76:	2300      	movs	r3, #0
 8005c78:	613b      	str	r3, [r7, #16]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	613b      	str	r3, [r7, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	77fb      	strb	r3, [r7, #31]
 8005c98:	e000      	b.n	8005c9c <HAL_SPI_Transmit+0x25e>
  }

error:
 8005c9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005cac:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3720      	adds	r7, #32
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	b088      	sub	sp, #32
 8005cba:	af02      	add	r7, sp, #8
 8005cbc:	60f8      	str	r0, [r7, #12]
 8005cbe:	60b9      	str	r1, [r7, #8]
 8005cc0:	603b      	str	r3, [r7, #0]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cd2:	d112      	bne.n	8005cfa <HAL_SPI_Receive+0x44>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10e      	bne.n	8005cfa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2204      	movs	r2, #4
 8005ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005ce4:	88fa      	ldrh	r2, [r7, #6]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	9300      	str	r3, [sp, #0]
 8005cea:	4613      	mov	r3, r2
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f000 f8f1 	bl	8005ed8 <HAL_SPI_TransmitReceive>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	e0ea      	b.n	8005ed0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_SPI_Receive+0x52>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e0e3      	b.n	8005ed0 <HAL_SPI_Receive+0x21a>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d10:	f7fd fcfc 	bl	800370c <HAL_GetTick>
 8005d14:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d002      	beq.n	8005d28 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005d22:	2302      	movs	r3, #2
 8005d24:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d26:	e0ca      	b.n	8005ebe <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d002      	beq.n	8005d34 <HAL_SPI_Receive+0x7e>
 8005d2e:	88fb      	ldrh	r3, [r7, #6]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d102      	bne.n	8005d3a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d38:	e0c1      	b.n	8005ebe <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2204      	movs	r2, #4
 8005d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	88fa      	ldrh	r2, [r7, #6]
 8005d52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	88fa      	ldrh	r2, [r7, #6]
 8005d58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d80:	d10f      	bne.n	8005da2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005da0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dac:	2b40      	cmp	r3, #64	@ 0x40
 8005dae:	d007      	beq.n	8005dc0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dbe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d162      	bne.n	8005e8e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005dc8:	e02e      	b.n	8005e28 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d115      	bne.n	8005e04 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f103 020c 	add.w	r2, r3, #12
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de4:	7812      	ldrb	r2, [r2, #0]
 8005de6:	b2d2      	uxtb	r2, r2
 8005de8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e02:	e011      	b.n	8005e28 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e04:	f7fd fc82 	bl	800370c <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d803      	bhi.n	8005e1c <HAL_SPI_Receive+0x166>
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1a:	d102      	bne.n	8005e22 <HAL_SPI_Receive+0x16c>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d102      	bne.n	8005e28 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005e26:	e04a      	b.n	8005ebe <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1cb      	bne.n	8005dca <HAL_SPI_Receive+0x114>
 8005e32:	e031      	b.n	8005e98 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d113      	bne.n	8005e6a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68da      	ldr	r2, [r3, #12]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4c:	b292      	uxth	r2, r2
 8005e4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e54:	1c9a      	adds	r2, r3, #2
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	3b01      	subs	r3, #1
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e68:	e011      	b.n	8005e8e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e6a:	f7fd fc4f 	bl	800370c <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	683a      	ldr	r2, [r7, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d803      	bhi.n	8005e82 <HAL_SPI_Receive+0x1cc>
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e80:	d102      	bne.n	8005e88 <HAL_SPI_Receive+0x1d2>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005e8c:	e017      	b.n	8005ebe <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d1cd      	bne.n	8005e34 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	6839      	ldr	r1, [r7, #0]
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 fa45 	bl	800632c <SPI_EndRxTransaction>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d002      	beq.n	8005eae <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d002      	beq.n	8005ebc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	75fb      	strb	r3, [r7, #23]
 8005eba:	e000      	b.n	8005ebe <HAL_SPI_Receive+0x208>
  }

error :
 8005ebc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b08c      	sub	sp, #48	@ 0x30
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	607a      	str	r2, [r7, #4]
 8005ee4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005eea:	2300      	movs	r3, #0
 8005eec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d101      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x26>
 8005efa:	2302      	movs	r3, #2
 8005efc:	e18a      	b.n	8006214 <HAL_SPI_TransmitReceive+0x33c>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f06:	f7fd fc01 	bl	800370c <HAL_GetTick>
 8005f0a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005f1c:	887b      	ldrh	r3, [r7, #2]
 8005f1e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d00f      	beq.n	8005f48 <HAL_SPI_TransmitReceive+0x70>
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f2e:	d107      	bne.n	8005f40 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d103      	bne.n	8005f40 <HAL_SPI_TransmitReceive+0x68>
 8005f38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f3c:	2b04      	cmp	r3, #4
 8005f3e:	d003      	beq.n	8005f48 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005f40:	2302      	movs	r3, #2
 8005f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005f46:	e15b      	b.n	8006200 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d005      	beq.n	8005f5a <HAL_SPI_TransmitReceive+0x82>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <HAL_SPI_TransmitReceive+0x82>
 8005f54:	887b      	ldrh	r3, [r7, #2]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005f60:	e14e      	b.n	8006200 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	d003      	beq.n	8005f76 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2205      	movs	r2, #5
 8005f72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	887a      	ldrh	r2, [r7, #2]
 8005f86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	887a      	ldrh	r2, [r7, #2]
 8005f8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	887a      	ldrh	r2, [r7, #2]
 8005f98:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	887a      	ldrh	r2, [r7, #2]
 8005f9e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb6:	2b40      	cmp	r3, #64	@ 0x40
 8005fb8:	d007      	beq.n	8005fca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fc8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fd2:	d178      	bne.n	80060c6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <HAL_SPI_TransmitReceive+0x10a>
 8005fdc:	8b7b      	ldrh	r3, [r7, #26]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d166      	bne.n	80060b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe6:	881a      	ldrh	r2, [r3, #0]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff2:	1c9a      	adds	r2, r3, #2
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	3b01      	subs	r3, #1
 8006000:	b29a      	uxth	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006006:	e053      	b.n	80060b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b02      	cmp	r3, #2
 8006014:	d11b      	bne.n	800604e <HAL_SPI_TransmitReceive+0x176>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800601a:	b29b      	uxth	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d016      	beq.n	800604e <HAL_SPI_TransmitReceive+0x176>
 8006020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006022:	2b01      	cmp	r3, #1
 8006024:	d113      	bne.n	800604e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800602a:	881a      	ldrh	r2, [r3, #0]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006036:	1c9a      	adds	r2, r3, #2
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006040:	b29b      	uxth	r3, r3
 8006042:	3b01      	subs	r3, #1
 8006044:	b29a      	uxth	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	2b01      	cmp	r3, #1
 800605a:	d119      	bne.n	8006090 <HAL_SPI_TransmitReceive+0x1b8>
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006060:	b29b      	uxth	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d014      	beq.n	8006090 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006070:	b292      	uxth	r2, r2
 8006072:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006078:	1c9a      	adds	r2, r3, #2
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006082:	b29b      	uxth	r3, r3
 8006084:	3b01      	subs	r3, #1
 8006086:	b29a      	uxth	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800608c:	2301      	movs	r3, #1
 800608e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006090:	f7fd fb3c 	bl	800370c <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800609c:	429a      	cmp	r2, r3
 800609e:	d807      	bhi.n	80060b0 <HAL_SPI_TransmitReceive+0x1d8>
 80060a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a6:	d003      	beq.n	80060b0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80060ae:	e0a7      	b.n	8006200 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1a6      	bne.n	8006008 <HAL_SPI_TransmitReceive+0x130>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1a1      	bne.n	8006008 <HAL_SPI_TransmitReceive+0x130>
 80060c4:	e07c      	b.n	80061c0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_SPI_TransmitReceive+0x1fc>
 80060ce:	8b7b      	ldrh	r3, [r7, #26]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d16b      	bne.n	80061ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	330c      	adds	r3, #12
 80060de:	7812      	ldrb	r2, [r2, #0]
 80060e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e6:	1c5a      	adds	r2, r3, #1
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	3b01      	subs	r3, #1
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060fa:	e057      	b.n	80061ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b02      	cmp	r3, #2
 8006108:	d11c      	bne.n	8006144 <HAL_SPI_TransmitReceive+0x26c>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800610e:	b29b      	uxth	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	d017      	beq.n	8006144 <HAL_SPI_TransmitReceive+0x26c>
 8006114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006116:	2b01      	cmp	r3, #1
 8006118:	d114      	bne.n	8006144 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	330c      	adds	r3, #12
 8006124:	7812      	ldrb	r2, [r2, #0]
 8006126:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612c:	1c5a      	adds	r2, r3, #1
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b01      	subs	r3, #1
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b01      	cmp	r3, #1
 8006150:	d119      	bne.n	8006186 <HAL_SPI_TransmitReceive+0x2ae>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006156:	b29b      	uxth	r3, r3
 8006158:	2b00      	cmp	r3, #0
 800615a:	d014      	beq.n	8006186 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006166:	b2d2      	uxtb	r2, r2
 8006168:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616e:	1c5a      	adds	r2, r3, #1
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006182:	2301      	movs	r3, #1
 8006184:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006186:	f7fd fac1 	bl	800370c <HAL_GetTick>
 800618a:	4602      	mov	r2, r0
 800618c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006192:	429a      	cmp	r2, r3
 8006194:	d803      	bhi.n	800619e <HAL_SPI_TransmitReceive+0x2c6>
 8006196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619c:	d102      	bne.n	80061a4 <HAL_SPI_TransmitReceive+0x2cc>
 800619e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d103      	bne.n	80061ac <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80061aa:	e029      	b.n	8006200 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1a2      	bne.n	80060fc <HAL_SPI_TransmitReceive+0x224>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d19d      	bne.n	80060fc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 f917 	bl	80063f8 <SPI_EndRxTxTransaction>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d006      	beq.n	80061de <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2220      	movs	r2, #32
 80061da:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80061dc:	e010      	b.n	8006200 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10b      	bne.n	80061fe <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061e6:	2300      	movs	r3, #0
 80061e8:	617b      	str	r3, [r7, #20]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	617b      	str	r3, [r7, #20]
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	e000      	b.n	8006200 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80061fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006210:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006214:	4618      	mov	r0, r3
 8006216:	3730      	adds	r7, #48	@ 0x30
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b088      	sub	sp, #32
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	603b      	str	r3, [r7, #0]
 8006228:	4613      	mov	r3, r2
 800622a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800622c:	f7fd fa6e 	bl	800370c <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006234:	1a9b      	subs	r3, r3, r2
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	4413      	add	r3, r2
 800623a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800623c:	f7fd fa66 	bl	800370c <HAL_GetTick>
 8006240:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006242:	4b39      	ldr	r3, [pc, #228]	@ (8006328 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	015b      	lsls	r3, r3, #5
 8006248:	0d1b      	lsrs	r3, r3, #20
 800624a:	69fa      	ldr	r2, [r7, #28]
 800624c:	fb02 f303 	mul.w	r3, r2, r3
 8006250:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006252:	e054      	b.n	80062fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800625a:	d050      	beq.n	80062fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800625c:	f7fd fa56 	bl	800370c <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	69fa      	ldr	r2, [r7, #28]
 8006268:	429a      	cmp	r2, r3
 800626a:	d902      	bls.n	8006272 <SPI_WaitFlagStateUntilTimeout+0x56>
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d13d      	bne.n	80062ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006280:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800628a:	d111      	bne.n	80062b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006294:	d004      	beq.n	80062a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800629e:	d107      	bne.n	80062b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062b8:	d10f      	bne.n	80062da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062c8:	601a      	str	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e017      	b.n	800631e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	4013      	ands	r3, r2
 8006308:	68ba      	ldr	r2, [r7, #8]
 800630a:	429a      	cmp	r2, r3
 800630c:	bf0c      	ite	eq
 800630e:	2301      	moveq	r3, #1
 8006310:	2300      	movne	r3, #0
 8006312:	b2db      	uxtb	r3, r3
 8006314:	461a      	mov	r2, r3
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	429a      	cmp	r2, r3
 800631a:	d19b      	bne.n	8006254 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800631c:	2300      	movs	r3, #0
}
 800631e:	4618      	mov	r0, r3
 8006320:	3720      	adds	r7, #32
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	20000030 	.word	0x20000030

0800632c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006340:	d111      	bne.n	8006366 <SPI_EndRxTransaction+0x3a>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800634a:	d004      	beq.n	8006356 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006354:	d107      	bne.n	8006366 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006364:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800636e:	d12a      	bne.n	80063c6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006378:	d012      	beq.n	80063a0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	2200      	movs	r2, #0
 8006382:	2180      	movs	r1, #128	@ 0x80
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f7ff ff49 	bl	800621c <SPI_WaitFlagStateUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d02d      	beq.n	80063ec <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006394:	f043 0220 	orr.w	r2, r3, #32
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e026      	b.n	80063ee <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	2200      	movs	r2, #0
 80063a8:	2101      	movs	r1, #1
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f7ff ff36 	bl	800621c <SPI_WaitFlagStateUntilTimeout>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d01a      	beq.n	80063ec <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ba:	f043 0220 	orr.w	r2, r3, #32
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e013      	b.n	80063ee <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2200      	movs	r2, #0
 80063ce:	2101      	movs	r1, #1
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f7ff ff23 	bl	800621c <SPI_WaitFlagStateUntilTimeout>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d007      	beq.n	80063ec <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e0:	f043 0220 	orr.w	r2, r3, #32
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	e000      	b.n	80063ee <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006404:	4b1b      	ldr	r3, [pc, #108]	@ (8006474 <SPI_EndRxTxTransaction+0x7c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a1b      	ldr	r2, [pc, #108]	@ (8006478 <SPI_EndRxTxTransaction+0x80>)
 800640a:	fba2 2303 	umull	r2, r3, r2, r3
 800640e:	0d5b      	lsrs	r3, r3, #21
 8006410:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006414:	fb02 f303 	mul.w	r3, r2, r3
 8006418:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006422:	d112      	bne.n	800644a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	9300      	str	r3, [sp, #0]
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2200      	movs	r2, #0
 800642c:	2180      	movs	r1, #128	@ 0x80
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	f7ff fef4 	bl	800621c <SPI_WaitFlagStateUntilTimeout>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d016      	beq.n	8006468 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643e:	f043 0220 	orr.w	r2, r3, #32
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e00f      	b.n	800646a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00a      	beq.n	8006466 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	3b01      	subs	r3, #1
 8006454:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006460:	2b80      	cmp	r3, #128	@ 0x80
 8006462:	d0f2      	beq.n	800644a <SPI_EndRxTxTransaction+0x52>
 8006464:	e000      	b.n	8006468 <SPI_EndRxTxTransaction+0x70>
        break;
 8006466:	bf00      	nop
  }

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3718      	adds	r7, #24
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	20000030 	.word	0x20000030
 8006478:	165e9f81 	.word	0x165e9f81

0800647c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e034      	b.n	80064fc <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d106      	bne.n	80064ac <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f7fb fdba 	bl	8002020 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	3308      	adds	r3, #8
 80064b4:	4619      	mov	r1, r3
 80064b6:	4610      	mov	r0, r2
 80064b8:	f001 fdee 	bl	8008098 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6818      	ldr	r0, [r3, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	461a      	mov	r2, r3
 80064c6:	68b9      	ldr	r1, [r7, #8]
 80064c8:	f001 fe38 	bl	800813c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6858      	ldr	r0, [r3, #4]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	689a      	ldr	r2, [r3, #8]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d8:	6879      	ldr	r1, [r7, #4]
 80064da:	f001 fe6d 	bl	80081b8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	6892      	ldr	r2, [r2, #8]
 80064e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	6892      	ldr	r2, [r2, #8]
 80064f2:	f041 0101 	orr.w	r1, r1, #1
 80064f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e041      	b.n	800659a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fc fe68 	bl	8003200 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	3304      	adds	r3, #4
 8006540:	4619      	mov	r1, r3
 8006542:	4610      	mov	r0, r2
 8006544:	f000 fa96 	bl	8006a74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
	...

080065a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d001      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e04e      	b.n	800665a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f042 0201 	orr.w	r2, r2, #1
 80065d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a23      	ldr	r2, [pc, #140]	@ (8006668 <HAL_TIM_Base_Start_IT+0xc4>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d022      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e6:	d01d      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a1f      	ldr	r2, [pc, #124]	@ (800666c <HAL_TIM_Base_Start_IT+0xc8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d018      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a1e      	ldr	r2, [pc, #120]	@ (8006670 <HAL_TIM_Base_Start_IT+0xcc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d013      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1c      	ldr	r2, [pc, #112]	@ (8006674 <HAL_TIM_Base_Start_IT+0xd0>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d00e      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a1b      	ldr	r2, [pc, #108]	@ (8006678 <HAL_TIM_Base_Start_IT+0xd4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d009      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a19      	ldr	r2, [pc, #100]	@ (800667c <HAL_TIM_Base_Start_IT+0xd8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d004      	beq.n	8006624 <HAL_TIM_Base_Start_IT+0x80>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a18      	ldr	r2, [pc, #96]	@ (8006680 <HAL_TIM_Base_Start_IT+0xdc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d111      	bne.n	8006648 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	f003 0307 	and.w	r3, r3, #7
 800662e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2b06      	cmp	r3, #6
 8006634:	d010      	beq.n	8006658 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f042 0201 	orr.w	r2, r2, #1
 8006644:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006646:	e007      	b.n	8006658 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0201 	orr.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40010000 	.word	0x40010000
 800666c:	40000400 	.word	0x40000400
 8006670:	40000800 	.word	0x40000800
 8006674:	40000c00 	.word	0x40000c00
 8006678:	40010400 	.word	0x40010400
 800667c:	40014000 	.word	0x40014000
 8006680:	40001800 	.word	0x40001800

08006684 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b02      	cmp	r3, #2
 8006698:	d122      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d11b      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f06f 0202 	mvn.w	r2, #2
 80066b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2201      	movs	r2, #1
 80066b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	f003 0303 	and.w	r3, r3, #3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d003      	beq.n	80066ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f9b5 	bl	8006a36 <HAL_TIM_IC_CaptureCallback>
 80066cc:	e005      	b.n	80066da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f9a7 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f9b8 	bl	8006a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d122      	bne.n	8006734 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f003 0304 	and.w	r3, r3, #4
 80066f8:	2b04      	cmp	r3, #4
 80066fa:	d11b      	bne.n	8006734 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0204 	mvn.w	r2, #4
 8006704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2202      	movs	r2, #2
 800670a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f98b 	bl	8006a36 <HAL_TIM_IC_CaptureCallback>
 8006720:	e005      	b.n	800672e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f97d 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f98e 	bl	8006a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	f003 0308 	and.w	r3, r3, #8
 800673e:	2b08      	cmp	r3, #8
 8006740:	d122      	bne.n	8006788 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b08      	cmp	r3, #8
 800674e:	d11b      	bne.n	8006788 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f06f 0208 	mvn.w	r2, #8
 8006758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2204      	movs	r2, #4
 800675e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f003 0303 	and.w	r3, r3, #3
 800676a:	2b00      	cmp	r3, #0
 800676c:	d003      	beq.n	8006776 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f961 	bl	8006a36 <HAL_TIM_IC_CaptureCallback>
 8006774:	e005      	b.n	8006782 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f953 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f964 	bl	8006a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	f003 0310 	and.w	r3, r3, #16
 8006792:	2b10      	cmp	r3, #16
 8006794:	d122      	bne.n	80067dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f003 0310 	and.w	r3, r3, #16
 80067a0:	2b10      	cmp	r3, #16
 80067a2:	d11b      	bne.n	80067dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f06f 0210 	mvn.w	r2, #16
 80067ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2208      	movs	r2, #8
 80067b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d003      	beq.n	80067ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f937 	bl	8006a36 <HAL_TIM_IC_CaptureCallback>
 80067c8:	e005      	b.n	80067d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f929 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 f93a 	bl	8006a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d10e      	bne.n	8006808 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	f003 0301 	and.w	r3, r3, #1
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d107      	bne.n	8006808 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f06f 0201 	mvn.w	r2, #1
 8006800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fc fb54 	bl	8002eb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006812:	2b80      	cmp	r3, #128	@ 0x80
 8006814:	d10e      	bne.n	8006834 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006820:	2b80      	cmp	r3, #128	@ 0x80
 8006822:	d107      	bne.n	8006834 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800682c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 fae0 	bl	8006df4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800683e:	2b40      	cmp	r3, #64	@ 0x40
 8006840:	d10e      	bne.n	8006860 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684c:	2b40      	cmp	r3, #64	@ 0x40
 800684e:	d107      	bne.n	8006860 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 f8ff 	bl	8006a5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	f003 0320 	and.w	r3, r3, #32
 800686a:	2b20      	cmp	r3, #32
 800686c:	d10e      	bne.n	800688c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	f003 0320 	and.w	r3, r3, #32
 8006878:	2b20      	cmp	r3, #32
 800687a:	d107      	bne.n	800688c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f06f 0220 	mvn.w	r2, #32
 8006884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 faaa 	bl	8006de0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800688c:	bf00      	nop
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800689e:	2300      	movs	r3, #0
 80068a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d101      	bne.n	80068b0 <HAL_TIM_ConfigClockSource+0x1c>
 80068ac:	2302      	movs	r3, #2
 80068ae:	e0b4      	b.n	8006a1a <HAL_TIM_ConfigClockSource+0x186>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2202      	movs	r2, #2
 80068bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68ba      	ldr	r2, [r7, #8]
 80068de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068e8:	d03e      	beq.n	8006968 <HAL_TIM_ConfigClockSource+0xd4>
 80068ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ee:	f200 8087 	bhi.w	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 80068f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068f6:	f000 8086 	beq.w	8006a06 <HAL_TIM_ConfigClockSource+0x172>
 80068fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068fe:	d87f      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006900:	2b70      	cmp	r3, #112	@ 0x70
 8006902:	d01a      	beq.n	800693a <HAL_TIM_ConfigClockSource+0xa6>
 8006904:	2b70      	cmp	r3, #112	@ 0x70
 8006906:	d87b      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006908:	2b60      	cmp	r3, #96	@ 0x60
 800690a:	d050      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0x11a>
 800690c:	2b60      	cmp	r3, #96	@ 0x60
 800690e:	d877      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006910:	2b50      	cmp	r3, #80	@ 0x50
 8006912:	d03c      	beq.n	800698e <HAL_TIM_ConfigClockSource+0xfa>
 8006914:	2b50      	cmp	r3, #80	@ 0x50
 8006916:	d873      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006918:	2b40      	cmp	r3, #64	@ 0x40
 800691a:	d058      	beq.n	80069ce <HAL_TIM_ConfigClockSource+0x13a>
 800691c:	2b40      	cmp	r3, #64	@ 0x40
 800691e:	d86f      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006920:	2b30      	cmp	r3, #48	@ 0x30
 8006922:	d064      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x15a>
 8006924:	2b30      	cmp	r3, #48	@ 0x30
 8006926:	d86b      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006928:	2b20      	cmp	r3, #32
 800692a:	d060      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x15a>
 800692c:	2b20      	cmp	r3, #32
 800692e:	d867      	bhi.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
 8006930:	2b00      	cmp	r3, #0
 8006932:	d05c      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x15a>
 8006934:	2b10      	cmp	r3, #16
 8006936:	d05a      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x15a>
 8006938:	e062      	b.n	8006a00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6818      	ldr	r0, [r3, #0]
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	6899      	ldr	r1, [r3, #8]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	f000 f9ad 	bl	8006ca8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800695c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	609a      	str	r2, [r3, #8]
      break;
 8006966:	e04f      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6818      	ldr	r0, [r3, #0]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	6899      	ldr	r1, [r3, #8]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	f000 f996 	bl	8006ca8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689a      	ldr	r2, [r3, #8]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800698a:	609a      	str	r2, [r3, #8]
      break;
 800698c:	e03c      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6818      	ldr	r0, [r3, #0]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	6859      	ldr	r1, [r3, #4]
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	461a      	mov	r2, r3
 800699c:	f000 f90a 	bl	8006bb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2150      	movs	r1, #80	@ 0x50
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 f963 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 80069ac:	e02c      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6818      	ldr	r0, [r3, #0]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	6859      	ldr	r1, [r3, #4]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	461a      	mov	r2, r3
 80069bc:	f000 f929 	bl	8006c12 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2160      	movs	r1, #96	@ 0x60
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 f953 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 80069cc:	e01c      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6818      	ldr	r0, [r3, #0]
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	6859      	ldr	r1, [r3, #4]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	461a      	mov	r2, r3
 80069dc:	f000 f8ea 	bl	8006bb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2140      	movs	r1, #64	@ 0x40
 80069e6:	4618      	mov	r0, r3
 80069e8:	f000 f943 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 80069ec:	e00c      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4619      	mov	r1, r3
 80069f8:	4610      	mov	r0, r2
 80069fa:	f000 f93a 	bl	8006c72 <TIM_ITRx_SetConfig>
      break;
 80069fe:	e003      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	73fb      	strb	r3, [r7, #15]
      break;
 8006a04:	e000      	b.n	8006a08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b083      	sub	sp, #12
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b083      	sub	sp, #12
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
	...

08006a74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a40      	ldr	r2, [pc, #256]	@ (8006b88 <TIM_Base_SetConfig+0x114>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d013      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a92:	d00f      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a3d      	ldr	r2, [pc, #244]	@ (8006b8c <TIM_Base_SetConfig+0x118>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00b      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a3c      	ldr	r2, [pc, #240]	@ (8006b90 <TIM_Base_SetConfig+0x11c>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d007      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a3b      	ldr	r2, [pc, #236]	@ (8006b94 <TIM_Base_SetConfig+0x120>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d003      	beq.n	8006ab4 <TIM_Base_SetConfig+0x40>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a3a      	ldr	r2, [pc, #232]	@ (8006b98 <TIM_Base_SetConfig+0x124>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d108      	bne.n	8006ac6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a2f      	ldr	r2, [pc, #188]	@ (8006b88 <TIM_Base_SetConfig+0x114>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d02b      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ad4:	d027      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8006b8c <TIM_Base_SetConfig+0x118>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d023      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8006b90 <TIM_Base_SetConfig+0x11c>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01f      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8006b94 <TIM_Base_SetConfig+0x120>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d01b      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a29      	ldr	r2, [pc, #164]	@ (8006b98 <TIM_Base_SetConfig+0x124>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d017      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a28      	ldr	r2, [pc, #160]	@ (8006b9c <TIM_Base_SetConfig+0x128>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d013      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a27      	ldr	r2, [pc, #156]	@ (8006ba0 <TIM_Base_SetConfig+0x12c>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00f      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a26      	ldr	r2, [pc, #152]	@ (8006ba4 <TIM_Base_SetConfig+0x130>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d00b      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a25      	ldr	r2, [pc, #148]	@ (8006ba8 <TIM_Base_SetConfig+0x134>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d007      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a24      	ldr	r2, [pc, #144]	@ (8006bac <TIM_Base_SetConfig+0x138>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d003      	beq.n	8006b26 <TIM_Base_SetConfig+0xb2>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a23      	ldr	r2, [pc, #140]	@ (8006bb0 <TIM_Base_SetConfig+0x13c>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d108      	bne.n	8006b38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	689a      	ldr	r2, [r3, #8]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8006b88 <TIM_Base_SetConfig+0x114>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d003      	beq.n	8006b6c <TIM_Base_SetConfig+0xf8>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a0c      	ldr	r2, [pc, #48]	@ (8006b98 <TIM_Base_SetConfig+0x124>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d103      	bne.n	8006b74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	691a      	ldr	r2, [r3, #16]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	615a      	str	r2, [r3, #20]
}
 8006b7a:	bf00      	nop
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	40010000 	.word	0x40010000
 8006b8c:	40000400 	.word	0x40000400
 8006b90:	40000800 	.word	0x40000800
 8006b94:	40000c00 	.word	0x40000c00
 8006b98:	40010400 	.word	0x40010400
 8006b9c:	40014000 	.word	0x40014000
 8006ba0:	40014400 	.word	0x40014400
 8006ba4:	40014800 	.word	0x40014800
 8006ba8:	40001800 	.word	0x40001800
 8006bac:	40001c00 	.word	0x40001c00
 8006bb0:	40002000 	.word	0x40002000

08006bb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b087      	sub	sp, #28
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6a1b      	ldr	r3, [r3, #32]
 8006bc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	f023 0201 	bic.w	r2, r3, #1
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	011b      	lsls	r3, r3, #4
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f023 030a 	bic.w	r3, r3, #10
 8006bf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	621a      	str	r2, [r3, #32]
}
 8006c06:	bf00      	nop
 8006c08:	371c      	adds	r7, #28
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c12:	b480      	push	{r7}
 8006c14:	b087      	sub	sp, #28
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	60f8      	str	r0, [r7, #12]
 8006c1a:	60b9      	str	r1, [r7, #8]
 8006c1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	f023 0210 	bic.w	r2, r3, #16
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	031b      	lsls	r3, r3, #12
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	621a      	str	r2, [r3, #32]
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b085      	sub	sp, #20
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
 8006c7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	f043 0307 	orr.w	r3, r3, #7
 8006c94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	609a      	str	r2, [r3, #8]
}
 8006c9c:	bf00      	nop
 8006c9e:	3714      	adds	r7, #20
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	021a      	lsls	r2, r3, #8
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	431a      	orrs	r2, r3
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	609a      	str	r2, [r3, #8]
}
 8006cdc:	bf00      	nop
 8006cde:	371c      	adds	r7, #28
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e05a      	b.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a21      	ldr	r2, [pc, #132]	@ (8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d022      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d4c:	d01d      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a1d      	ldr	r2, [pc, #116]	@ (8006dc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d018      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006dcc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d013      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a1a      	ldr	r2, [pc, #104]	@ (8006dd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00e      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a18      	ldr	r2, [pc, #96]	@ (8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d009      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a17      	ldr	r2, [pc, #92]	@ (8006dd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d004      	beq.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a15      	ldr	r2, [pc, #84]	@ (8006ddc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d10c      	bne.n	8006da4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	68ba      	ldr	r2, [r7, #8]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3714      	adds	r7, #20
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	40010000 	.word	0x40010000
 8006dc8:	40000400 	.word	0x40000400
 8006dcc:	40000800 	.word	0x40000800
 8006dd0:	40000c00 	.word	0x40000c00
 8006dd4:	40010400 	.word	0x40010400
 8006dd8:	40014000 	.word	0x40014000
 8006ddc:	40001800 	.word	0x40001800

08006de0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr

08006e08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d101      	bne.n	8006e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e03f      	b.n	8006e9a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d106      	bne.n	8006e34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f7fc fb4c 	bl	80034cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2224      	movs	r2, #36	@ 0x24
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68da      	ldr	r2, [r3, #12]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 feaf 	bl	8007bb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	691a      	ldr	r2, [r3, #16]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	695a      	ldr	r2, [r3, #20]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68da      	ldr	r2, [r3, #12]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b08a      	sub	sp, #40	@ 0x28
 8006ea6:	af02      	add	r7, sp, #8
 8006ea8:	60f8      	str	r0, [r7, #12]
 8006eaa:	60b9      	str	r1, [r7, #8]
 8006eac:	603b      	str	r3, [r7, #0]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b20      	cmp	r3, #32
 8006ec0:	d17c      	bne.n	8006fbc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d002      	beq.n	8006ece <HAL_UART_Transmit+0x2c>
 8006ec8:	88fb      	ldrh	r3, [r7, #6]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d101      	bne.n	8006ed2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e075      	b.n	8006fbe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d101      	bne.n	8006ee0 <HAL_UART_Transmit+0x3e>
 8006edc:	2302      	movs	r3, #2
 8006ede:	e06e      	b.n	8006fbe <HAL_UART_Transmit+0x11c>
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2221      	movs	r2, #33	@ 0x21
 8006ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ef6:	f7fc fc09 	bl	800370c <HAL_GetTick>
 8006efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	88fa      	ldrh	r2, [r7, #6]
 8006f00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	88fa      	ldrh	r2, [r7, #6]
 8006f06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f10:	d108      	bne.n	8006f24 <HAL_UART_Transmit+0x82>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d104      	bne.n	8006f24 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	61bb      	str	r3, [r7, #24]
 8006f22:	e003      	b.n	8006f2c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8006f34:	e02a      	b.n	8006f8c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 fbdb 	bl	80076fc <UART_WaitOnFlagUntilTimeout>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d001      	beq.n	8006f50 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e036      	b.n	8006fbe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10b      	bne.n	8006f6e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	3302      	adds	r3, #2
 8006f6a:	61bb      	str	r3, [r7, #24]
 8006f6c:	e007      	b.n	8006f7e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	781a      	ldrb	r2, [r3, #0]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	3b01      	subs	r3, #1
 8006f86:	b29a      	uxth	r2, r3
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1cf      	bne.n	8006f36 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	9300      	str	r3, [sp, #0]
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	2140      	movs	r1, #64	@ 0x40
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f000 fbab 	bl	80076fc <UART_WaitOnFlagUntilTimeout>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	e006      	b.n	8006fbe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	e000      	b.n	8006fbe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006fbc:	2302      	movs	r3, #2
  }
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3720      	adds	r7, #32
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}

08006fc6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc6:	b580      	push	{r7, lr}
 8006fc8:	b084      	sub	sp, #16
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	60f8      	str	r0, [r7, #12]
 8006fce:	60b9      	str	r1, [r7, #8]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b20      	cmp	r3, #32
 8006fde:	d11d      	bne.n	800701c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <HAL_UART_Receive_IT+0x26>
 8006fe6:	88fb      	ldrh	r3, [r7, #6]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d101      	bne.n	8006ff0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e016      	b.n	800701e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d101      	bne.n	8006ffe <HAL_UART_Receive_IT+0x38>
 8006ffa:	2302      	movs	r3, #2
 8006ffc:	e00f      	b.n	800701e <HAL_UART_Receive_IT+0x58>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800700c:	88fb      	ldrh	r3, [r7, #6]
 800700e:	461a      	mov	r2, r3
 8007010:	68b9      	ldr	r1, [r7, #8]
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f000 fbe0 	bl	80077d8 <UART_Start_Receive_IT>
 8007018:	4603      	mov	r3, r0
 800701a:	e000      	b.n	800701e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800701c:	2302      	movs	r3, #2
  }
}
 800701e:	4618      	mov	r0, r3
 8007020:	3710      	adds	r7, #16
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
	...

08007028 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b09a      	sub	sp, #104	@ 0x68
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	330c      	adds	r3, #12
 8007036:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800703a:	e853 3f00 	ldrex	r3, [r3]
 800703e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007042:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007046:	667b      	str	r3, [r7, #100]	@ 0x64
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	330c      	adds	r3, #12
 800704e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007050:	657a      	str	r2, [r7, #84]	@ 0x54
 8007052:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007054:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007056:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007058:	e841 2300 	strex	r3, r2, [r1]
 800705c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800705e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e5      	bne.n	8007030 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3314      	adds	r3, #20
 800706a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800706e:	e853 3f00 	ldrex	r3, [r3]
 8007072:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007076:	f023 0301 	bic.w	r3, r3, #1
 800707a:	663b      	str	r3, [r7, #96]	@ 0x60
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	3314      	adds	r3, #20
 8007082:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007084:	643a      	str	r2, [r7, #64]	@ 0x40
 8007086:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007088:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800708a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1e5      	bne.n	8007064 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800709c:	2b01      	cmp	r3, #1
 800709e:	d119      	bne.n	80070d4 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	330c      	adds	r3, #12
 80070a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a8:	6a3b      	ldr	r3, [r7, #32]
 80070aa:	e853 3f00 	ldrex	r3, [r3]
 80070ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	f023 0310 	bic.w	r3, r3, #16
 80070b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	330c      	adds	r3, #12
 80070be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80070c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070c8:	e841 2300 	strex	r3, r2, [r1]
 80070cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1e5      	bne.n	80070a0 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070de:	2b40      	cmp	r3, #64	@ 0x40
 80070e0:	d13f      	bne.n	8007162 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3314      	adds	r3, #20
 80070e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3314      	adds	r3, #20
 8007100:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007102:	61ba      	str	r2, [r7, #24]
 8007104:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007106:	6979      	ldr	r1, [r7, #20]
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	e841 2300 	strex	r3, r2, [r1]
 800710e:	613b      	str	r3, [r7, #16]
   return(result);
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1e5      	bne.n	80070e2 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711a:	2b00      	cmp	r3, #0
 800711c:	d013      	beq.n	8007146 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007122:	4a19      	ldr	r2, [pc, #100]	@ (8007188 <HAL_UART_AbortReceive_IT+0x160>)
 8007124:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712a:	4618      	mov	r0, r3
 800712c:	f7fc fc9f 	bl	8003a6e <HAL_DMA_Abort_IT>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d022      	beq.n	800717c <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007140:	4610      	mov	r0, r2
 8007142:	4798      	blx	r3
 8007144:	e01a      	b.n	800717c <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2220      	movs	r2, #32
 8007150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fab8 	bl	80076d0 <HAL_UART_AbortReceiveCpltCallback>
 8007160:	e00c      	b.n	800717c <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 faaa 	bl	80076d0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3768      	adds	r7, #104	@ 0x68
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	0800793b 	.word	0x0800793b

0800718c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b0ba      	sub	sp, #232	@ 0xe8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	695b      	ldr	r3, [r3, #20]
 80071ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80071b8:	2300      	movs	r3, #0
 80071ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071c2:	f003 030f 	and.w	r3, r3, #15
 80071c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80071ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d10f      	bne.n	80071f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071d6:	f003 0320 	and.w	r3, r3, #32
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d009      	beq.n	80071f2 <HAL_UART_IRQHandler+0x66>
 80071de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 fc25 	bl	8007a3a <UART_Receive_IT>
      return;
 80071f0:	e256      	b.n	80076a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80071f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 80de 	beq.w	80073b8 <HAL_UART_IRQHandler+0x22c>
 80071fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	2b00      	cmp	r3, #0
 8007206:	d106      	bne.n	8007216 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800720c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007210:	2b00      	cmp	r3, #0
 8007212:	f000 80d1 	beq.w	80073b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00b      	beq.n	800723a <HAL_UART_IRQHandler+0xae>
 8007222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800722a:	2b00      	cmp	r3, #0
 800722c:	d005      	beq.n	800723a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007232:	f043 0201 	orr.w	r2, r3, #1
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800723a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800723e:	f003 0304 	and.w	r3, r3, #4
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00b      	beq.n	800725e <HAL_UART_IRQHandler+0xd2>
 8007246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	d005      	beq.n	800725e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007256:	f043 0202 	orr.w	r2, r3, #2
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800725e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00b      	beq.n	8007282 <HAL_UART_IRQHandler+0xf6>
 800726a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b00      	cmp	r3, #0
 8007274:	d005      	beq.n	8007282 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727a:	f043 0204 	orr.w	r2, r3, #4
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007286:	f003 0308 	and.w	r3, r3, #8
 800728a:	2b00      	cmp	r3, #0
 800728c:	d011      	beq.n	80072b2 <HAL_UART_IRQHandler+0x126>
 800728e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007292:	f003 0320 	and.w	r3, r3, #32
 8007296:	2b00      	cmp	r3, #0
 8007298:	d105      	bne.n	80072a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800729a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d005      	beq.n	80072b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072aa:	f043 0208 	orr.w	r2, r3, #8
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f000 81ed 	beq.w	8007696 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072c0:	f003 0320 	and.w	r3, r3, #32
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d008      	beq.n	80072da <HAL_UART_IRQHandler+0x14e>
 80072c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072cc:	f003 0320 	and.w	r3, r3, #32
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d002      	beq.n	80072da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fbb0 	bl	8007a3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	695b      	ldr	r3, [r3, #20]
 80072e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e4:	2b40      	cmp	r3, #64	@ 0x40
 80072e6:	bf0c      	ite	eq
 80072e8:	2301      	moveq	r3, #1
 80072ea:	2300      	movne	r3, #0
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f6:	f003 0308 	and.w	r3, r3, #8
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d103      	bne.n	8007306 <HAL_UART_IRQHandler+0x17a>
 80072fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007302:	2b00      	cmp	r3, #0
 8007304:	d04f      	beq.n	80073a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 faa0 	bl	800784c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007316:	2b40      	cmp	r3, #64	@ 0x40
 8007318:	d141      	bne.n	800739e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	3314      	adds	r3, #20
 8007320:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007324:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007328:	e853 3f00 	ldrex	r3, [r3]
 800732c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007330:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007334:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007338:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	3314      	adds	r3, #20
 8007342:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007346:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800734a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007352:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007356:	e841 2300 	strex	r3, r2, [r1]
 800735a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800735e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1d9      	bne.n	800731a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736a:	2b00      	cmp	r3, #0
 800736c:	d013      	beq.n	8007396 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007372:	4a7d      	ldr	r2, [pc, #500]	@ (8007568 <HAL_UART_IRQHandler+0x3dc>)
 8007374:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737a:	4618      	mov	r0, r3
 800737c:	f7fc fb77 	bl	8003a6e <HAL_DMA_Abort_IT>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d016      	beq.n	80073b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007390:	4610      	mov	r0, r2
 8007392:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007394:	e00e      	b.n	80073b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 f990 	bl	80076bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800739c:	e00a      	b.n	80073b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f98c 	bl	80076bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a4:	e006      	b.n	80073b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f988 	bl	80076bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 80073b2:	e170      	b.n	8007696 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b4:	bf00      	nop
    return;
 80073b6:	e16e      	b.n	8007696 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073bc:	2b01      	cmp	r3, #1
 80073be:	f040 814a 	bne.w	8007656 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073c6:	f003 0310 	and.w	r3, r3, #16
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f000 8143 	beq.w	8007656 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80073d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073d4:	f003 0310 	and.w	r3, r3, #16
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 813c 	beq.w	8007656 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073de:	2300      	movs	r3, #0
 80073e0:	60bb      	str	r3, [r7, #8]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	60bb      	str	r3, [r7, #8]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	60bb      	str	r3, [r7, #8]
 80073f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	695b      	ldr	r3, [r3, #20]
 80073fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073fe:	2b40      	cmp	r3, #64	@ 0x40
 8007400:	f040 80b4 	bne.w	800756c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007410:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 8140 	beq.w	800769a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800741e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007422:	429a      	cmp	r2, r3
 8007424:	f080 8139 	bcs.w	800769a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800742e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007434:	69db      	ldr	r3, [r3, #28]
 8007436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800743a:	f000 8088 	beq.w	800754e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	330c      	adds	r3, #12
 8007444:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007448:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800744c:	e853 3f00 	ldrex	r3, [r3]
 8007450:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007454:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800745c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	330c      	adds	r3, #12
 8007466:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800746a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800746e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007476:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800747a:	e841 2300 	strex	r3, r2, [r1]
 800747e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007482:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1d9      	bne.n	800743e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3314      	adds	r3, #20
 8007490:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800749a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800749c:	f023 0301 	bic.w	r3, r3, #1
 80074a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	3314      	adds	r3, #20
 80074aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074ba:	e841 2300 	strex	r3, r2, [r1]
 80074be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1e1      	bne.n	800748a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	3314      	adds	r3, #20
 80074cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074d0:	e853 3f00 	ldrex	r3, [r3]
 80074d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	3314      	adds	r3, #20
 80074e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80074ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80074f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80074f2:	e841 2300 	strex	r3, r2, [r1]
 80074f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80074f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d1e3      	bne.n	80074c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2220      	movs	r2, #32
 8007502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	330c      	adds	r3, #12
 8007512:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007516:	e853 3f00 	ldrex	r3, [r3]
 800751a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800751c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800751e:	f023 0310 	bic.w	r3, r3, #16
 8007522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	330c      	adds	r3, #12
 800752c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007530:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007532:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007534:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007536:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007538:	e841 2300 	strex	r3, r2, [r1]
 800753c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800753e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1e3      	bne.n	800750c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007548:	4618      	mov	r0, r3
 800754a:	f7fc fa20 	bl	800398e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007556:	b29b      	uxth	r3, r3
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	b29b      	uxth	r3, r3
 800755c:	4619      	mov	r1, r3
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f8c0 	bl	80076e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007564:	e099      	b.n	800769a <HAL_UART_IRQHandler+0x50e>
 8007566:	bf00      	nop
 8007568:	08007913 	.word	0x08007913
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007574:	b29b      	uxth	r3, r3
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007580:	b29b      	uxth	r3, r3
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 808b 	beq.w	800769e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007588:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800758c:	2b00      	cmp	r3, #0
 800758e:	f000 8086 	beq.w	800769e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	330c      	adds	r3, #12
 8007598:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800759c:	e853 3f00 	ldrex	r3, [r3]
 80075a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	330c      	adds	r3, #12
 80075b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80075b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80075b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075be:	e841 2300 	strex	r3, r2, [r1]
 80075c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1e3      	bne.n	8007592 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	3314      	adds	r3, #20
 80075d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d4:	e853 3f00 	ldrex	r3, [r3]
 80075d8:	623b      	str	r3, [r7, #32]
   return(result);
 80075da:	6a3b      	ldr	r3, [r7, #32]
 80075dc:	f023 0301 	bic.w	r3, r3, #1
 80075e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	3314      	adds	r3, #20
 80075ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80075ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80075f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075f6:	e841 2300 	strex	r3, r2, [r1]
 80075fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1e3      	bne.n	80075ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2220      	movs	r2, #32
 8007606:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	330c      	adds	r3, #12
 8007616:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	e853 3f00 	ldrex	r3, [r3]
 800761e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 0310 	bic.w	r3, r3, #16
 8007626:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	330c      	adds	r3, #12
 8007630:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007634:	61fa      	str	r2, [r7, #28]
 8007636:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007638:	69b9      	ldr	r1, [r7, #24]
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	e841 2300 	strex	r3, r2, [r1]
 8007640:	617b      	str	r3, [r7, #20]
   return(result);
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1e3      	bne.n	8007610 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007648:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800764c:	4619      	mov	r1, r3
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 f848 	bl	80076e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007654:	e023      	b.n	800769e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800765a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800765e:	2b00      	cmp	r3, #0
 8007660:	d009      	beq.n	8007676 <HAL_UART_IRQHandler+0x4ea>
 8007662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f97b 	bl	800796a <UART_Transmit_IT>
    return;
 8007674:	e014      	b.n	80076a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800767a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00e      	beq.n	80076a0 <HAL_UART_IRQHandler+0x514>
 8007682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800768a:	2b00      	cmp	r3, #0
 800768c:	d008      	beq.n	80076a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 f9bb 	bl	8007a0a <UART_EndTransmit_IT>
    return;
 8007694:	e004      	b.n	80076a0 <HAL_UART_IRQHandler+0x514>
    return;
 8007696:	bf00      	nop
 8007698:	e002      	b.n	80076a0 <HAL_UART_IRQHandler+0x514>
      return;
 800769a:	bf00      	nop
 800769c:	e000      	b.n	80076a0 <HAL_UART_IRQHandler+0x514>
      return;
 800769e:	bf00      	nop
  }
}
 80076a0:	37e8      	adds	r7, #232	@ 0xe8
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop

080076a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	460b      	mov	r3, r1
 80076ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b090      	sub	sp, #64	@ 0x40
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	603b      	str	r3, [r7, #0]
 8007708:	4613      	mov	r3, r2
 800770a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800770c:	e050      	b.n	80077b0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800770e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007714:	d04c      	beq.n	80077b0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007718:	2b00      	cmp	r3, #0
 800771a:	d007      	beq.n	800772c <UART_WaitOnFlagUntilTimeout+0x30>
 800771c:	f7fb fff6 	bl	800370c <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007728:	429a      	cmp	r2, r3
 800772a:	d241      	bcs.n	80077b0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	330c      	adds	r3, #12
 8007732:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800773c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007742:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	330c      	adds	r3, #12
 800774a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800774c:	637a      	str	r2, [r7, #52]	@ 0x34
 800774e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007752:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007754:	e841 2300 	strex	r3, r2, [r1]
 8007758:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800775a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e5      	bne.n	800772c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3314      	adds	r3, #20
 8007766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	e853 3f00 	ldrex	r3, [r3]
 800776e:	613b      	str	r3, [r7, #16]
   return(result);
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	f023 0301 	bic.w	r3, r3, #1
 8007776:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	3314      	adds	r3, #20
 800777e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007780:	623a      	str	r2, [r7, #32]
 8007782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	69f9      	ldr	r1, [r7, #28]
 8007786:	6a3a      	ldr	r2, [r7, #32]
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	61bb      	str	r3, [r7, #24]
   return(result);
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e5      	bne.n	8007760 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2220      	movs	r2, #32
 80077a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e00f      	b.n	80077d0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	4013      	ands	r3, r2
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	429a      	cmp	r2, r3
 80077be:	bf0c      	ite	eq
 80077c0:	2301      	moveq	r3, #1
 80077c2:	2300      	movne	r3, #0
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	461a      	mov	r2, r3
 80077c8:	79fb      	ldrb	r3, [r7, #7]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d09f      	beq.n	800770e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3740      	adds	r7, #64	@ 0x40
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	4613      	mov	r3, r2
 80077e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	88fa      	ldrh	r2, [r7, #6]
 80077f0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	88fa      	ldrh	r2, [r7, #6]
 80077f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2222      	movs	r2, #34	@ 0x22
 8007802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68da      	ldr	r2, [r3, #12]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800781c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	695a      	ldr	r2, [r3, #20]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f042 0201 	orr.w	r2, r2, #1
 800782c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68da      	ldr	r2, [r3, #12]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f042 0220 	orr.w	r2, r2, #32
 800783c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800783e:	2300      	movs	r3, #0
}
 8007840:	4618      	mov	r0, r3
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr

0800784c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800784c:	b480      	push	{r7}
 800784e:	b095      	sub	sp, #84	@ 0x54
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	330c      	adds	r3, #12
 800785a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785e:	e853 3f00 	ldrex	r3, [r3]
 8007862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800786a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	330c      	adds	r3, #12
 8007872:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007874:	643a      	str	r2, [r7, #64]	@ 0x40
 8007876:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007878:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800787a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800787c:	e841 2300 	strex	r3, r2, [r1]
 8007880:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1e5      	bne.n	8007854 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	3314      	adds	r3, #20
 800788e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007890:	6a3b      	ldr	r3, [r7, #32]
 8007892:	e853 3f00 	ldrex	r3, [r3]
 8007896:	61fb      	str	r3, [r7, #28]
   return(result);
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	f023 0301 	bic.w	r3, r3, #1
 800789e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3314      	adds	r3, #20
 80078a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078b0:	e841 2300 	strex	r3, r2, [r1]
 80078b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e5      	bne.n	8007888 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d119      	bne.n	80078f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	330c      	adds	r3, #12
 80078ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	e853 3f00 	ldrex	r3, [r3]
 80078d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	f023 0310 	bic.w	r3, r3, #16
 80078da:	647b      	str	r3, [r7, #68]	@ 0x44
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	330c      	adds	r3, #12
 80078e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078e4:	61ba      	str	r2, [r7, #24]
 80078e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e8:	6979      	ldr	r1, [r7, #20]
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	e841 2300 	strex	r3, r2, [r1]
 80078f0:	613b      	str	r3, [r7, #16]
   return(result);
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1e5      	bne.n	80078c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2220      	movs	r2, #32
 80078fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007906:	bf00      	nop
 8007908:	3754      	adds	r7, #84	@ 0x54
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b084      	sub	sp, #16
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800791e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f7ff fec5 	bl	80076bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007932:	bf00      	nop
 8007934:	3710      	adds	r7, #16
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b084      	sub	sp, #16
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007946:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2220      	movs	r2, #32
 8007952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f7ff feb7 	bl	80076d0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007962:	bf00      	nop
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800796a:	b480      	push	{r7}
 800796c:	b085      	sub	sp, #20
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007978:	b2db      	uxtb	r3, r3
 800797a:	2b21      	cmp	r3, #33	@ 0x21
 800797c:	d13e      	bne.n	80079fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007986:	d114      	bne.n	80079b2 <UART_Transmit_IT+0x48>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d110      	bne.n	80079b2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	881b      	ldrh	r3, [r3, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a1b      	ldr	r3, [r3, #32]
 80079aa:	1c9a      	adds	r2, r3, #2
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	621a      	str	r2, [r3, #32]
 80079b0:	e008      	b.n	80079c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	1c59      	adds	r1, r3, #1
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	6211      	str	r1, [r2, #32]
 80079bc:	781a      	ldrb	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	3b01      	subs	r3, #1
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	4619      	mov	r1, r3
 80079d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10f      	bne.n	80079f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68da      	ldr	r2, [r3, #12]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68da      	ldr	r2, [r3, #12]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079f8:	2300      	movs	r3, #0
 80079fa:	e000      	b.n	80079fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079fc:	2302      	movs	r3, #2
  }
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3714      	adds	r7, #20
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr

08007a0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b082      	sub	sp, #8
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68da      	ldr	r2, [r3, #12]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7ff fe3c 	bl	80076a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a30:	2300      	movs	r3, #0
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3708      	adds	r7, #8
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}

08007a3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a3a:	b580      	push	{r7, lr}
 8007a3c:	b08c      	sub	sp, #48	@ 0x30
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b22      	cmp	r3, #34	@ 0x22
 8007a4c:	f040 80ab 	bne.w	8007ba6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a58:	d117      	bne.n	8007a8a <UART_Receive_IT+0x50>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d113      	bne.n	8007a8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a62:	2300      	movs	r3, #0
 8007a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a82:	1c9a      	adds	r2, r3, #2
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a88:	e026      	b.n	8007ad8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007a90:	2300      	movs	r3, #0
 8007a92:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a9c:	d007      	beq.n	8007aae <UART_Receive_IT+0x74>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10a      	bne.n	8007abc <UART_Receive_IT+0x82>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d106      	bne.n	8007abc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	b2da      	uxtb	r2, r3
 8007ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	e008      	b.n	8007ace <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007acc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad2:	1c5a      	adds	r2, r3, #1
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	3b01      	subs	r3, #1
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d15a      	bne.n	8007ba2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68da      	ldr	r2, [r3, #12]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f022 0220 	bic.w	r2, r2, #32
 8007afa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	68da      	ldr	r2, [r3, #12]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	695a      	ldr	r2, [r3, #20]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f022 0201 	bic.w	r2, r2, #1
 8007b1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2220      	movs	r2, #32
 8007b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d135      	bne.n	8007b98 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	330c      	adds	r3, #12
 8007b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	e853 3f00 	ldrex	r3, [r3]
 8007b40:	613b      	str	r3, [r7, #16]
   return(result);
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	f023 0310 	bic.w	r3, r3, #16
 8007b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	330c      	adds	r3, #12
 8007b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b52:	623a      	str	r2, [r7, #32]
 8007b54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b56:	69f9      	ldr	r1, [r7, #28]
 8007b58:	6a3a      	ldr	r2, [r7, #32]
 8007b5a:	e841 2300 	strex	r3, r2, [r1]
 8007b5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d1e5      	bne.n	8007b32 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0310 	and.w	r3, r3, #16
 8007b70:	2b10      	cmp	r3, #16
 8007b72:	d10a      	bne.n	8007b8a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b74:	2300      	movs	r3, #0
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	60fb      	str	r3, [r7, #12]
 8007b88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b8e:	4619      	mov	r1, r3
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f7ff fda7 	bl	80076e4 <HAL_UARTEx_RxEventCallback>
 8007b96:	e002      	b.n	8007b9e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f7fb fc2d 	bl	80033f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	e002      	b.n	8007ba8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	e000      	b.n	8007ba8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007ba6:	2302      	movs	r3, #2
  }
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3730      	adds	r7, #48	@ 0x30
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bb4:	b0c0      	sub	sp, #256	@ 0x100
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	691b      	ldr	r3, [r3, #16]
 8007bc4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bcc:	68d9      	ldr	r1, [r3, #12]
 8007bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	ea40 0301 	orr.w	r3, r0, r1
 8007bd8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bde:	689a      	ldr	r2, [r3, #8]
 8007be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be4:	691b      	ldr	r3, [r3, #16]
 8007be6:	431a      	orrs	r2, r3
 8007be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	431a      	orrs	r2, r3
 8007bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007c08:	f021 010c 	bic.w	r1, r1, #12
 8007c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007c16:	430b      	orrs	r3, r1
 8007c18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c2a:	6999      	ldr	r1, [r3, #24]
 8007c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	ea40 0301 	orr.w	r3, r0, r1
 8007c36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	4b8f      	ldr	r3, [pc, #572]	@ (8007e7c <UART_SetConfig+0x2cc>)
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d005      	beq.n	8007c50 <UART_SetConfig+0xa0>
 8007c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	4b8d      	ldr	r3, [pc, #564]	@ (8007e80 <UART_SetConfig+0x2d0>)
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d104      	bne.n	8007c5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c50:	f7fd fe58 	bl	8005904 <HAL_RCC_GetPCLK2Freq>
 8007c54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c58:	e003      	b.n	8007c62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c5a:	f7fd fe3f 	bl	80058dc <HAL_RCC_GetPCLK1Freq>
 8007c5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c6c:	f040 810c 	bne.w	8007e88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c74:	2200      	movs	r2, #0
 8007c76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c82:	4622      	mov	r2, r4
 8007c84:	462b      	mov	r3, r5
 8007c86:	1891      	adds	r1, r2, r2
 8007c88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c8a:	415b      	adcs	r3, r3
 8007c8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007c92:	4621      	mov	r1, r4
 8007c94:	eb12 0801 	adds.w	r8, r2, r1
 8007c98:	4629      	mov	r1, r5
 8007c9a:	eb43 0901 	adc.w	r9, r3, r1
 8007c9e:	f04f 0200 	mov.w	r2, #0
 8007ca2:	f04f 0300 	mov.w	r3, #0
 8007ca6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007caa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007cae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cb2:	4690      	mov	r8, r2
 8007cb4:	4699      	mov	r9, r3
 8007cb6:	4623      	mov	r3, r4
 8007cb8:	eb18 0303 	adds.w	r3, r8, r3
 8007cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cc0:	462b      	mov	r3, r5
 8007cc2:	eb49 0303 	adc.w	r3, r9, r3
 8007cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007cda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007cde:	460b      	mov	r3, r1
 8007ce0:	18db      	adds	r3, r3, r3
 8007ce2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	eb42 0303 	adc.w	r3, r2, r3
 8007cea:	657b      	str	r3, [r7, #84]	@ 0x54
 8007cec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007cf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007cf4:	f7f8 fad4 	bl	80002a0 <__aeabi_uldivmod>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	4b61      	ldr	r3, [pc, #388]	@ (8007e84 <UART_SetConfig+0x2d4>)
 8007cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8007d02:	095b      	lsrs	r3, r3, #5
 8007d04:	011c      	lsls	r4, r3, #4
 8007d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d18:	4642      	mov	r2, r8
 8007d1a:	464b      	mov	r3, r9
 8007d1c:	1891      	adds	r1, r2, r2
 8007d1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d20:	415b      	adcs	r3, r3
 8007d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d28:	4641      	mov	r1, r8
 8007d2a:	eb12 0a01 	adds.w	sl, r2, r1
 8007d2e:	4649      	mov	r1, r9
 8007d30:	eb43 0b01 	adc.w	fp, r3, r1
 8007d34:	f04f 0200 	mov.w	r2, #0
 8007d38:	f04f 0300 	mov.w	r3, #0
 8007d3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d48:	4692      	mov	sl, r2
 8007d4a:	469b      	mov	fp, r3
 8007d4c:	4643      	mov	r3, r8
 8007d4e:	eb1a 0303 	adds.w	r3, sl, r3
 8007d52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d56:	464b      	mov	r3, r9
 8007d58:	eb4b 0303 	adc.w	r3, fp, r3
 8007d5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d74:	460b      	mov	r3, r1
 8007d76:	18db      	adds	r3, r3, r3
 8007d78:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	eb42 0303 	adc.w	r3, r2, r3
 8007d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d8a:	f7f8 fa89 	bl	80002a0 <__aeabi_uldivmod>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4611      	mov	r1, r2
 8007d94:	4b3b      	ldr	r3, [pc, #236]	@ (8007e84 <UART_SetConfig+0x2d4>)
 8007d96:	fba3 2301 	umull	r2, r3, r3, r1
 8007d9a:	095b      	lsrs	r3, r3, #5
 8007d9c:	2264      	movs	r2, #100	@ 0x64
 8007d9e:	fb02 f303 	mul.w	r3, r2, r3
 8007da2:	1acb      	subs	r3, r1, r3
 8007da4:	00db      	lsls	r3, r3, #3
 8007da6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007daa:	4b36      	ldr	r3, [pc, #216]	@ (8007e84 <UART_SetConfig+0x2d4>)
 8007dac:	fba3 2302 	umull	r2, r3, r3, r2
 8007db0:	095b      	lsrs	r3, r3, #5
 8007db2:	005b      	lsls	r3, r3, #1
 8007db4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007db8:	441c      	add	r4, r3
 8007dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007dc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007dcc:	4642      	mov	r2, r8
 8007dce:	464b      	mov	r3, r9
 8007dd0:	1891      	adds	r1, r2, r2
 8007dd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007dd4:	415b      	adcs	r3, r3
 8007dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007ddc:	4641      	mov	r1, r8
 8007dde:	1851      	adds	r1, r2, r1
 8007de0:	6339      	str	r1, [r7, #48]	@ 0x30
 8007de2:	4649      	mov	r1, r9
 8007de4:	414b      	adcs	r3, r1
 8007de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de8:	f04f 0200 	mov.w	r2, #0
 8007dec:	f04f 0300 	mov.w	r3, #0
 8007df0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007df4:	4659      	mov	r1, fp
 8007df6:	00cb      	lsls	r3, r1, #3
 8007df8:	4651      	mov	r1, sl
 8007dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dfe:	4651      	mov	r1, sl
 8007e00:	00ca      	lsls	r2, r1, #3
 8007e02:	4610      	mov	r0, r2
 8007e04:	4619      	mov	r1, r3
 8007e06:	4603      	mov	r3, r0
 8007e08:	4642      	mov	r2, r8
 8007e0a:	189b      	adds	r3, r3, r2
 8007e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e10:	464b      	mov	r3, r9
 8007e12:	460a      	mov	r2, r1
 8007e14:	eb42 0303 	adc.w	r3, r2, r3
 8007e18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e30:	460b      	mov	r3, r1
 8007e32:	18db      	adds	r3, r3, r3
 8007e34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e36:	4613      	mov	r3, r2
 8007e38:	eb42 0303 	adc.w	r3, r2, r3
 8007e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e46:	f7f8 fa2b 	bl	80002a0 <__aeabi_uldivmod>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e84 <UART_SetConfig+0x2d4>)
 8007e50:	fba3 1302 	umull	r1, r3, r3, r2
 8007e54:	095b      	lsrs	r3, r3, #5
 8007e56:	2164      	movs	r1, #100	@ 0x64
 8007e58:	fb01 f303 	mul.w	r3, r1, r3
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	00db      	lsls	r3, r3, #3
 8007e60:	3332      	adds	r3, #50	@ 0x32
 8007e62:	4a08      	ldr	r2, [pc, #32]	@ (8007e84 <UART_SetConfig+0x2d4>)
 8007e64:	fba2 2303 	umull	r2, r3, r2, r3
 8007e68:	095b      	lsrs	r3, r3, #5
 8007e6a:	f003 0207 	and.w	r2, r3, #7
 8007e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4422      	add	r2, r4
 8007e76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e78:	e106      	b.n	8008088 <UART_SetConfig+0x4d8>
 8007e7a:	bf00      	nop
 8007e7c:	40011000 	.word	0x40011000
 8007e80:	40011400 	.word	0x40011400
 8007e84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007e96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007e9a:	4642      	mov	r2, r8
 8007e9c:	464b      	mov	r3, r9
 8007e9e:	1891      	adds	r1, r2, r2
 8007ea0:	6239      	str	r1, [r7, #32]
 8007ea2:	415b      	adcs	r3, r3
 8007ea4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ea6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007eaa:	4641      	mov	r1, r8
 8007eac:	1854      	adds	r4, r2, r1
 8007eae:	4649      	mov	r1, r9
 8007eb0:	eb43 0501 	adc.w	r5, r3, r1
 8007eb4:	f04f 0200 	mov.w	r2, #0
 8007eb8:	f04f 0300 	mov.w	r3, #0
 8007ebc:	00eb      	lsls	r3, r5, #3
 8007ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ec2:	00e2      	lsls	r2, r4, #3
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	461d      	mov	r5, r3
 8007ec8:	4643      	mov	r3, r8
 8007eca:	18e3      	adds	r3, r4, r3
 8007ecc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ed0:	464b      	mov	r3, r9
 8007ed2:	eb45 0303 	adc.w	r3, r5, r3
 8007ed6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ee6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007eea:	f04f 0200 	mov.w	r2, #0
 8007eee:	f04f 0300 	mov.w	r3, #0
 8007ef2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	008b      	lsls	r3, r1, #2
 8007efa:	4621      	mov	r1, r4
 8007efc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f00:	4621      	mov	r1, r4
 8007f02:	008a      	lsls	r2, r1, #2
 8007f04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007f08:	f7f8 f9ca 	bl	80002a0 <__aeabi_uldivmod>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4b60      	ldr	r3, [pc, #384]	@ (8008094 <UART_SetConfig+0x4e4>)
 8007f12:	fba3 2302 	umull	r2, r3, r3, r2
 8007f16:	095b      	lsrs	r3, r3, #5
 8007f18:	011c      	lsls	r4, r3, #4
 8007f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f2c:	4642      	mov	r2, r8
 8007f2e:	464b      	mov	r3, r9
 8007f30:	1891      	adds	r1, r2, r2
 8007f32:	61b9      	str	r1, [r7, #24]
 8007f34:	415b      	adcs	r3, r3
 8007f36:	61fb      	str	r3, [r7, #28]
 8007f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f3c:	4641      	mov	r1, r8
 8007f3e:	1851      	adds	r1, r2, r1
 8007f40:	6139      	str	r1, [r7, #16]
 8007f42:	4649      	mov	r1, r9
 8007f44:	414b      	adcs	r3, r1
 8007f46:	617b      	str	r3, [r7, #20]
 8007f48:	f04f 0200 	mov.w	r2, #0
 8007f4c:	f04f 0300 	mov.w	r3, #0
 8007f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f54:	4659      	mov	r1, fp
 8007f56:	00cb      	lsls	r3, r1, #3
 8007f58:	4651      	mov	r1, sl
 8007f5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f5e:	4651      	mov	r1, sl
 8007f60:	00ca      	lsls	r2, r1, #3
 8007f62:	4610      	mov	r0, r2
 8007f64:	4619      	mov	r1, r3
 8007f66:	4603      	mov	r3, r0
 8007f68:	4642      	mov	r2, r8
 8007f6a:	189b      	adds	r3, r3, r2
 8007f6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f70:	464b      	mov	r3, r9
 8007f72:	460a      	mov	r2, r1
 8007f74:	eb42 0303 	adc.w	r3, r2, r3
 8007f78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f88:	f04f 0200 	mov.w	r2, #0
 8007f8c:	f04f 0300 	mov.w	r3, #0
 8007f90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007f94:	4649      	mov	r1, r9
 8007f96:	008b      	lsls	r3, r1, #2
 8007f98:	4641      	mov	r1, r8
 8007f9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f9e:	4641      	mov	r1, r8
 8007fa0:	008a      	lsls	r2, r1, #2
 8007fa2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007fa6:	f7f8 f97b 	bl	80002a0 <__aeabi_uldivmod>
 8007faa:	4602      	mov	r2, r0
 8007fac:	460b      	mov	r3, r1
 8007fae:	4611      	mov	r1, r2
 8007fb0:	4b38      	ldr	r3, [pc, #224]	@ (8008094 <UART_SetConfig+0x4e4>)
 8007fb2:	fba3 2301 	umull	r2, r3, r3, r1
 8007fb6:	095b      	lsrs	r3, r3, #5
 8007fb8:	2264      	movs	r2, #100	@ 0x64
 8007fba:	fb02 f303 	mul.w	r3, r2, r3
 8007fbe:	1acb      	subs	r3, r1, r3
 8007fc0:	011b      	lsls	r3, r3, #4
 8007fc2:	3332      	adds	r3, #50	@ 0x32
 8007fc4:	4a33      	ldr	r2, [pc, #204]	@ (8008094 <UART_SetConfig+0x4e4>)
 8007fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8007fca:	095b      	lsrs	r3, r3, #5
 8007fcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007fd0:	441c      	add	r4, r3
 8007fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fda:	677a      	str	r2, [r7, #116]	@ 0x74
 8007fdc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007fe0:	4642      	mov	r2, r8
 8007fe2:	464b      	mov	r3, r9
 8007fe4:	1891      	adds	r1, r2, r2
 8007fe6:	60b9      	str	r1, [r7, #8]
 8007fe8:	415b      	adcs	r3, r3
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ff0:	4641      	mov	r1, r8
 8007ff2:	1851      	adds	r1, r2, r1
 8007ff4:	6039      	str	r1, [r7, #0]
 8007ff6:	4649      	mov	r1, r9
 8007ff8:	414b      	adcs	r3, r1
 8007ffa:	607b      	str	r3, [r7, #4]
 8007ffc:	f04f 0200 	mov.w	r2, #0
 8008000:	f04f 0300 	mov.w	r3, #0
 8008004:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008008:	4659      	mov	r1, fp
 800800a:	00cb      	lsls	r3, r1, #3
 800800c:	4651      	mov	r1, sl
 800800e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008012:	4651      	mov	r1, sl
 8008014:	00ca      	lsls	r2, r1, #3
 8008016:	4610      	mov	r0, r2
 8008018:	4619      	mov	r1, r3
 800801a:	4603      	mov	r3, r0
 800801c:	4642      	mov	r2, r8
 800801e:	189b      	adds	r3, r3, r2
 8008020:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008022:	464b      	mov	r3, r9
 8008024:	460a      	mov	r2, r1
 8008026:	eb42 0303 	adc.w	r3, r2, r3
 800802a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800802c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	663b      	str	r3, [r7, #96]	@ 0x60
 8008036:	667a      	str	r2, [r7, #100]	@ 0x64
 8008038:	f04f 0200 	mov.w	r2, #0
 800803c:	f04f 0300 	mov.w	r3, #0
 8008040:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008044:	4649      	mov	r1, r9
 8008046:	008b      	lsls	r3, r1, #2
 8008048:	4641      	mov	r1, r8
 800804a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800804e:	4641      	mov	r1, r8
 8008050:	008a      	lsls	r2, r1, #2
 8008052:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008056:	f7f8 f923 	bl	80002a0 <__aeabi_uldivmod>
 800805a:	4602      	mov	r2, r0
 800805c:	460b      	mov	r3, r1
 800805e:	4b0d      	ldr	r3, [pc, #52]	@ (8008094 <UART_SetConfig+0x4e4>)
 8008060:	fba3 1302 	umull	r1, r3, r3, r2
 8008064:	095b      	lsrs	r3, r3, #5
 8008066:	2164      	movs	r1, #100	@ 0x64
 8008068:	fb01 f303 	mul.w	r3, r1, r3
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	011b      	lsls	r3, r3, #4
 8008070:	3332      	adds	r3, #50	@ 0x32
 8008072:	4a08      	ldr	r2, [pc, #32]	@ (8008094 <UART_SetConfig+0x4e4>)
 8008074:	fba2 2303 	umull	r2, r3, r2, r3
 8008078:	095b      	lsrs	r3, r3, #5
 800807a:	f003 020f 	and.w	r2, r3, #15
 800807e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4422      	add	r2, r4
 8008086:	609a      	str	r2, [r3, #8]
}
 8008088:	bf00      	nop
 800808a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800808e:	46bd      	mov	sp, r7
 8008090:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008094:	51eb851f 	.word	0x51eb851f

08008098 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80080a2:	2300      	movs	r3, #0
 80080a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080b0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80080b2:	68fa      	ldr	r2, [r7, #12]
 80080b4:	4b20      	ldr	r3, [pc, #128]	@ (8008138 <FSMC_NORSRAM_Init+0xa0>)
 80080b6:	4013      	ands	r3, r2
 80080b8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80080c2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80080c8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80080ce:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80080d4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80080da:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80080e0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80080e6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 80080ec:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 80080f2:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 80080f8:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 80080fe:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8008104:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	4313      	orrs	r3, r2
 800810a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	2b08      	cmp	r3, #8
 8008112:	d103      	bne.n	800811c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800811a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	68f9      	ldr	r1, [r7, #12]
 8008124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3714      	adds	r7, #20
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	fff00080 	.word	0xfff00080

0800813c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800813c:	b480      	push	{r7}
 800813e:	b087      	sub	sp, #28
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008148:	2300      	movs	r3, #0
 800814a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	1c5a      	adds	r2, r3, #1
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008156:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800815e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800816a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008172:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800817a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	3b01      	subs	r3, #1
 8008182:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008184:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	3b02      	subs	r3, #2
 800818c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800818e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008194:	4313      	orrs	r3, r2
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	4313      	orrs	r3, r2
 800819a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	1c5a      	adds	r2, r3, #1
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6979      	ldr	r1, [r7, #20]
 80081a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	371c      	adds	r7, #28
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
	...

080081b8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
 80081c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80081c6:	2300      	movs	r3, #0
 80081c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80081d0:	d122      	bne.n	8008218 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081da:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80081dc:	697a      	ldr	r2, [r7, #20]
 80081de:	4b15      	ldr	r3, [pc, #84]	@ (8008234 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80081e0:	4013      	ands	r3, r2
 80081e2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081ee:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80081f6:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80081fe:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008204:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	6979      	ldr	r1, [r7, #20]
 8008212:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008216:	e005      	b.n	8008224 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8008220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8008224:	2300      	movs	r3, #0
}
 8008226:	4618      	mov	r0, r3
 8008228:	371c      	adds	r7, #28
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	cff00000 	.word	0xcff00000

08008238 <atoi>:
 8008238:	220a      	movs	r2, #10
 800823a:	2100      	movs	r1, #0
 800823c:	f000 b87a 	b.w	8008334 <strtol>

08008240 <_strtol_l.isra.0>:
 8008240:	2b24      	cmp	r3, #36	@ 0x24
 8008242:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008246:	4686      	mov	lr, r0
 8008248:	4690      	mov	r8, r2
 800824a:	d801      	bhi.n	8008250 <_strtol_l.isra.0+0x10>
 800824c:	2b01      	cmp	r3, #1
 800824e:	d106      	bne.n	800825e <_strtol_l.isra.0+0x1e>
 8008250:	f000 f8a4 	bl	800839c <__errno>
 8008254:	2316      	movs	r3, #22
 8008256:	6003      	str	r3, [r0, #0]
 8008258:	2000      	movs	r0, #0
 800825a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800825e:	4834      	ldr	r0, [pc, #208]	@ (8008330 <_strtol_l.isra.0+0xf0>)
 8008260:	460d      	mov	r5, r1
 8008262:	462a      	mov	r2, r5
 8008264:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008268:	5d06      	ldrb	r6, [r0, r4]
 800826a:	f016 0608 	ands.w	r6, r6, #8
 800826e:	d1f8      	bne.n	8008262 <_strtol_l.isra.0+0x22>
 8008270:	2c2d      	cmp	r4, #45	@ 0x2d
 8008272:	d110      	bne.n	8008296 <_strtol_l.isra.0+0x56>
 8008274:	782c      	ldrb	r4, [r5, #0]
 8008276:	2601      	movs	r6, #1
 8008278:	1c95      	adds	r5, r2, #2
 800827a:	f033 0210 	bics.w	r2, r3, #16
 800827e:	d115      	bne.n	80082ac <_strtol_l.isra.0+0x6c>
 8008280:	2c30      	cmp	r4, #48	@ 0x30
 8008282:	d10d      	bne.n	80082a0 <_strtol_l.isra.0+0x60>
 8008284:	782a      	ldrb	r2, [r5, #0]
 8008286:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800828a:	2a58      	cmp	r2, #88	@ 0x58
 800828c:	d108      	bne.n	80082a0 <_strtol_l.isra.0+0x60>
 800828e:	786c      	ldrb	r4, [r5, #1]
 8008290:	3502      	adds	r5, #2
 8008292:	2310      	movs	r3, #16
 8008294:	e00a      	b.n	80082ac <_strtol_l.isra.0+0x6c>
 8008296:	2c2b      	cmp	r4, #43	@ 0x2b
 8008298:	bf04      	itt	eq
 800829a:	782c      	ldrbeq	r4, [r5, #0]
 800829c:	1c95      	addeq	r5, r2, #2
 800829e:	e7ec      	b.n	800827a <_strtol_l.isra.0+0x3a>
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d1f6      	bne.n	8008292 <_strtol_l.isra.0+0x52>
 80082a4:	2c30      	cmp	r4, #48	@ 0x30
 80082a6:	bf14      	ite	ne
 80082a8:	230a      	movne	r3, #10
 80082aa:	2308      	moveq	r3, #8
 80082ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80082b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80082b4:	2200      	movs	r2, #0
 80082b6:	fbbc f9f3 	udiv	r9, ip, r3
 80082ba:	4610      	mov	r0, r2
 80082bc:	fb03 ca19 	mls	sl, r3, r9, ip
 80082c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80082c4:	2f09      	cmp	r7, #9
 80082c6:	d80f      	bhi.n	80082e8 <_strtol_l.isra.0+0xa8>
 80082c8:	463c      	mov	r4, r7
 80082ca:	42a3      	cmp	r3, r4
 80082cc:	dd1b      	ble.n	8008306 <_strtol_l.isra.0+0xc6>
 80082ce:	1c57      	adds	r7, r2, #1
 80082d0:	d007      	beq.n	80082e2 <_strtol_l.isra.0+0xa2>
 80082d2:	4581      	cmp	r9, r0
 80082d4:	d314      	bcc.n	8008300 <_strtol_l.isra.0+0xc0>
 80082d6:	d101      	bne.n	80082dc <_strtol_l.isra.0+0x9c>
 80082d8:	45a2      	cmp	sl, r4
 80082da:	db11      	blt.n	8008300 <_strtol_l.isra.0+0xc0>
 80082dc:	fb00 4003 	mla	r0, r0, r3, r4
 80082e0:	2201      	movs	r2, #1
 80082e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082e6:	e7eb      	b.n	80082c0 <_strtol_l.isra.0+0x80>
 80082e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80082ec:	2f19      	cmp	r7, #25
 80082ee:	d801      	bhi.n	80082f4 <_strtol_l.isra.0+0xb4>
 80082f0:	3c37      	subs	r4, #55	@ 0x37
 80082f2:	e7ea      	b.n	80082ca <_strtol_l.isra.0+0x8a>
 80082f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80082f8:	2f19      	cmp	r7, #25
 80082fa:	d804      	bhi.n	8008306 <_strtol_l.isra.0+0xc6>
 80082fc:	3c57      	subs	r4, #87	@ 0x57
 80082fe:	e7e4      	b.n	80082ca <_strtol_l.isra.0+0x8a>
 8008300:	f04f 32ff 	mov.w	r2, #4294967295
 8008304:	e7ed      	b.n	80082e2 <_strtol_l.isra.0+0xa2>
 8008306:	1c53      	adds	r3, r2, #1
 8008308:	d108      	bne.n	800831c <_strtol_l.isra.0+0xdc>
 800830a:	2322      	movs	r3, #34	@ 0x22
 800830c:	f8ce 3000 	str.w	r3, [lr]
 8008310:	4660      	mov	r0, ip
 8008312:	f1b8 0f00 	cmp.w	r8, #0
 8008316:	d0a0      	beq.n	800825a <_strtol_l.isra.0+0x1a>
 8008318:	1e69      	subs	r1, r5, #1
 800831a:	e006      	b.n	800832a <_strtol_l.isra.0+0xea>
 800831c:	b106      	cbz	r6, 8008320 <_strtol_l.isra.0+0xe0>
 800831e:	4240      	negs	r0, r0
 8008320:	f1b8 0f00 	cmp.w	r8, #0
 8008324:	d099      	beq.n	800825a <_strtol_l.isra.0+0x1a>
 8008326:	2a00      	cmp	r2, #0
 8008328:	d1f6      	bne.n	8008318 <_strtol_l.isra.0+0xd8>
 800832a:	f8c8 1000 	str.w	r1, [r8]
 800832e:	e794      	b.n	800825a <_strtol_l.isra.0+0x1a>
 8008330:	0800bf59 	.word	0x0800bf59

08008334 <strtol>:
 8008334:	4613      	mov	r3, r2
 8008336:	460a      	mov	r2, r1
 8008338:	4601      	mov	r1, r0
 800833a:	4802      	ldr	r0, [pc, #8]	@ (8008344 <strtol+0x10>)
 800833c:	6800      	ldr	r0, [r0, #0]
 800833e:	f7ff bf7f 	b.w	8008240 <_strtol_l.isra.0>
 8008342:	bf00      	nop
 8008344:	2000003c 	.word	0x2000003c

08008348 <siprintf>:
 8008348:	b40e      	push	{r1, r2, r3}
 800834a:	b510      	push	{r4, lr}
 800834c:	b09d      	sub	sp, #116	@ 0x74
 800834e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008350:	9002      	str	r0, [sp, #8]
 8008352:	9006      	str	r0, [sp, #24]
 8008354:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008358:	480a      	ldr	r0, [pc, #40]	@ (8008384 <siprintf+0x3c>)
 800835a:	9107      	str	r1, [sp, #28]
 800835c:	9104      	str	r1, [sp, #16]
 800835e:	490a      	ldr	r1, [pc, #40]	@ (8008388 <siprintf+0x40>)
 8008360:	f853 2b04 	ldr.w	r2, [r3], #4
 8008364:	9105      	str	r1, [sp, #20]
 8008366:	2400      	movs	r4, #0
 8008368:	a902      	add	r1, sp, #8
 800836a:	6800      	ldr	r0, [r0, #0]
 800836c:	9301      	str	r3, [sp, #4]
 800836e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008370:	f000 f99c 	bl	80086ac <_svfiprintf_r>
 8008374:	9b02      	ldr	r3, [sp, #8]
 8008376:	701c      	strb	r4, [r3, #0]
 8008378:	b01d      	add	sp, #116	@ 0x74
 800837a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800837e:	b003      	add	sp, #12
 8008380:	4770      	bx	lr
 8008382:	bf00      	nop
 8008384:	2000003c 	.word	0x2000003c
 8008388:	ffff0208 	.word	0xffff0208

0800838c <memset>:
 800838c:	4402      	add	r2, r0
 800838e:	4603      	mov	r3, r0
 8008390:	4293      	cmp	r3, r2
 8008392:	d100      	bne.n	8008396 <memset+0xa>
 8008394:	4770      	bx	lr
 8008396:	f803 1b01 	strb.w	r1, [r3], #1
 800839a:	e7f9      	b.n	8008390 <memset+0x4>

0800839c <__errno>:
 800839c:	4b01      	ldr	r3, [pc, #4]	@ (80083a4 <__errno+0x8>)
 800839e:	6818      	ldr	r0, [r3, #0]
 80083a0:	4770      	bx	lr
 80083a2:	bf00      	nop
 80083a4:	2000003c 	.word	0x2000003c

080083a8 <__libc_init_array>:
 80083a8:	b570      	push	{r4, r5, r6, lr}
 80083aa:	4d0d      	ldr	r5, [pc, #52]	@ (80083e0 <__libc_init_array+0x38>)
 80083ac:	4c0d      	ldr	r4, [pc, #52]	@ (80083e4 <__libc_init_array+0x3c>)
 80083ae:	1b64      	subs	r4, r4, r5
 80083b0:	10a4      	asrs	r4, r4, #2
 80083b2:	2600      	movs	r6, #0
 80083b4:	42a6      	cmp	r6, r4
 80083b6:	d109      	bne.n	80083cc <__libc_init_array+0x24>
 80083b8:	4d0b      	ldr	r5, [pc, #44]	@ (80083e8 <__libc_init_array+0x40>)
 80083ba:	4c0c      	ldr	r4, [pc, #48]	@ (80083ec <__libc_init_array+0x44>)
 80083bc:	f000 fc6c 	bl	8008c98 <_init>
 80083c0:	1b64      	subs	r4, r4, r5
 80083c2:	10a4      	asrs	r4, r4, #2
 80083c4:	2600      	movs	r6, #0
 80083c6:	42a6      	cmp	r6, r4
 80083c8:	d105      	bne.n	80083d6 <__libc_init_array+0x2e>
 80083ca:	bd70      	pop	{r4, r5, r6, pc}
 80083cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80083d0:	4798      	blx	r3
 80083d2:	3601      	adds	r6, #1
 80083d4:	e7ee      	b.n	80083b4 <__libc_init_array+0xc>
 80083d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80083da:	4798      	blx	r3
 80083dc:	3601      	adds	r6, #1
 80083de:	e7f2      	b.n	80083c6 <__libc_init_array+0x1e>
 80083e0:	0800c094 	.word	0x0800c094
 80083e4:	0800c094 	.word	0x0800c094
 80083e8:	0800c094 	.word	0x0800c094
 80083ec:	0800c098 	.word	0x0800c098

080083f0 <__retarget_lock_acquire_recursive>:
 80083f0:	4770      	bx	lr

080083f2 <__retarget_lock_release_recursive>:
 80083f2:	4770      	bx	lr

080083f4 <strcpy>:
 80083f4:	4603      	mov	r3, r0
 80083f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083fa:	f803 2b01 	strb.w	r2, [r3], #1
 80083fe:	2a00      	cmp	r2, #0
 8008400:	d1f9      	bne.n	80083f6 <strcpy+0x2>
 8008402:	4770      	bx	lr

08008404 <_free_r>:
 8008404:	b538      	push	{r3, r4, r5, lr}
 8008406:	4605      	mov	r5, r0
 8008408:	2900      	cmp	r1, #0
 800840a:	d041      	beq.n	8008490 <_free_r+0x8c>
 800840c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008410:	1f0c      	subs	r4, r1, #4
 8008412:	2b00      	cmp	r3, #0
 8008414:	bfb8      	it	lt
 8008416:	18e4      	addlt	r4, r4, r3
 8008418:	f000 f8e0 	bl	80085dc <__malloc_lock>
 800841c:	4a1d      	ldr	r2, [pc, #116]	@ (8008494 <_free_r+0x90>)
 800841e:	6813      	ldr	r3, [r2, #0]
 8008420:	b933      	cbnz	r3, 8008430 <_free_r+0x2c>
 8008422:	6063      	str	r3, [r4, #4]
 8008424:	6014      	str	r4, [r2, #0]
 8008426:	4628      	mov	r0, r5
 8008428:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800842c:	f000 b8dc 	b.w	80085e8 <__malloc_unlock>
 8008430:	42a3      	cmp	r3, r4
 8008432:	d908      	bls.n	8008446 <_free_r+0x42>
 8008434:	6820      	ldr	r0, [r4, #0]
 8008436:	1821      	adds	r1, r4, r0
 8008438:	428b      	cmp	r3, r1
 800843a:	bf01      	itttt	eq
 800843c:	6819      	ldreq	r1, [r3, #0]
 800843e:	685b      	ldreq	r3, [r3, #4]
 8008440:	1809      	addeq	r1, r1, r0
 8008442:	6021      	streq	r1, [r4, #0]
 8008444:	e7ed      	b.n	8008422 <_free_r+0x1e>
 8008446:	461a      	mov	r2, r3
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	b10b      	cbz	r3, 8008450 <_free_r+0x4c>
 800844c:	42a3      	cmp	r3, r4
 800844e:	d9fa      	bls.n	8008446 <_free_r+0x42>
 8008450:	6811      	ldr	r1, [r2, #0]
 8008452:	1850      	adds	r0, r2, r1
 8008454:	42a0      	cmp	r0, r4
 8008456:	d10b      	bne.n	8008470 <_free_r+0x6c>
 8008458:	6820      	ldr	r0, [r4, #0]
 800845a:	4401      	add	r1, r0
 800845c:	1850      	adds	r0, r2, r1
 800845e:	4283      	cmp	r3, r0
 8008460:	6011      	str	r1, [r2, #0]
 8008462:	d1e0      	bne.n	8008426 <_free_r+0x22>
 8008464:	6818      	ldr	r0, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	6053      	str	r3, [r2, #4]
 800846a:	4408      	add	r0, r1
 800846c:	6010      	str	r0, [r2, #0]
 800846e:	e7da      	b.n	8008426 <_free_r+0x22>
 8008470:	d902      	bls.n	8008478 <_free_r+0x74>
 8008472:	230c      	movs	r3, #12
 8008474:	602b      	str	r3, [r5, #0]
 8008476:	e7d6      	b.n	8008426 <_free_r+0x22>
 8008478:	6820      	ldr	r0, [r4, #0]
 800847a:	1821      	adds	r1, r4, r0
 800847c:	428b      	cmp	r3, r1
 800847e:	bf04      	itt	eq
 8008480:	6819      	ldreq	r1, [r3, #0]
 8008482:	685b      	ldreq	r3, [r3, #4]
 8008484:	6063      	str	r3, [r4, #4]
 8008486:	bf04      	itt	eq
 8008488:	1809      	addeq	r1, r1, r0
 800848a:	6021      	streq	r1, [r4, #0]
 800848c:	6054      	str	r4, [r2, #4]
 800848e:	e7ca      	b.n	8008426 <_free_r+0x22>
 8008490:	bd38      	pop	{r3, r4, r5, pc}
 8008492:	bf00      	nop
 8008494:	20000494 	.word	0x20000494

08008498 <sbrk_aligned>:
 8008498:	b570      	push	{r4, r5, r6, lr}
 800849a:	4e0f      	ldr	r6, [pc, #60]	@ (80084d8 <sbrk_aligned+0x40>)
 800849c:	460c      	mov	r4, r1
 800849e:	6831      	ldr	r1, [r6, #0]
 80084a0:	4605      	mov	r5, r0
 80084a2:	b911      	cbnz	r1, 80084aa <sbrk_aligned+0x12>
 80084a4:	f000 fba4 	bl	8008bf0 <_sbrk_r>
 80084a8:	6030      	str	r0, [r6, #0]
 80084aa:	4621      	mov	r1, r4
 80084ac:	4628      	mov	r0, r5
 80084ae:	f000 fb9f 	bl	8008bf0 <_sbrk_r>
 80084b2:	1c43      	adds	r3, r0, #1
 80084b4:	d103      	bne.n	80084be <sbrk_aligned+0x26>
 80084b6:	f04f 34ff 	mov.w	r4, #4294967295
 80084ba:	4620      	mov	r0, r4
 80084bc:	bd70      	pop	{r4, r5, r6, pc}
 80084be:	1cc4      	adds	r4, r0, #3
 80084c0:	f024 0403 	bic.w	r4, r4, #3
 80084c4:	42a0      	cmp	r0, r4
 80084c6:	d0f8      	beq.n	80084ba <sbrk_aligned+0x22>
 80084c8:	1a21      	subs	r1, r4, r0
 80084ca:	4628      	mov	r0, r5
 80084cc:	f000 fb90 	bl	8008bf0 <_sbrk_r>
 80084d0:	3001      	adds	r0, #1
 80084d2:	d1f2      	bne.n	80084ba <sbrk_aligned+0x22>
 80084d4:	e7ef      	b.n	80084b6 <sbrk_aligned+0x1e>
 80084d6:	bf00      	nop
 80084d8:	20000490 	.word	0x20000490

080084dc <_malloc_r>:
 80084dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084e0:	1ccd      	adds	r5, r1, #3
 80084e2:	f025 0503 	bic.w	r5, r5, #3
 80084e6:	3508      	adds	r5, #8
 80084e8:	2d0c      	cmp	r5, #12
 80084ea:	bf38      	it	cc
 80084ec:	250c      	movcc	r5, #12
 80084ee:	2d00      	cmp	r5, #0
 80084f0:	4606      	mov	r6, r0
 80084f2:	db01      	blt.n	80084f8 <_malloc_r+0x1c>
 80084f4:	42a9      	cmp	r1, r5
 80084f6:	d904      	bls.n	8008502 <_malloc_r+0x26>
 80084f8:	230c      	movs	r3, #12
 80084fa:	6033      	str	r3, [r6, #0]
 80084fc:	2000      	movs	r0, #0
 80084fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008502:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085d8 <_malloc_r+0xfc>
 8008506:	f000 f869 	bl	80085dc <__malloc_lock>
 800850a:	f8d8 3000 	ldr.w	r3, [r8]
 800850e:	461c      	mov	r4, r3
 8008510:	bb44      	cbnz	r4, 8008564 <_malloc_r+0x88>
 8008512:	4629      	mov	r1, r5
 8008514:	4630      	mov	r0, r6
 8008516:	f7ff ffbf 	bl	8008498 <sbrk_aligned>
 800851a:	1c43      	adds	r3, r0, #1
 800851c:	4604      	mov	r4, r0
 800851e:	d158      	bne.n	80085d2 <_malloc_r+0xf6>
 8008520:	f8d8 4000 	ldr.w	r4, [r8]
 8008524:	4627      	mov	r7, r4
 8008526:	2f00      	cmp	r7, #0
 8008528:	d143      	bne.n	80085b2 <_malloc_r+0xd6>
 800852a:	2c00      	cmp	r4, #0
 800852c:	d04b      	beq.n	80085c6 <_malloc_r+0xea>
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	4639      	mov	r1, r7
 8008532:	4630      	mov	r0, r6
 8008534:	eb04 0903 	add.w	r9, r4, r3
 8008538:	f000 fb5a 	bl	8008bf0 <_sbrk_r>
 800853c:	4581      	cmp	r9, r0
 800853e:	d142      	bne.n	80085c6 <_malloc_r+0xea>
 8008540:	6821      	ldr	r1, [r4, #0]
 8008542:	1a6d      	subs	r5, r5, r1
 8008544:	4629      	mov	r1, r5
 8008546:	4630      	mov	r0, r6
 8008548:	f7ff ffa6 	bl	8008498 <sbrk_aligned>
 800854c:	3001      	adds	r0, #1
 800854e:	d03a      	beq.n	80085c6 <_malloc_r+0xea>
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	442b      	add	r3, r5
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	f8d8 3000 	ldr.w	r3, [r8]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	bb62      	cbnz	r2, 80085b8 <_malloc_r+0xdc>
 800855e:	f8c8 7000 	str.w	r7, [r8]
 8008562:	e00f      	b.n	8008584 <_malloc_r+0xa8>
 8008564:	6822      	ldr	r2, [r4, #0]
 8008566:	1b52      	subs	r2, r2, r5
 8008568:	d420      	bmi.n	80085ac <_malloc_r+0xd0>
 800856a:	2a0b      	cmp	r2, #11
 800856c:	d917      	bls.n	800859e <_malloc_r+0xc2>
 800856e:	1961      	adds	r1, r4, r5
 8008570:	42a3      	cmp	r3, r4
 8008572:	6025      	str	r5, [r4, #0]
 8008574:	bf18      	it	ne
 8008576:	6059      	strne	r1, [r3, #4]
 8008578:	6863      	ldr	r3, [r4, #4]
 800857a:	bf08      	it	eq
 800857c:	f8c8 1000 	streq.w	r1, [r8]
 8008580:	5162      	str	r2, [r4, r5]
 8008582:	604b      	str	r3, [r1, #4]
 8008584:	4630      	mov	r0, r6
 8008586:	f000 f82f 	bl	80085e8 <__malloc_unlock>
 800858a:	f104 000b 	add.w	r0, r4, #11
 800858e:	1d23      	adds	r3, r4, #4
 8008590:	f020 0007 	bic.w	r0, r0, #7
 8008594:	1ac2      	subs	r2, r0, r3
 8008596:	bf1c      	itt	ne
 8008598:	1a1b      	subne	r3, r3, r0
 800859a:	50a3      	strne	r3, [r4, r2]
 800859c:	e7af      	b.n	80084fe <_malloc_r+0x22>
 800859e:	6862      	ldr	r2, [r4, #4]
 80085a0:	42a3      	cmp	r3, r4
 80085a2:	bf0c      	ite	eq
 80085a4:	f8c8 2000 	streq.w	r2, [r8]
 80085a8:	605a      	strne	r2, [r3, #4]
 80085aa:	e7eb      	b.n	8008584 <_malloc_r+0xa8>
 80085ac:	4623      	mov	r3, r4
 80085ae:	6864      	ldr	r4, [r4, #4]
 80085b0:	e7ae      	b.n	8008510 <_malloc_r+0x34>
 80085b2:	463c      	mov	r4, r7
 80085b4:	687f      	ldr	r7, [r7, #4]
 80085b6:	e7b6      	b.n	8008526 <_malloc_r+0x4a>
 80085b8:	461a      	mov	r2, r3
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	42a3      	cmp	r3, r4
 80085be:	d1fb      	bne.n	80085b8 <_malloc_r+0xdc>
 80085c0:	2300      	movs	r3, #0
 80085c2:	6053      	str	r3, [r2, #4]
 80085c4:	e7de      	b.n	8008584 <_malloc_r+0xa8>
 80085c6:	230c      	movs	r3, #12
 80085c8:	6033      	str	r3, [r6, #0]
 80085ca:	4630      	mov	r0, r6
 80085cc:	f000 f80c 	bl	80085e8 <__malloc_unlock>
 80085d0:	e794      	b.n	80084fc <_malloc_r+0x20>
 80085d2:	6005      	str	r5, [r0, #0]
 80085d4:	e7d6      	b.n	8008584 <_malloc_r+0xa8>
 80085d6:	bf00      	nop
 80085d8:	20000494 	.word	0x20000494

080085dc <__malloc_lock>:
 80085dc:	4801      	ldr	r0, [pc, #4]	@ (80085e4 <__malloc_lock+0x8>)
 80085de:	f7ff bf07 	b.w	80083f0 <__retarget_lock_acquire_recursive>
 80085e2:	bf00      	nop
 80085e4:	2000048c 	.word	0x2000048c

080085e8 <__malloc_unlock>:
 80085e8:	4801      	ldr	r0, [pc, #4]	@ (80085f0 <__malloc_unlock+0x8>)
 80085ea:	f7ff bf02 	b.w	80083f2 <__retarget_lock_release_recursive>
 80085ee:	bf00      	nop
 80085f0:	2000048c 	.word	0x2000048c

080085f4 <__ssputs_r>:
 80085f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	688e      	ldr	r6, [r1, #8]
 80085fa:	461f      	mov	r7, r3
 80085fc:	42be      	cmp	r6, r7
 80085fe:	680b      	ldr	r3, [r1, #0]
 8008600:	4682      	mov	sl, r0
 8008602:	460c      	mov	r4, r1
 8008604:	4690      	mov	r8, r2
 8008606:	d82d      	bhi.n	8008664 <__ssputs_r+0x70>
 8008608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800860c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008610:	d026      	beq.n	8008660 <__ssputs_r+0x6c>
 8008612:	6965      	ldr	r5, [r4, #20]
 8008614:	6909      	ldr	r1, [r1, #16]
 8008616:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800861a:	eba3 0901 	sub.w	r9, r3, r1
 800861e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008622:	1c7b      	adds	r3, r7, #1
 8008624:	444b      	add	r3, r9
 8008626:	106d      	asrs	r5, r5, #1
 8008628:	429d      	cmp	r5, r3
 800862a:	bf38      	it	cc
 800862c:	461d      	movcc	r5, r3
 800862e:	0553      	lsls	r3, r2, #21
 8008630:	d527      	bpl.n	8008682 <__ssputs_r+0x8e>
 8008632:	4629      	mov	r1, r5
 8008634:	f7ff ff52 	bl	80084dc <_malloc_r>
 8008638:	4606      	mov	r6, r0
 800863a:	b360      	cbz	r0, 8008696 <__ssputs_r+0xa2>
 800863c:	6921      	ldr	r1, [r4, #16]
 800863e:	464a      	mov	r2, r9
 8008640:	f000 fae6 	bl	8008c10 <memcpy>
 8008644:	89a3      	ldrh	r3, [r4, #12]
 8008646:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800864a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800864e:	81a3      	strh	r3, [r4, #12]
 8008650:	6126      	str	r6, [r4, #16]
 8008652:	6165      	str	r5, [r4, #20]
 8008654:	444e      	add	r6, r9
 8008656:	eba5 0509 	sub.w	r5, r5, r9
 800865a:	6026      	str	r6, [r4, #0]
 800865c:	60a5      	str	r5, [r4, #8]
 800865e:	463e      	mov	r6, r7
 8008660:	42be      	cmp	r6, r7
 8008662:	d900      	bls.n	8008666 <__ssputs_r+0x72>
 8008664:	463e      	mov	r6, r7
 8008666:	6820      	ldr	r0, [r4, #0]
 8008668:	4632      	mov	r2, r6
 800866a:	4641      	mov	r1, r8
 800866c:	f000 faa6 	bl	8008bbc <memmove>
 8008670:	68a3      	ldr	r3, [r4, #8]
 8008672:	1b9b      	subs	r3, r3, r6
 8008674:	60a3      	str	r3, [r4, #8]
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	4433      	add	r3, r6
 800867a:	6023      	str	r3, [r4, #0]
 800867c:	2000      	movs	r0, #0
 800867e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008682:	462a      	mov	r2, r5
 8008684:	f000 fad2 	bl	8008c2c <_realloc_r>
 8008688:	4606      	mov	r6, r0
 800868a:	2800      	cmp	r0, #0
 800868c:	d1e0      	bne.n	8008650 <__ssputs_r+0x5c>
 800868e:	6921      	ldr	r1, [r4, #16]
 8008690:	4650      	mov	r0, sl
 8008692:	f7ff feb7 	bl	8008404 <_free_r>
 8008696:	230c      	movs	r3, #12
 8008698:	f8ca 3000 	str.w	r3, [sl]
 800869c:	89a3      	ldrh	r3, [r4, #12]
 800869e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086a2:	81a3      	strh	r3, [r4, #12]
 80086a4:	f04f 30ff 	mov.w	r0, #4294967295
 80086a8:	e7e9      	b.n	800867e <__ssputs_r+0x8a>
	...

080086ac <_svfiprintf_r>:
 80086ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b0:	4698      	mov	r8, r3
 80086b2:	898b      	ldrh	r3, [r1, #12]
 80086b4:	061b      	lsls	r3, r3, #24
 80086b6:	b09d      	sub	sp, #116	@ 0x74
 80086b8:	4607      	mov	r7, r0
 80086ba:	460d      	mov	r5, r1
 80086bc:	4614      	mov	r4, r2
 80086be:	d510      	bpl.n	80086e2 <_svfiprintf_r+0x36>
 80086c0:	690b      	ldr	r3, [r1, #16]
 80086c2:	b973      	cbnz	r3, 80086e2 <_svfiprintf_r+0x36>
 80086c4:	2140      	movs	r1, #64	@ 0x40
 80086c6:	f7ff ff09 	bl	80084dc <_malloc_r>
 80086ca:	6028      	str	r0, [r5, #0]
 80086cc:	6128      	str	r0, [r5, #16]
 80086ce:	b930      	cbnz	r0, 80086de <_svfiprintf_r+0x32>
 80086d0:	230c      	movs	r3, #12
 80086d2:	603b      	str	r3, [r7, #0]
 80086d4:	f04f 30ff 	mov.w	r0, #4294967295
 80086d8:	b01d      	add	sp, #116	@ 0x74
 80086da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086de:	2340      	movs	r3, #64	@ 0x40
 80086e0:	616b      	str	r3, [r5, #20]
 80086e2:	2300      	movs	r3, #0
 80086e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80086e6:	2320      	movs	r3, #32
 80086e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80086f0:	2330      	movs	r3, #48	@ 0x30
 80086f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008890 <_svfiprintf_r+0x1e4>
 80086f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086fa:	f04f 0901 	mov.w	r9, #1
 80086fe:	4623      	mov	r3, r4
 8008700:	469a      	mov	sl, r3
 8008702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008706:	b10a      	cbz	r2, 800870c <_svfiprintf_r+0x60>
 8008708:	2a25      	cmp	r2, #37	@ 0x25
 800870a:	d1f9      	bne.n	8008700 <_svfiprintf_r+0x54>
 800870c:	ebba 0b04 	subs.w	fp, sl, r4
 8008710:	d00b      	beq.n	800872a <_svfiprintf_r+0x7e>
 8008712:	465b      	mov	r3, fp
 8008714:	4622      	mov	r2, r4
 8008716:	4629      	mov	r1, r5
 8008718:	4638      	mov	r0, r7
 800871a:	f7ff ff6b 	bl	80085f4 <__ssputs_r>
 800871e:	3001      	adds	r0, #1
 8008720:	f000 80a7 	beq.w	8008872 <_svfiprintf_r+0x1c6>
 8008724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008726:	445a      	add	r2, fp
 8008728:	9209      	str	r2, [sp, #36]	@ 0x24
 800872a:	f89a 3000 	ldrb.w	r3, [sl]
 800872e:	2b00      	cmp	r3, #0
 8008730:	f000 809f 	beq.w	8008872 <_svfiprintf_r+0x1c6>
 8008734:	2300      	movs	r3, #0
 8008736:	f04f 32ff 	mov.w	r2, #4294967295
 800873a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800873e:	f10a 0a01 	add.w	sl, sl, #1
 8008742:	9304      	str	r3, [sp, #16]
 8008744:	9307      	str	r3, [sp, #28]
 8008746:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800874a:	931a      	str	r3, [sp, #104]	@ 0x68
 800874c:	4654      	mov	r4, sl
 800874e:	2205      	movs	r2, #5
 8008750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008754:	484e      	ldr	r0, [pc, #312]	@ (8008890 <_svfiprintf_r+0x1e4>)
 8008756:	f7f7 fd53 	bl	8000200 <memchr>
 800875a:	9a04      	ldr	r2, [sp, #16]
 800875c:	b9d8      	cbnz	r0, 8008796 <_svfiprintf_r+0xea>
 800875e:	06d0      	lsls	r0, r2, #27
 8008760:	bf44      	itt	mi
 8008762:	2320      	movmi	r3, #32
 8008764:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008768:	0711      	lsls	r1, r2, #28
 800876a:	bf44      	itt	mi
 800876c:	232b      	movmi	r3, #43	@ 0x2b
 800876e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008772:	f89a 3000 	ldrb.w	r3, [sl]
 8008776:	2b2a      	cmp	r3, #42	@ 0x2a
 8008778:	d015      	beq.n	80087a6 <_svfiprintf_r+0xfa>
 800877a:	9a07      	ldr	r2, [sp, #28]
 800877c:	4654      	mov	r4, sl
 800877e:	2000      	movs	r0, #0
 8008780:	f04f 0c0a 	mov.w	ip, #10
 8008784:	4621      	mov	r1, r4
 8008786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800878a:	3b30      	subs	r3, #48	@ 0x30
 800878c:	2b09      	cmp	r3, #9
 800878e:	d94b      	bls.n	8008828 <_svfiprintf_r+0x17c>
 8008790:	b1b0      	cbz	r0, 80087c0 <_svfiprintf_r+0x114>
 8008792:	9207      	str	r2, [sp, #28]
 8008794:	e014      	b.n	80087c0 <_svfiprintf_r+0x114>
 8008796:	eba0 0308 	sub.w	r3, r0, r8
 800879a:	fa09 f303 	lsl.w	r3, r9, r3
 800879e:	4313      	orrs	r3, r2
 80087a0:	9304      	str	r3, [sp, #16]
 80087a2:	46a2      	mov	sl, r4
 80087a4:	e7d2      	b.n	800874c <_svfiprintf_r+0xa0>
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	1d19      	adds	r1, r3, #4
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	9103      	str	r1, [sp, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfbb      	ittet	lt
 80087b2:	425b      	neglt	r3, r3
 80087b4:	f042 0202 	orrlt.w	r2, r2, #2
 80087b8:	9307      	strge	r3, [sp, #28]
 80087ba:	9307      	strlt	r3, [sp, #28]
 80087bc:	bfb8      	it	lt
 80087be:	9204      	strlt	r2, [sp, #16]
 80087c0:	7823      	ldrb	r3, [r4, #0]
 80087c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80087c4:	d10a      	bne.n	80087dc <_svfiprintf_r+0x130>
 80087c6:	7863      	ldrb	r3, [r4, #1]
 80087c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80087ca:	d132      	bne.n	8008832 <_svfiprintf_r+0x186>
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	1d1a      	adds	r2, r3, #4
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	9203      	str	r2, [sp, #12]
 80087d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087d8:	3402      	adds	r4, #2
 80087da:	9305      	str	r3, [sp, #20]
 80087dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80088a0 <_svfiprintf_r+0x1f4>
 80087e0:	7821      	ldrb	r1, [r4, #0]
 80087e2:	2203      	movs	r2, #3
 80087e4:	4650      	mov	r0, sl
 80087e6:	f7f7 fd0b 	bl	8000200 <memchr>
 80087ea:	b138      	cbz	r0, 80087fc <_svfiprintf_r+0x150>
 80087ec:	9b04      	ldr	r3, [sp, #16]
 80087ee:	eba0 000a 	sub.w	r0, r0, sl
 80087f2:	2240      	movs	r2, #64	@ 0x40
 80087f4:	4082      	lsls	r2, r0
 80087f6:	4313      	orrs	r3, r2
 80087f8:	3401      	adds	r4, #1
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008800:	4824      	ldr	r0, [pc, #144]	@ (8008894 <_svfiprintf_r+0x1e8>)
 8008802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008806:	2206      	movs	r2, #6
 8008808:	f7f7 fcfa 	bl	8000200 <memchr>
 800880c:	2800      	cmp	r0, #0
 800880e:	d036      	beq.n	800887e <_svfiprintf_r+0x1d2>
 8008810:	4b21      	ldr	r3, [pc, #132]	@ (8008898 <_svfiprintf_r+0x1ec>)
 8008812:	bb1b      	cbnz	r3, 800885c <_svfiprintf_r+0x1b0>
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	3307      	adds	r3, #7
 8008818:	f023 0307 	bic.w	r3, r3, #7
 800881c:	3308      	adds	r3, #8
 800881e:	9303      	str	r3, [sp, #12]
 8008820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008822:	4433      	add	r3, r6
 8008824:	9309      	str	r3, [sp, #36]	@ 0x24
 8008826:	e76a      	b.n	80086fe <_svfiprintf_r+0x52>
 8008828:	fb0c 3202 	mla	r2, ip, r2, r3
 800882c:	460c      	mov	r4, r1
 800882e:	2001      	movs	r0, #1
 8008830:	e7a8      	b.n	8008784 <_svfiprintf_r+0xd8>
 8008832:	2300      	movs	r3, #0
 8008834:	3401      	adds	r4, #1
 8008836:	9305      	str	r3, [sp, #20]
 8008838:	4619      	mov	r1, r3
 800883a:	f04f 0c0a 	mov.w	ip, #10
 800883e:	4620      	mov	r0, r4
 8008840:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008844:	3a30      	subs	r2, #48	@ 0x30
 8008846:	2a09      	cmp	r2, #9
 8008848:	d903      	bls.n	8008852 <_svfiprintf_r+0x1a6>
 800884a:	2b00      	cmp	r3, #0
 800884c:	d0c6      	beq.n	80087dc <_svfiprintf_r+0x130>
 800884e:	9105      	str	r1, [sp, #20]
 8008850:	e7c4      	b.n	80087dc <_svfiprintf_r+0x130>
 8008852:	fb0c 2101 	mla	r1, ip, r1, r2
 8008856:	4604      	mov	r4, r0
 8008858:	2301      	movs	r3, #1
 800885a:	e7f0      	b.n	800883e <_svfiprintf_r+0x192>
 800885c:	ab03      	add	r3, sp, #12
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	462a      	mov	r2, r5
 8008862:	4b0e      	ldr	r3, [pc, #56]	@ (800889c <_svfiprintf_r+0x1f0>)
 8008864:	a904      	add	r1, sp, #16
 8008866:	4638      	mov	r0, r7
 8008868:	f3af 8000 	nop.w
 800886c:	1c42      	adds	r2, r0, #1
 800886e:	4606      	mov	r6, r0
 8008870:	d1d6      	bne.n	8008820 <_svfiprintf_r+0x174>
 8008872:	89ab      	ldrh	r3, [r5, #12]
 8008874:	065b      	lsls	r3, r3, #25
 8008876:	f53f af2d 	bmi.w	80086d4 <_svfiprintf_r+0x28>
 800887a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800887c:	e72c      	b.n	80086d8 <_svfiprintf_r+0x2c>
 800887e:	ab03      	add	r3, sp, #12
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	462a      	mov	r2, r5
 8008884:	4b05      	ldr	r3, [pc, #20]	@ (800889c <_svfiprintf_r+0x1f0>)
 8008886:	a904      	add	r1, sp, #16
 8008888:	4638      	mov	r0, r7
 800888a:	f000 f879 	bl	8008980 <_printf_i>
 800888e:	e7ed      	b.n	800886c <_svfiprintf_r+0x1c0>
 8008890:	0800c059 	.word	0x0800c059
 8008894:	0800c063 	.word	0x0800c063
 8008898:	00000000 	.word	0x00000000
 800889c:	080085f5 	.word	0x080085f5
 80088a0:	0800c05f 	.word	0x0800c05f

080088a4 <_printf_common>:
 80088a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088a8:	4616      	mov	r6, r2
 80088aa:	4698      	mov	r8, r3
 80088ac:	688a      	ldr	r2, [r1, #8]
 80088ae:	690b      	ldr	r3, [r1, #16]
 80088b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80088b4:	4293      	cmp	r3, r2
 80088b6:	bfb8      	it	lt
 80088b8:	4613      	movlt	r3, r2
 80088ba:	6033      	str	r3, [r6, #0]
 80088bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80088c0:	4607      	mov	r7, r0
 80088c2:	460c      	mov	r4, r1
 80088c4:	b10a      	cbz	r2, 80088ca <_printf_common+0x26>
 80088c6:	3301      	adds	r3, #1
 80088c8:	6033      	str	r3, [r6, #0]
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	0699      	lsls	r1, r3, #26
 80088ce:	bf42      	ittt	mi
 80088d0:	6833      	ldrmi	r3, [r6, #0]
 80088d2:	3302      	addmi	r3, #2
 80088d4:	6033      	strmi	r3, [r6, #0]
 80088d6:	6825      	ldr	r5, [r4, #0]
 80088d8:	f015 0506 	ands.w	r5, r5, #6
 80088dc:	d106      	bne.n	80088ec <_printf_common+0x48>
 80088de:	f104 0a19 	add.w	sl, r4, #25
 80088e2:	68e3      	ldr	r3, [r4, #12]
 80088e4:	6832      	ldr	r2, [r6, #0]
 80088e6:	1a9b      	subs	r3, r3, r2
 80088e8:	42ab      	cmp	r3, r5
 80088ea:	dc26      	bgt.n	800893a <_printf_common+0x96>
 80088ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088f0:	6822      	ldr	r2, [r4, #0]
 80088f2:	3b00      	subs	r3, #0
 80088f4:	bf18      	it	ne
 80088f6:	2301      	movne	r3, #1
 80088f8:	0692      	lsls	r2, r2, #26
 80088fa:	d42b      	bmi.n	8008954 <_printf_common+0xb0>
 80088fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008900:	4641      	mov	r1, r8
 8008902:	4638      	mov	r0, r7
 8008904:	47c8      	blx	r9
 8008906:	3001      	adds	r0, #1
 8008908:	d01e      	beq.n	8008948 <_printf_common+0xa4>
 800890a:	6823      	ldr	r3, [r4, #0]
 800890c:	6922      	ldr	r2, [r4, #16]
 800890e:	f003 0306 	and.w	r3, r3, #6
 8008912:	2b04      	cmp	r3, #4
 8008914:	bf02      	ittt	eq
 8008916:	68e5      	ldreq	r5, [r4, #12]
 8008918:	6833      	ldreq	r3, [r6, #0]
 800891a:	1aed      	subeq	r5, r5, r3
 800891c:	68a3      	ldr	r3, [r4, #8]
 800891e:	bf0c      	ite	eq
 8008920:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008924:	2500      	movne	r5, #0
 8008926:	4293      	cmp	r3, r2
 8008928:	bfc4      	itt	gt
 800892a:	1a9b      	subgt	r3, r3, r2
 800892c:	18ed      	addgt	r5, r5, r3
 800892e:	2600      	movs	r6, #0
 8008930:	341a      	adds	r4, #26
 8008932:	42b5      	cmp	r5, r6
 8008934:	d11a      	bne.n	800896c <_printf_common+0xc8>
 8008936:	2000      	movs	r0, #0
 8008938:	e008      	b.n	800894c <_printf_common+0xa8>
 800893a:	2301      	movs	r3, #1
 800893c:	4652      	mov	r2, sl
 800893e:	4641      	mov	r1, r8
 8008940:	4638      	mov	r0, r7
 8008942:	47c8      	blx	r9
 8008944:	3001      	adds	r0, #1
 8008946:	d103      	bne.n	8008950 <_printf_common+0xac>
 8008948:	f04f 30ff 	mov.w	r0, #4294967295
 800894c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008950:	3501      	adds	r5, #1
 8008952:	e7c6      	b.n	80088e2 <_printf_common+0x3e>
 8008954:	18e1      	adds	r1, r4, r3
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	2030      	movs	r0, #48	@ 0x30
 800895a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800895e:	4422      	add	r2, r4
 8008960:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008964:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008968:	3302      	adds	r3, #2
 800896a:	e7c7      	b.n	80088fc <_printf_common+0x58>
 800896c:	2301      	movs	r3, #1
 800896e:	4622      	mov	r2, r4
 8008970:	4641      	mov	r1, r8
 8008972:	4638      	mov	r0, r7
 8008974:	47c8      	blx	r9
 8008976:	3001      	adds	r0, #1
 8008978:	d0e6      	beq.n	8008948 <_printf_common+0xa4>
 800897a:	3601      	adds	r6, #1
 800897c:	e7d9      	b.n	8008932 <_printf_common+0x8e>
	...

08008980 <_printf_i>:
 8008980:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008984:	7e0f      	ldrb	r7, [r1, #24]
 8008986:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008988:	2f78      	cmp	r7, #120	@ 0x78
 800898a:	4691      	mov	r9, r2
 800898c:	4680      	mov	r8, r0
 800898e:	460c      	mov	r4, r1
 8008990:	469a      	mov	sl, r3
 8008992:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008996:	d807      	bhi.n	80089a8 <_printf_i+0x28>
 8008998:	2f62      	cmp	r7, #98	@ 0x62
 800899a:	d80a      	bhi.n	80089b2 <_printf_i+0x32>
 800899c:	2f00      	cmp	r7, #0
 800899e:	f000 80d1 	beq.w	8008b44 <_printf_i+0x1c4>
 80089a2:	2f58      	cmp	r7, #88	@ 0x58
 80089a4:	f000 80b8 	beq.w	8008b18 <_printf_i+0x198>
 80089a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80089b0:	e03a      	b.n	8008a28 <_printf_i+0xa8>
 80089b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80089b6:	2b15      	cmp	r3, #21
 80089b8:	d8f6      	bhi.n	80089a8 <_printf_i+0x28>
 80089ba:	a101      	add	r1, pc, #4	@ (adr r1, 80089c0 <_printf_i+0x40>)
 80089bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089c0:	08008a19 	.word	0x08008a19
 80089c4:	08008a2d 	.word	0x08008a2d
 80089c8:	080089a9 	.word	0x080089a9
 80089cc:	080089a9 	.word	0x080089a9
 80089d0:	080089a9 	.word	0x080089a9
 80089d4:	080089a9 	.word	0x080089a9
 80089d8:	08008a2d 	.word	0x08008a2d
 80089dc:	080089a9 	.word	0x080089a9
 80089e0:	080089a9 	.word	0x080089a9
 80089e4:	080089a9 	.word	0x080089a9
 80089e8:	080089a9 	.word	0x080089a9
 80089ec:	08008b2b 	.word	0x08008b2b
 80089f0:	08008a57 	.word	0x08008a57
 80089f4:	08008ae5 	.word	0x08008ae5
 80089f8:	080089a9 	.word	0x080089a9
 80089fc:	080089a9 	.word	0x080089a9
 8008a00:	08008b4d 	.word	0x08008b4d
 8008a04:	080089a9 	.word	0x080089a9
 8008a08:	08008a57 	.word	0x08008a57
 8008a0c:	080089a9 	.word	0x080089a9
 8008a10:	080089a9 	.word	0x080089a9
 8008a14:	08008aed 	.word	0x08008aed
 8008a18:	6833      	ldr	r3, [r6, #0]
 8008a1a:	1d1a      	adds	r2, r3, #4
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	6032      	str	r2, [r6, #0]
 8008a20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e09c      	b.n	8008b66 <_printf_i+0x1e6>
 8008a2c:	6833      	ldr	r3, [r6, #0]
 8008a2e:	6820      	ldr	r0, [r4, #0]
 8008a30:	1d19      	adds	r1, r3, #4
 8008a32:	6031      	str	r1, [r6, #0]
 8008a34:	0606      	lsls	r6, r0, #24
 8008a36:	d501      	bpl.n	8008a3c <_printf_i+0xbc>
 8008a38:	681d      	ldr	r5, [r3, #0]
 8008a3a:	e003      	b.n	8008a44 <_printf_i+0xc4>
 8008a3c:	0645      	lsls	r5, r0, #25
 8008a3e:	d5fb      	bpl.n	8008a38 <_printf_i+0xb8>
 8008a40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a44:	2d00      	cmp	r5, #0
 8008a46:	da03      	bge.n	8008a50 <_printf_i+0xd0>
 8008a48:	232d      	movs	r3, #45	@ 0x2d
 8008a4a:	426d      	negs	r5, r5
 8008a4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a50:	4858      	ldr	r0, [pc, #352]	@ (8008bb4 <_printf_i+0x234>)
 8008a52:	230a      	movs	r3, #10
 8008a54:	e011      	b.n	8008a7a <_printf_i+0xfa>
 8008a56:	6821      	ldr	r1, [r4, #0]
 8008a58:	6833      	ldr	r3, [r6, #0]
 8008a5a:	0608      	lsls	r0, r1, #24
 8008a5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a60:	d402      	bmi.n	8008a68 <_printf_i+0xe8>
 8008a62:	0649      	lsls	r1, r1, #25
 8008a64:	bf48      	it	mi
 8008a66:	b2ad      	uxthmi	r5, r5
 8008a68:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a6a:	4852      	ldr	r0, [pc, #328]	@ (8008bb4 <_printf_i+0x234>)
 8008a6c:	6033      	str	r3, [r6, #0]
 8008a6e:	bf14      	ite	ne
 8008a70:	230a      	movne	r3, #10
 8008a72:	2308      	moveq	r3, #8
 8008a74:	2100      	movs	r1, #0
 8008a76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a7a:	6866      	ldr	r6, [r4, #4]
 8008a7c:	60a6      	str	r6, [r4, #8]
 8008a7e:	2e00      	cmp	r6, #0
 8008a80:	db05      	blt.n	8008a8e <_printf_i+0x10e>
 8008a82:	6821      	ldr	r1, [r4, #0]
 8008a84:	432e      	orrs	r6, r5
 8008a86:	f021 0104 	bic.w	r1, r1, #4
 8008a8a:	6021      	str	r1, [r4, #0]
 8008a8c:	d04b      	beq.n	8008b26 <_printf_i+0x1a6>
 8008a8e:	4616      	mov	r6, r2
 8008a90:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a94:	fb03 5711 	mls	r7, r3, r1, r5
 8008a98:	5dc7      	ldrb	r7, [r0, r7]
 8008a9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a9e:	462f      	mov	r7, r5
 8008aa0:	42bb      	cmp	r3, r7
 8008aa2:	460d      	mov	r5, r1
 8008aa4:	d9f4      	bls.n	8008a90 <_printf_i+0x110>
 8008aa6:	2b08      	cmp	r3, #8
 8008aa8:	d10b      	bne.n	8008ac2 <_printf_i+0x142>
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	07df      	lsls	r7, r3, #31
 8008aae:	d508      	bpl.n	8008ac2 <_printf_i+0x142>
 8008ab0:	6923      	ldr	r3, [r4, #16]
 8008ab2:	6861      	ldr	r1, [r4, #4]
 8008ab4:	4299      	cmp	r1, r3
 8008ab6:	bfde      	ittt	le
 8008ab8:	2330      	movle	r3, #48	@ 0x30
 8008aba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008abe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ac2:	1b92      	subs	r2, r2, r6
 8008ac4:	6122      	str	r2, [r4, #16]
 8008ac6:	f8cd a000 	str.w	sl, [sp]
 8008aca:	464b      	mov	r3, r9
 8008acc:	aa03      	add	r2, sp, #12
 8008ace:	4621      	mov	r1, r4
 8008ad0:	4640      	mov	r0, r8
 8008ad2:	f7ff fee7 	bl	80088a4 <_printf_common>
 8008ad6:	3001      	adds	r0, #1
 8008ad8:	d14a      	bne.n	8008b70 <_printf_i+0x1f0>
 8008ada:	f04f 30ff 	mov.w	r0, #4294967295
 8008ade:	b004      	add	sp, #16
 8008ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae4:	6823      	ldr	r3, [r4, #0]
 8008ae6:	f043 0320 	orr.w	r3, r3, #32
 8008aea:	6023      	str	r3, [r4, #0]
 8008aec:	4832      	ldr	r0, [pc, #200]	@ (8008bb8 <_printf_i+0x238>)
 8008aee:	2778      	movs	r7, #120	@ 0x78
 8008af0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	6831      	ldr	r1, [r6, #0]
 8008af8:	061f      	lsls	r7, r3, #24
 8008afa:	f851 5b04 	ldr.w	r5, [r1], #4
 8008afe:	d402      	bmi.n	8008b06 <_printf_i+0x186>
 8008b00:	065f      	lsls	r7, r3, #25
 8008b02:	bf48      	it	mi
 8008b04:	b2ad      	uxthmi	r5, r5
 8008b06:	6031      	str	r1, [r6, #0]
 8008b08:	07d9      	lsls	r1, r3, #31
 8008b0a:	bf44      	itt	mi
 8008b0c:	f043 0320 	orrmi.w	r3, r3, #32
 8008b10:	6023      	strmi	r3, [r4, #0]
 8008b12:	b11d      	cbz	r5, 8008b1c <_printf_i+0x19c>
 8008b14:	2310      	movs	r3, #16
 8008b16:	e7ad      	b.n	8008a74 <_printf_i+0xf4>
 8008b18:	4826      	ldr	r0, [pc, #152]	@ (8008bb4 <_printf_i+0x234>)
 8008b1a:	e7e9      	b.n	8008af0 <_printf_i+0x170>
 8008b1c:	6823      	ldr	r3, [r4, #0]
 8008b1e:	f023 0320 	bic.w	r3, r3, #32
 8008b22:	6023      	str	r3, [r4, #0]
 8008b24:	e7f6      	b.n	8008b14 <_printf_i+0x194>
 8008b26:	4616      	mov	r6, r2
 8008b28:	e7bd      	b.n	8008aa6 <_printf_i+0x126>
 8008b2a:	6833      	ldr	r3, [r6, #0]
 8008b2c:	6825      	ldr	r5, [r4, #0]
 8008b2e:	6961      	ldr	r1, [r4, #20]
 8008b30:	1d18      	adds	r0, r3, #4
 8008b32:	6030      	str	r0, [r6, #0]
 8008b34:	062e      	lsls	r6, r5, #24
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	d501      	bpl.n	8008b3e <_printf_i+0x1be>
 8008b3a:	6019      	str	r1, [r3, #0]
 8008b3c:	e002      	b.n	8008b44 <_printf_i+0x1c4>
 8008b3e:	0668      	lsls	r0, r5, #25
 8008b40:	d5fb      	bpl.n	8008b3a <_printf_i+0x1ba>
 8008b42:	8019      	strh	r1, [r3, #0]
 8008b44:	2300      	movs	r3, #0
 8008b46:	6123      	str	r3, [r4, #16]
 8008b48:	4616      	mov	r6, r2
 8008b4a:	e7bc      	b.n	8008ac6 <_printf_i+0x146>
 8008b4c:	6833      	ldr	r3, [r6, #0]
 8008b4e:	1d1a      	adds	r2, r3, #4
 8008b50:	6032      	str	r2, [r6, #0]
 8008b52:	681e      	ldr	r6, [r3, #0]
 8008b54:	6862      	ldr	r2, [r4, #4]
 8008b56:	2100      	movs	r1, #0
 8008b58:	4630      	mov	r0, r6
 8008b5a:	f7f7 fb51 	bl	8000200 <memchr>
 8008b5e:	b108      	cbz	r0, 8008b64 <_printf_i+0x1e4>
 8008b60:	1b80      	subs	r0, r0, r6
 8008b62:	6060      	str	r0, [r4, #4]
 8008b64:	6863      	ldr	r3, [r4, #4]
 8008b66:	6123      	str	r3, [r4, #16]
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b6e:	e7aa      	b.n	8008ac6 <_printf_i+0x146>
 8008b70:	6923      	ldr	r3, [r4, #16]
 8008b72:	4632      	mov	r2, r6
 8008b74:	4649      	mov	r1, r9
 8008b76:	4640      	mov	r0, r8
 8008b78:	47d0      	blx	sl
 8008b7a:	3001      	adds	r0, #1
 8008b7c:	d0ad      	beq.n	8008ada <_printf_i+0x15a>
 8008b7e:	6823      	ldr	r3, [r4, #0]
 8008b80:	079b      	lsls	r3, r3, #30
 8008b82:	d413      	bmi.n	8008bac <_printf_i+0x22c>
 8008b84:	68e0      	ldr	r0, [r4, #12]
 8008b86:	9b03      	ldr	r3, [sp, #12]
 8008b88:	4298      	cmp	r0, r3
 8008b8a:	bfb8      	it	lt
 8008b8c:	4618      	movlt	r0, r3
 8008b8e:	e7a6      	b.n	8008ade <_printf_i+0x15e>
 8008b90:	2301      	movs	r3, #1
 8008b92:	4632      	mov	r2, r6
 8008b94:	4649      	mov	r1, r9
 8008b96:	4640      	mov	r0, r8
 8008b98:	47d0      	blx	sl
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	d09d      	beq.n	8008ada <_printf_i+0x15a>
 8008b9e:	3501      	adds	r5, #1
 8008ba0:	68e3      	ldr	r3, [r4, #12]
 8008ba2:	9903      	ldr	r1, [sp, #12]
 8008ba4:	1a5b      	subs	r3, r3, r1
 8008ba6:	42ab      	cmp	r3, r5
 8008ba8:	dcf2      	bgt.n	8008b90 <_printf_i+0x210>
 8008baa:	e7eb      	b.n	8008b84 <_printf_i+0x204>
 8008bac:	2500      	movs	r5, #0
 8008bae:	f104 0619 	add.w	r6, r4, #25
 8008bb2:	e7f5      	b.n	8008ba0 <_printf_i+0x220>
 8008bb4:	0800c06a 	.word	0x0800c06a
 8008bb8:	0800c07b 	.word	0x0800c07b

08008bbc <memmove>:
 8008bbc:	4288      	cmp	r0, r1
 8008bbe:	b510      	push	{r4, lr}
 8008bc0:	eb01 0402 	add.w	r4, r1, r2
 8008bc4:	d902      	bls.n	8008bcc <memmove+0x10>
 8008bc6:	4284      	cmp	r4, r0
 8008bc8:	4623      	mov	r3, r4
 8008bca:	d807      	bhi.n	8008bdc <memmove+0x20>
 8008bcc:	1e43      	subs	r3, r0, #1
 8008bce:	42a1      	cmp	r1, r4
 8008bd0:	d008      	beq.n	8008be4 <memmove+0x28>
 8008bd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bda:	e7f8      	b.n	8008bce <memmove+0x12>
 8008bdc:	4402      	add	r2, r0
 8008bde:	4601      	mov	r1, r0
 8008be0:	428a      	cmp	r2, r1
 8008be2:	d100      	bne.n	8008be6 <memmove+0x2a>
 8008be4:	bd10      	pop	{r4, pc}
 8008be6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bee:	e7f7      	b.n	8008be0 <memmove+0x24>

08008bf0 <_sbrk_r>:
 8008bf0:	b538      	push	{r3, r4, r5, lr}
 8008bf2:	4d06      	ldr	r5, [pc, #24]	@ (8008c0c <_sbrk_r+0x1c>)
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	4604      	mov	r4, r0
 8008bf8:	4608      	mov	r0, r1
 8008bfa:	602b      	str	r3, [r5, #0]
 8008bfc:	f7fa fa6c 	bl	80030d8 <_sbrk>
 8008c00:	1c43      	adds	r3, r0, #1
 8008c02:	d102      	bne.n	8008c0a <_sbrk_r+0x1a>
 8008c04:	682b      	ldr	r3, [r5, #0]
 8008c06:	b103      	cbz	r3, 8008c0a <_sbrk_r+0x1a>
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	bd38      	pop	{r3, r4, r5, pc}
 8008c0c:	20000488 	.word	0x20000488

08008c10 <memcpy>:
 8008c10:	440a      	add	r2, r1
 8008c12:	4291      	cmp	r1, r2
 8008c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c18:	d100      	bne.n	8008c1c <memcpy+0xc>
 8008c1a:	4770      	bx	lr
 8008c1c:	b510      	push	{r4, lr}
 8008c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c26:	4291      	cmp	r1, r2
 8008c28:	d1f9      	bne.n	8008c1e <memcpy+0xe>
 8008c2a:	bd10      	pop	{r4, pc}

08008c2c <_realloc_r>:
 8008c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c30:	4607      	mov	r7, r0
 8008c32:	4614      	mov	r4, r2
 8008c34:	460d      	mov	r5, r1
 8008c36:	b921      	cbnz	r1, 8008c42 <_realloc_r+0x16>
 8008c38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c3c:	4611      	mov	r1, r2
 8008c3e:	f7ff bc4d 	b.w	80084dc <_malloc_r>
 8008c42:	b92a      	cbnz	r2, 8008c50 <_realloc_r+0x24>
 8008c44:	f7ff fbde 	bl	8008404 <_free_r>
 8008c48:	4625      	mov	r5, r4
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c50:	f000 f81a 	bl	8008c88 <_malloc_usable_size_r>
 8008c54:	4284      	cmp	r4, r0
 8008c56:	4606      	mov	r6, r0
 8008c58:	d802      	bhi.n	8008c60 <_realloc_r+0x34>
 8008c5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c5e:	d8f4      	bhi.n	8008c4a <_realloc_r+0x1e>
 8008c60:	4621      	mov	r1, r4
 8008c62:	4638      	mov	r0, r7
 8008c64:	f7ff fc3a 	bl	80084dc <_malloc_r>
 8008c68:	4680      	mov	r8, r0
 8008c6a:	b908      	cbnz	r0, 8008c70 <_realloc_r+0x44>
 8008c6c:	4645      	mov	r5, r8
 8008c6e:	e7ec      	b.n	8008c4a <_realloc_r+0x1e>
 8008c70:	42b4      	cmp	r4, r6
 8008c72:	4622      	mov	r2, r4
 8008c74:	4629      	mov	r1, r5
 8008c76:	bf28      	it	cs
 8008c78:	4632      	movcs	r2, r6
 8008c7a:	f7ff ffc9 	bl	8008c10 <memcpy>
 8008c7e:	4629      	mov	r1, r5
 8008c80:	4638      	mov	r0, r7
 8008c82:	f7ff fbbf 	bl	8008404 <_free_r>
 8008c86:	e7f1      	b.n	8008c6c <_realloc_r+0x40>

08008c88 <_malloc_usable_size_r>:
 8008c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c8c:	1f18      	subs	r0, r3, #4
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	bfbc      	itt	lt
 8008c92:	580b      	ldrlt	r3, [r1, r0]
 8008c94:	18c0      	addlt	r0, r0, r3
 8008c96:	4770      	bx	lr

08008c98 <_init>:
 8008c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c9a:	bf00      	nop
 8008c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c9e:	bc08      	pop	{r3}
 8008ca0:	469e      	mov	lr, r3
 8008ca2:	4770      	bx	lr

08008ca4 <_fini>:
 8008ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca6:	bf00      	nop
 8008ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008caa:	bc08      	pop	{r3}
 8008cac:	469e      	mov	lr, r3
 8008cae:	4770      	bx	lr
