
---------- Begin Simulation Statistics ----------
simSeconds                                   0.536743                       # Number of seconds simulated (Second)
simTicks                                 536742987500                       # Number of ticks simulated (Tick)
finalTick                                536742987500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4272.19                       # Real time elapsed on the host (Second)
hostTickRate                                125636643                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8854032                       # Number of bytes of host memory used (Byte)
simInsts                                    700000005                       # Number of instructions simulated (Count)
simOps                                     1033589441                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   163851                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     241935                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1073485976                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.533551                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.652081                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2056777442                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1384                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1791896374                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1363050                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined           1023189287                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        1554478088                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1210                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1073344097                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.669452                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.315747                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 620099483     57.77%     57.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  55314954      5.15%     62.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  55667300      5.19%     68.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  98428190      9.17%     77.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  68551575      6.39%     83.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  49815489      4.64%     88.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  83709220      7.80%     96.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  29639903      2.76%     98.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  12117983      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1073344097                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                21262607     97.14%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     28      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     22      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    30      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 231125      1.06%     98.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 58916      0.27%     98.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            303009      1.38%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            33882      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       244578      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1470223245     82.05%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     28010971      1.56%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          3169      0.00%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       302791      0.02%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          727      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            6      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          533      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1867      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           18      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1447      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        44185      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          372      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     83.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    189287643     10.56%     94.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    100197001      5.59%     99.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1997822      0.11%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1579999      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1791896374                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.669231                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            21889622                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012216                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4672103868                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              3074882812                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1720719058                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   8285647                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5173524                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          3402681                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1809259299                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      4282119                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  17846914                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1285                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          141879                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      207018696                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     118721471                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     32430419                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      7744854                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          270      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        336585      0.17%      0.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       253033      0.13%      0.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         4963      0.00%      0.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    166394162     85.00%     85.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     28262959     14.44%     99.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       508311      0.26%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      195760283                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          253      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       148160      0.13%      0.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        68937      0.06%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          624      0.00%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     96040646     86.98%     87.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond     14028333     12.71%     99.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       126395      0.11%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total     110413348                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           66      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          686      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1655      0.02%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect         1085      0.01%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      8161060     98.00%     98.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         5291      0.06%     98.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       157726      1.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      8327569                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           17      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       188425      0.22%      0.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       184096      0.22%      0.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         4339      0.01%      0.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     70353508     82.43%     82.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     14234624     16.68%     99.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       381916      0.45%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     85346925                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           17      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            4      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          731      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect         1011      0.01%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      8081683     98.07%     98.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          674      0.01%     98.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       156213      1.90%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      8240333                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     53140888     27.15%     27.15% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB    141862690     72.47%     99.61% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       336585      0.17%     99.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       420120      0.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    195760283                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3679819     44.19%     44.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      4514286     54.21%     98.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          686      0.01%     98.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       132466      1.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      8327257                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         166394432                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken    113565865                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           8327569                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          11932                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3813323                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       4514246                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            195760283                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              3653760                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               180828722                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.923725                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           13235                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          513274                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             420120                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            93154                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          270      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       336585      0.17%      0.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       253033      0.13%      0.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         4963      0.00%      0.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    166394162     85.00%     85.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     28262959     14.44%     99.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       508311      0.26%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    195760283                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           94      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       336583      2.25%      2.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         3138      0.02%      2.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         4962      0.03%      2.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     14072477     94.25%     96.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         5996      0.04%     96.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       508311      3.40%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      14931561                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1655      0.05%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.05% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      3646814     99.81%     99.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         5291      0.14%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      3653760                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1655      0.05%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      3646814     99.81%     99.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         5291      0.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      3653760                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       513274                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       420120                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        93154                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       158811                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       672085                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               406156                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 406146                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             217721                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 188425                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              188421                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 4                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts      1023136678                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           8322478                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    940943110                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.098461                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.239547                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       653411457     69.44%     69.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        98961830     10.52%     79.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        28269010      3.00%     82.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        55821195      5.93%     88.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        24446719      2.60%     91.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         5419148      0.58%     92.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2944964      0.31%     92.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         5276690      0.56%     92.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        66392097      7.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    940943110                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          32                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                188435                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       182490      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    862643177     83.46%     83.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     25025303      2.42%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2774      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6506      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          224      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          388      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          834      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           18      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          906      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        16875      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          149      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     98928757      9.57%     95.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     43728175      4.23%     99.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1526878      0.15%     99.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1525987      0.15%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1033589441                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      66392097                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000005                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1033589441                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000005                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1033589441                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.533551                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.652081                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          145709797                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            3090648                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1033368877                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        100455635                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        45254162                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       182490      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    862643177     83.46%     83.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     25025303      2.42%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         2774      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         6506      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          224      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          388      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          834      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           18      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          906      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        16875      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          149      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     98928757      9.57%     95.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     43728175      4.23%     99.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1526878      0.15%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1525987      0.15%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1033589441                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     85346926                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     84772229                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       574680                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     70353509                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     14993400                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       188435                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       188425                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      208883678                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         208883678                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     208883918                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        208883918                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4143465                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4143465                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4145473                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4145473                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 301128134179                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 301128134179                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 301128134179                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 301128134179                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    213027143                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     213027143                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    213029391                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    213029391                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019450                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019450                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019460                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019460                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 72675.438113                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 72675.438113                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 72640.235307                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 72640.235307                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1185385                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        14240                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        46701                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          140                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      25.382433                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   101.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3284808                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3284808                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       644641                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        644641                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       644641                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       644641                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3498824                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3498824                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3500832                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3500832                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 262836050179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 262836050179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 262963196679                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 262963196679                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.016424                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016424                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.016434                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.016434                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 75121.255079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 75121.255079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 75114.486122                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 75114.486122                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3500320                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       111500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       111500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    166711268                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       166711268                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1024637                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1024637                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  47916433000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  47916433000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    167735905                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    167735905                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006109                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006109                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 46764.300918                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46764.300918                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       643801                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       643801                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       380836                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       380836                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  12797788000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  12797788000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002270                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002270                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 33604.459662                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33604.459662                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          240                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           240                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         2008                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         2008                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2248                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2248                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.893238                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.893238                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         2008                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         2008                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    127146500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    127146500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.893238                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.893238                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 63319.970120                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 63319.970120                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     42172410                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       42172410                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      3118828                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      3118828                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 253211701179                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 253211701179                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     45291238                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     45291238                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.068862                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.068862                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81188.094111                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81188.094111                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          840                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          840                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3117988                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3117988                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 250038262179                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 250038262179                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.068843                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.068843                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80192.182324                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80192.182324                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.972980                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            212384782                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3500832                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              60.666945                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.972980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          134                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          362                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1707736216                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1707736216                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                138412124                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             572948537                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 335828568                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              17030547                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                9124321                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            136588075                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7396                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2168647127                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 15433                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1774049458                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        150780122                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       187712369                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      100337493                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.652606                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      789852504                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     921393838                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1700256                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1902351                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    2359900310                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1385809908                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         288049862                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    615300408                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          126                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          142619395                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     905497550                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                18262600                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14761                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 153257465                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2877154                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1073344097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.083013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.186218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                684143876     63.74%     63.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 53844845      5.02%     68.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 13385441      1.25%     70.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 31725034      2.96%     72.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 19605121      1.83%     74.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 38686025      3.60%     78.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 23594440      2.20%     80.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 20292658      1.89%     82.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                188066657     17.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1073344097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1476206648                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.375152                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          195760283                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.182359                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    158697924                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      153254406                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         153254406                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     153254406                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        153254406                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3058                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3058                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3058                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3058                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    203812000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    203812000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    203812000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    203812000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    153257464                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     153257464                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    153257464                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    153257464                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000020                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000020                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000020                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000020                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66648.790059                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66648.790059                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66648.790059                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66648.790059                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          398                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      79.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1842                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1842                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          704                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           704                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          704                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          704                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2354                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2354                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2354                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2354                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    160484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    160484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    160484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    160484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68175.233645                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68175.233645                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68175.233645                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68175.233645                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1842                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    153254406                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       153254406                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3058                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3058                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    203812000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    203812000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    153257464                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    153257464                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000020                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66648.790059                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66648.790059                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          704                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          704                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2354                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2354                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    160484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    160484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68175.233645                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68175.233645                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.979727                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            153256760                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2354                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           65104.825828                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.979727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          509                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1226062066                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1226062066                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   9124321                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  123276666                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                239813638                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2056778826                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                34927                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                207018696                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               118721471                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1159                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                239069742                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          90842                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        5430416                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3816262                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              9246678                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1768732465                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1724121739                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1427241181                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                2256723891                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.606096                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.632439                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    19880970                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               106563054                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               148692                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               90842                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               73467306                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  795                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  30061                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          100455634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.739188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.347358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               99691065     99.24%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                83409      0.08%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               261258      0.26%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                29956      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                11062      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4412      0.00%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2471      0.00%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2131      0.00%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 4011      0.00%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 7071      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              20830      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              11515      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5818      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              23037      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             106392      0.11%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              17469      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              72300      0.07%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              41934      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               9898      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8481      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4296      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1430      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1337      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1126      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1226      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1747      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1577      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1684      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2233      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2268      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            22190      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            100455634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               187635226                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               100387738                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     65207                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                  40864498                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               153260037                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2720                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                9124321                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                147638539                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               363063922                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6969                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 342109027                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             211401319                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2128987598                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10166                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents               15769544                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              192319025                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          4768764644                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  8181517158                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2990442681                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2354340                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2393948055                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps               2374816316                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     179                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 157                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  54717216                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2921940441                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4245892589                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000005                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1033589441                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    39                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    420                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 368867                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    369287                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   420                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                368867                       # number of overall hits (Count)
system.l2.overallHits::total                   369287                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1934                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              3131965                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3133899                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1934                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             3131965                       # number of overall misses (Count)
system.l2.overallMisses::total                3133899                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       152421000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    252705125500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       252857546500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      152421000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   252705125500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      252857546500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2354                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            3500832                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3503186                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2354                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3500832                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3503186                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.821580                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.894634                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.894585                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.821580                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.894634                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.894585                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78811.271975                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80685.807632                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80684.650814                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78811.271975                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80685.807632                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80684.650814                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3026515                       # number of writebacks (Count)
system.l2.writebacks::total                   3026515                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1934                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          3131965                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3133899                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1934                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         3131965                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3133899                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    133081000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 221385475500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   221518556500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    133081000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 221385475500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  221518556500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.821580                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.894634                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.894585                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.821580                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.894634                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.894585                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68811.271975                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70685.807632                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70684.650814                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68811.271975                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70685.807632                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70684.650814                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        3130348                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             420                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                420                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1934                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1934                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    152421000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    152421000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2354                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2354                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.821580                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.821580                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78811.271975                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78811.271975                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1934                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1934                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    133081000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    133081000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.821580                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.821580                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68811.271975                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68811.271975                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              92348                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 92348                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          3025641                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3025641                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 243310315000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   243310315000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        3117989                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3117989                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.970382                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.970382                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80416.121741                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80416.121741                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      3025641                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3025641                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 213053905000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 213053905000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.970382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.970382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70416.121741                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70416.121741                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         276519                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            276519                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       106324                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          106324                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   9394810500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   9394810500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       382843                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        382843                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.277722                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.277722                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 88360.205598                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 88360.205598                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       106324                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       106324                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   8331570500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   8331570500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.277722                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.277722                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 78360.205598                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 78360.205598                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1841                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1841                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1841                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1841                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      3284808                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3284808                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3284808                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3284808                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3886.170281                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      7005331                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3134444                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.234952                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      32.416197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       511.054570                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3342.699514                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.124769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.816089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.948772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   61                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  968                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2558                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  504                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   59177116                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  59177116                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   3026515.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   3131802.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001356058500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       188545                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       188545                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             9237241                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2840570                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3133899                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3026515                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3133899                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  3026515                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    163                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3133899                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              3026515                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 3112148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   17277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4753                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 187695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 188234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 188626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 188716                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 188661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 188691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 188756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 188642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 188658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 188709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 188580                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 188572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 188818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 188549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 188546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 188545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       188545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.620579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.426192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.396394                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        188536    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            8      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        188545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       188545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.051844                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.048807                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.325076                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           183787     97.48%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               10      0.01%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4514      2.39%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              206      0.11%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               21      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        188545                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   10432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               200569536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            193696960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              373678912.75896734                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              360874691.44624823                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  536741514500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      87127.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       123776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    200435328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    193695680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 230605.714247920172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 373428871.299413084984                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 360872306.692222952843                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      3131965                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      3026515                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     53538500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  92477703000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 12970202950750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27682.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29527.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4285524.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       123776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    200445760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      200569536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       123776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       123776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    193696960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    193696960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1934                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      3131965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3133899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      3026515                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3026515                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         230606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      373448307                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         373678913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       230606                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        230606                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    360874691                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        360874691                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    360874691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        230606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     373448307                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        734553604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3133736                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             3026495                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       196245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       196183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       195887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       195640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       196073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       195893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       195846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       195297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       195459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       195629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       195384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       195835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       196220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       196097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       196414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       195634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       189402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       189236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       189161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       189144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       189166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       189141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       189096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       189033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       189028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       189026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       189015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       189135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       189298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       189120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       189297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       189197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             33773691500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           15668680000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        92531241500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10777.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29527.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2643110                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            2588593                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.53                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       928527                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   424.602253                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   359.937033                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   172.422002                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        93179     10.04%     10.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        92310      9.94%     19.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        31062      3.35%     23.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        45091      4.86%     28.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       655942     70.64%     98.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1879      0.20%     99.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1389      0.15%     99.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1105      0.12%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6570      0.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       928527                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         200559104                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      193695680                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              373.659477                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              360.872307                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.92                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.82                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3316173000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1762583955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    11188836960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    7899838380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 42369593760.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 186226183710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  49287257760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  302050467525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   562.746928                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 126460212500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17922840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 392359935000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3313516920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1761176010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    11186038080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    7898465520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 42369593760.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 185934046170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  49533268320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  301996104780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   562.645646                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 127103326000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17922840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 391716821500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              108258                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3026515                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            102762                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3025641                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3025641                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         108258                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      9397075                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      9397075                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9397075                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    394266496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    394266496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                394266496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3133899                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3133899    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3133899                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         19486946500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        16591501000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6263176                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3129288                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             385197                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      6311323                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1842                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           319345                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3117989                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3117989                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2354                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        382843                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6550                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10501984                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               10508534                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       268544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    434280960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               434549504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         3130348                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 193696960                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           6633534                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000164                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.012806                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 6632446     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1088      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             6633534                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 536742987500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         6789324000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3533495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        5251248000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       7005348                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3502162                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1074                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1074                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
