build:
	sbt "runMain vexriscv.demo.GenSmallAndProductive"

edit:
	vim src/main/scala/vexriscv/demo/GenSmallAndProductive.scala

copy:
	cp VexRiscv.v ../fpga_src/lib/smartFPGA/rtl/
