// Seed: 3967663997
module module_0 #(
    parameter id_18 = 32'd7,
    parameter id_19 = 32'd57
) (
    input wire id_0
    , id_17,
    output supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    output uwire id_9,
    input uwire id_10,
    input supply1 id_11,
    input wire id_12,
    output supply1 id_13,
    input tri1 id_14
    , _id_18,
    input supply1 id_15
);
  logic _id_19 = id_14;
  assign module_1.id_0 = 0;
  logic id_20[id_19 : id_18];
  final $unsigned(23);
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wor id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1
  );
endmodule
