Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jul 29 21:05:13 2025
| Host         : LAPTOP-3T4U0UNN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPA_top_v3_timing_summary_routed.rpt -pb SPA_top_v3_timing_summary_routed.pb -rpx SPA_top_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : SPA_top_v3
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay              50          
TIMING-20  Warning   Non-clocked latch                          227         
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1132)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (227)
5. checking no_input_delay (18)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1132)
---------------------------
 There are 96 register/latch pins with no clock driven by root clock pin: cn/lij_col_wr_addr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cn/lij_col_wr_addr_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cn/lij_col_wr_addr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: cn/lij_we_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cn/lji_re_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cn/lji_rowpos_rd_addr_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cn/lji_rowpos_rd_addr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: init_done_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lj_tot/lij_col_rd_addr_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lj_tot/lij_col_rd_addr_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lj_tot/lij_re_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: lji_we_ini_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: switch_tot_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vn/lij_col_rd_addr_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vn/lij_col_rd_addr_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vn/lij_re_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vn/lji_rowpos_wr_addr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vn/lji_rowpos_wr_addr_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vn/lji_rowpos_wr_addr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: vn/lji_we_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (227)
--------------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.273        0.000                      0               132098        0.044        0.000                      0               132098        3.020        0.000                       0                 46093  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.273        0.000                      0               131744        0.044        0.000                      0               131744        3.020        0.000                       0                 46093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.186        0.000                      0                  354        0.877        0.000                      0                  354  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[8]_rep__35/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 0.419ns (4.620%)  route 8.650ns (95.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 15.297 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.419     6.414 r  lj_tot/lj_total_reg[8]/Q
                         net (fo=40, routed)          8.650    15.064    lj_tot/lj_total__0[8]
    SLICE_X37Y85         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[8]_rep__35/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.474    15.297    lj_tot/clk_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[8]_rep__35/C
                         clock pessimism              0.310    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)       -0.235    15.337    lj_tot/lj_tot_wr_data_reg[8]_rep__35
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[8]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 0.419ns (4.652%)  route 8.588ns (95.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 15.297 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.419     6.414 r  lj_tot/lj_total_reg[8]/Q
                         net (fo=40, routed)          8.588    15.001    lj_tot/lj_total__0[8]
    SLICE_X37Y85         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[8]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.474    15.297    lj_tot/clk_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[8]_rep__8/C
                         clock pessimism              0.310    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)       -0.216    15.356    lj_tot/lj_tot_wr_data_reg[8]_rep__8
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[1]_rep__24/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 0.456ns (4.880%)  route 8.889ns (95.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 15.471 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     6.451 r  lj_tot/lj_total_reg[1]/Q
                         net (fo=40, routed)          8.889    15.339    lj_tot/lj_total__0[1]
    SLICE_X38Y134        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[1]_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.647    15.471    lj_tot/clk_IBUF_BUFG
    SLICE_X38Y134        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[1]_rep__24/C
                         clock pessimism              0.310    15.781    
                         clock uncertainty           -0.035    15.745    
    SLICE_X38Y134        FDRE (Setup_fdre_C_D)       -0.045    15.700    lj_tot/lj_tot_wr_data_reg[1]_rep__24
  -------------------------------------------------------------------
                         required time                         15.700    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot_rd_addr_reg[1]_replica_13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 0.456ns (4.916%)  route 8.820ns (95.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.854     5.988    clk_IBUF_BUFG
    SLICE_X111Y68        FDRE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.456     6.444 r  i_reg[1]/Q
                         net (fo=204, routed)         8.820    15.264    i[1]
    SLICE_X10Y34         FDRE                                         r  lj_tot_rd_addr_reg[1]_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.575    15.399    clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  lj_tot_rd_addr_reg[1]_replica_13/C
                         clock pessimism              0.310    15.709    
                         clock uncertainty           -0.035    15.674    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)       -0.045    15.629    lj_tot_rd_addr_reg[1]_replica_13
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                         -15.264    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot_rd_addr_reg[0]_replica_25/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 0.456ns (4.930%)  route 8.794ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.852     5.986    clk_IBUF_BUFG
    SLICE_X113Y70        FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.456     6.442 r  i_reg[0]/Q
                         net (fo=203, routed)         8.794    15.235    i[0]
    SLICE_X10Y34         FDRE                                         r  lj_tot_rd_addr_reg[0]_replica_25/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.575    15.399    clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  lj_tot_rd_addr_reg[0]_replica_25/C
                         clock pessimism              0.310    15.709    
                         clock uncertainty           -0.035    15.674    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)       -0.031    15.643    lj_tot_rd_addr_reg[0]_replica_25
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[2]_rep__22/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.456ns (4.992%)  route 8.678ns (95.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 15.303 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     6.451 r  lj_tot/lj_total_reg[2]/Q
                         net (fo=40, routed)          8.678    15.128    lj_tot/lj_total__0[2]
    SLICE_X36Y97         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[2]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.480    15.303    lj_tot/clk_IBUF_BUFG
    SLICE_X36Y97         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[2]_rep__22/C
                         clock pessimism              0.310    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.030    15.548    lj_tot/lj_tot_wr_data_reg[2]_rep__22
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[13]_rep__30/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.456ns (4.889%)  route 8.872ns (95.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    5.919ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.785     5.919    lj_tot/clk_IBUF_BUFG
    SLICE_X103Y26        FDRE                                         r  lj_tot/lj_total_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y26        FDRE (Prop_fdre_C_Q)         0.456     6.375 r  lj_tot/lj_total_reg[13]/Q
                         net (fo=40, routed)          8.872    15.246    lj_tot/lj_total__0[13]
    SLICE_X37Y126        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[13]_rep__30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.638    15.462    lj_tot/clk_IBUF_BUFG
    SLICE_X37Y126        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[13]_rep__30/C
                         clock pessimism              0.310    15.772    
                         clock uncertainty           -0.035    15.736    
    SLICE_X37Y126        FDRE (Setup_fdre_C_D)       -0.058    15.678    lj_tot/lj_tot_wr_data_reg[13]_rep__30
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[2]_rep__24/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 0.456ns (4.912%)  route 8.828ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.516ns = ( 15.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     6.451 r  lj_tot/lj_total_reg[2]/Q
                         net (fo=40, routed)          8.828    15.279    lj_tot/lj_total__0[2]
    SLICE_X29Y133        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[2]_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.692    15.516    lj_tot/clk_IBUF_BUFG
    SLICE_X29Y133        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[2]_rep__24/C
                         clock pessimism              0.310    15.826    
                         clock uncertainty           -0.035    15.790    
    SLICE_X29Y133        FDRE (Setup_fdre_C_D)       -0.067    15.723    lj_tot/lj_tot_wr_data_reg[2]_rep__24
  -------------------------------------------------------------------
                         required time                         15.723    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[9]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 0.419ns (4.654%)  route 8.585ns (95.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.419     6.414 r  lj_tot/lj_total_reg[9]/Q
                         net (fo=40, routed)          8.585    14.998    lj_tot/lj_total__0[9]
    SLICE_X10Y26         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[9]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.566    15.390    lj_tot/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[9]_rep__15/C
                         clock pessimism              0.324    15.714    
                         clock uncertainty           -0.035    15.679    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)       -0.220    15.459    lj_tot/lj_tot_wr_data_reg[9]_rep__15
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 lj_tot/lj_total_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lj_tot/lj_tot_wr_data_reg[15]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 0.456ns (4.925%)  route 8.803ns (95.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 15.524 - 10.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.995    lj_tot/clk_IBUF_BUFG
    SLICE_X106Y24        FDRE                                         r  lj_tot/lj_total_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     6.451 r  lj_tot/lj_total_reg[15]/Q
                         net (fo=40, routed)          8.803    15.253    lj_tot/lj_total__0[15]
    SLICE_X60Y122        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[15]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.700    15.524    lj_tot/clk_IBUF_BUFG
    SLICE_X60Y122        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[15]_rep__2/C
                         clock pessimism              0.310    15.834    
                         clock uncertainty           -0.035    15.798    
    SLICE_X60Y122        FDRE (Setup_fdre_C_D)       -0.062    15.736    lj_tot/lj_tot_wr_data_reg[15]_rep__2
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cn/tanh_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/tanh_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.007%)  route 0.165ns (53.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.614     1.759    cn/clk_IBUF_BUFG
    SLICE_X103Y3         FDRE                                         r  cn/tanh_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y3         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  cn/tanh_mem_addr_reg[4]/Q
                         net (fo=1, routed)           0.165     2.066    cn/tanh_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y1          RAMB18E1                                     r  cn/tanh_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.926     2.329    cn/tanh_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y1          RAMB18E1                                     r  cn/tanh_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.490     1.839    
    RAMB18_X5Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.022    cn/tanh_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[2]_rep__29/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[631][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.594%)  route 0.244ns (63.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.614     1.759    lj_tot/clk_IBUF_BUFG
    SLICE_X103Y45        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[2]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y45        FDRE (Prop_fdre_C_Q)         0.141     1.900 r  lj_tot/lj_tot_wr_data_reg[2]_rep__29/Q
                         net (fo=64, routed)          0.244     2.145    Lj_tot_store/Lj_total_reg[630][15]_0[2]
    SLICE_X100Y51        FDRE                                         r  Lj_tot_store/Lj_total_reg[631][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.879     2.281    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X100Y51        FDRE                                         r  Lj_tot_store/Lj_total_reg[631][2]/C
                         clock pessimism             -0.256     2.025    
    SLICE_X100Y51        FDRE (Hold_fdre_C_D)         0.063     2.088    Lj_tot_store/Lj_total_reg[631][2]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[10]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[1957][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.829%)  route 0.253ns (64.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.553     1.698    lj_tot/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[10]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.141     1.839 r  lj_tot/lj_tot_wr_data_reg[10]_rep__18/Q
                         net (fo=64, routed)          0.253     2.092    Lj_tot_store/Lj_total_reg[1921][15]_0[10]
    SLICE_X48Y33         FDRE                                         r  Lj_tot_store/Lj_total_reg[1957][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.822     2.224    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  Lj_tot_store/Lj_total_reg[1957][10]/C
                         clock pessimism             -0.261     1.963    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     2.033    Lj_tot_store/Lj_total_reg[1957][10]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[1623][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.293%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.555     1.700    lj_tot/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  lj_tot/lj_tot_wr_data_reg[0]_rep__6/Q
                         net (fo=64, routed)          0.227     2.069    Lj_tot_store/Lj_total_reg[1617][15]_0[0]
    SLICE_X53Y93         FDRE                                         r  Lj_tot_store/Lj_total_reg[1623][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.820     2.222    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  Lj_tot_store/Lj_total_reg[1623][0]/C
                         clock pessimism             -0.261     1.961    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.046     2.007    Lj_tot_store/Lj_total_reg[1623][0]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[1]_rep__30/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[813][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.779%)  route 0.264ns (65.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.622     1.768    lj_tot/clk_IBUF_BUFG
    SLICE_X51Y123        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[1]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141     1.909 r  lj_tot/lj_tot_wr_data_reg[1]_rep__30/Q
                         net (fo=64, routed)          0.264     2.173    Lj_tot_store/Lj_total_reg[769][15]_0[1]
    SLICE_X49Y121        FDRE                                         r  Lj_tot_store/Lj_total_reg[813][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.898     2.300    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X49Y121        FDRE                                         r  Lj_tot_store/Lj_total_reg[813][1]/C
                         clock pessimism             -0.265     2.035    
    SLICE_X49Y121        FDRE (Hold_fdre_C_D)         0.072     2.107    Lj_tot_store/Lj_total_reg[813][1]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[6]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[867][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.290%)  route 0.225ns (63.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.633     1.779    lj_tot/clk_IBUF_BUFG
    SLICE_X53Y108        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[6]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.128     1.907 r  lj_tot/lj_tot_wr_data_reg[6]_rep__9/Q
                         net (fo=64, routed)          0.225     2.132    Lj_tot_store/Lj_total_reg[834][15]_0[6]
    SLICE_X48Y112        FDRE                                         r  Lj_tot_store/Lj_total_reg[867][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.906     2.308    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X48Y112        FDRE                                         r  Lj_tot_store/Lj_total_reg[867][6]/C
                         clock pessimism             -0.265     2.043    
    SLICE_X48Y112        FDRE (Hold_fdre_C_D)         0.022     2.065    Lj_tot_store/Lj_total_reg[867][6]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[12]_rep__30/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[812][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.505%)  route 0.213ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.625     1.771    lj_tot/clk_IBUF_BUFG
    SLICE_X46Y124        FDRE                                         r  lj_tot/lj_tot_wr_data_reg[12]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164     1.935 r  lj_tot/lj_tot_wr_data_reg[12]_rep__30/Q
                         net (fo=64, routed)          0.213     2.148    Lj_tot_store/Lj_total_reg[769][15]_0[12]
    SLICE_X51Y121        FDRE                                         r  Lj_tot_store/Lj_total_reg[812][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.894     2.296    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  Lj_tot_store/Lj_total_reg[812][12]/C
                         clock pessimism             -0.265     2.031    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.046     2.077    Lj_tot_store/Lj_total_reg[812][12]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[3]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[2023][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.729%)  route 0.265ns (65.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.557     1.702    lj_tot/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[3]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141     1.843 r  lj_tot/lj_tot_wr_data_reg[3]_rep__14/Q
                         net (fo=64, routed)          0.265     2.108    Lj_tot_store/Lj_total_reg[1985][15]_0[3]
    SLICE_X52Y52         FDRE                                         r  Lj_tot_store/Lj_total_reg[2023][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.821     2.223    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  Lj_tot_store/Lj_total_reg[2023][3]/C
                         clock pessimism             -0.261     1.962    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.072     2.034    Lj_tot_store/Lj_total_reg[2023][3]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[7]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[669][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.582%)  route 0.242ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.579     1.724    lj_tot/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[7]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.128     1.852 r  lj_tot/lj_tot_wr_data_reg[7]_rep__12/Q
                         net (fo=64, routed)          0.242     2.095    Lj_tot_store/Lj_total_reg[696][15]_0[7]
    SLICE_X64Y47         FDRE                                         r  Lj_tot_store/Lj_total_reg[669][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.854     2.256    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  Lj_tot_store/Lj_total_reg[669][7]/C
                         clock pessimism             -0.256     2.000    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.019     2.019    Lj_tot_store/Lj_total_reg[669][7]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lj_tot/lj_tot_wr_data_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lj_tot_store/Lj_total_reg[1301][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.867%)  route 0.229ns (64.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.545     1.690    lj_tot/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  lj_tot/lj_tot_wr_data_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.128     1.818 r  lj_tot/lj_tot_wr_data_reg[4]_rep__7/Q
                         net (fo=64, routed)          0.229     2.047    Lj_tot_store/Lj_total_reg[1341][15]_0[4]
    SLICE_X45Y26         FDRE                                         r  Lj_tot_store/Lj_total_reg[1301][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.814     2.216    Lj_tot_store/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  Lj_tot_store/Lj_total_reg[1301][4]/C
                         clock pessimism             -0.261     1.955    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.012     1.967    Lj_tot_store/Lj_total_reg[1301][4]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  cn/Hcol/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y1  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y2  cn/f2fix/fixed/inst/i_synth/HAS_OUTPUT_FIFO.i_output_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y1          FDCE                                         f  vn/other_vn_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  vn/other_vn_reg[1][1]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[1][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y1          FDCE                                         f  vn/other_vn_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  vn/other_vn_reg[1][5]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[1][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y1          FDCE                                         f  vn/other_vn_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  vn/other_vn_reg[1][6]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[1][6]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[1][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y1          FDCE                                         f  vn/other_vn_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y1          FDCE                                         r  vn/other_vn_reg[1][8]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[1][8]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[2][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y0          FDCE                                         f  vn/other_vn_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y0          FDCE                                         r  vn/other_vn_reg[2][2]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[2][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y0          FDCE                                         f  vn/other_vn_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y0          FDCE                                         r  vn/other_vn_reg[2][5]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[2][5]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[2][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y0          FDCE                                         f  vn/other_vn_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y0          FDCE                                         r  vn/other_vn_reg[2][6]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[2][6]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[2][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.619ns (18.733%)  route 2.685ns (81.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.954     9.094    vn/lj_tot_st_rst
    SLICE_X28Y0          FDCE                                         f  vn/other_vn_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.572    15.396    vn/clk_IBUF_BUFG
    SLICE_X28Y0          FDCE                                         r  vn/other_vn_reg[2][8]/C
                         clock pessimism              0.324    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    15.280    vn/other_vn_reg[2][8]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[3][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.619ns (18.746%)  route 2.683ns (81.254%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.952     9.092    vn/lj_tot_st_rst
    SLICE_X27Y2          FDCE                                         f  vn/other_vn_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.573    15.397    vn/clk_IBUF_BUFG
    SLICE_X27Y2          FDCE                                         r  vn/other_vn_reg[3][0]/C
                         clock pessimism              0.324    15.721    
                         clock uncertainty           -0.035    15.686    
    SLICE_X27Y2          FDCE (Recov_fdce_C_CLR)     -0.405    15.281    vn/other_vn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[3][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.619ns (18.746%)  route 2.683ns (81.254%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 15.397 - 10.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.656     5.790    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.518     6.308 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.731     7.039    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.140 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       1.952     9.092    vn/lj_tot_st_rst
    SLICE_X27Y2          FDCE                                         f  vn/other_vn_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.573    15.397    vn/clk_IBUF_BUFG
    SLICE_X27Y2          FDCE                                         r  vn/other_vn_reg[3][3]/C
                         clock pessimism              0.324    15.721    
                         clock uncertainty           -0.035    15.686    
    SLICE_X27Y2          FDCE (Recov_fdce_C_CLR)     -0.405    15.281    vn/other_vn_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[1][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.190ns (17.069%)  route 0.923ns (82.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.656     2.816    cn/lj_tot_st_rst
    SLICE_X12Y0          FDCE                                         f  cn/other_cn_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X12Y0          FDCE                                         r  cn/other_cn_reg[1][8]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X12Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[2][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.190ns (17.069%)  route 0.923ns (82.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.656     2.816    cn/lj_tot_st_rst
    SLICE_X12Y1          FDCE                                         f  cn/other_cn_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X12Y1          FDCE                                         r  cn/other_cn_reg[2][4]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X12Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[2][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.190ns (17.069%)  route 0.923ns (82.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.656     2.816    cn/lj_tot_st_rst
    SLICE_X12Y1          FDCE                                         f  cn/other_cn_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X12Y1          FDCE                                         r  cn/other_cn_reg[2][7]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X12Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[2][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.190ns (17.069%)  route 0.923ns (82.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.656     2.816    cn/lj_tot_st_rst
    SLICE_X12Y1          FDCE                                         f  cn/other_cn_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X12Y1          FDCE                                         r  cn/other_cn_reg[2][8]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X12Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[1][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.190ns (17.162%)  route 0.917ns (82.838%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.650     2.810    vn/lj_tot_st_rst
    SLICE_X30Y1          FDCE                                         f  vn/other_vn_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.859     2.261    vn/clk_IBUF_BUFG
    SLICE_X30Y1          FDCE                                         r  vn/other_vn_reg[1][2]/C
                         clock pessimism             -0.261     2.000    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.933    vn/other_vn_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vn/other_vn_reg[1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.190ns (17.162%)  route 0.917ns (82.838%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.650     2.810    vn/lj_tot_st_rst
    SLICE_X30Y1          FDCE                                         f  vn/other_vn_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.859     2.261    vn/clk_IBUF_BUFG
    SLICE_X30Y1          FDCE                                         r  vn/other_vn_reg[1][3]/C
                         clock pessimism             -0.261     2.000    
    SLICE_X30Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.933    vn/other_vn_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[0][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.190ns (16.925%)  route 0.933ns (83.075%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.666     2.826    cn/lj_tot_st_rst
    SLICE_X16Y1          FDCE                                         f  cn/other_cn_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X16Y1          FDCE                                         r  cn/other_cn_reg[0][6]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X16Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[0][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.190ns (16.925%)  route 0.933ns (83.075%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.666     2.826    cn/lj_tot_st_rst
    SLICE_X16Y1          FDCE                                         f  cn/other_cn_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X16Y1          FDCE                                         r  cn/other_cn_reg[0][7]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X16Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[0][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.190ns (16.925%)  route 0.933ns (83.075%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.666     2.826    cn/lj_tot_st_rst
    SLICE_X16Y0          FDCE                                         f  cn/other_cn_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X16Y0          FDCE                                         r  cn/other_cn_reg[0][8]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X16Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 cn_rst_reg_lopt_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            cn/other_cn_reg[0][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.190ns (16.925%)  route 0.933ns (83.075%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.558     1.703    clk_IBUF_BUFG
    SLICE_X50Y46         FDPE                                         r  cn_rst_reg_lopt_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.867 f  cn_rst_reg_lopt_replica_1/Q
                         net (fo=1, routed)           0.267     2.134    Q_replN_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.160 f  lj_tot_st_rst_BUFG_inst/O
                         net (fo=41338, routed)       0.666     2.826    cn/lj_tot_st_rst
    SLICE_X16Y0          FDCE                                         f  cn/other_cn_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.866     2.268    cn/clk_IBUF_BUFG
    SLICE_X16Y0          FDCE                                         r  cn/other_cn_reg[0][9]/C
                         clock pessimism             -0.261     2.007    
    SLICE_X16Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.940    cn/other_cn_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.886    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 5.139ns (62.728%)  route 3.054ns (37.272%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 f  start_btn_IBUF_inst/O
                         net (fo=3, routed)           1.391     2.873    start_btn_IBUF
    SLICE_X113Y129       LUT1 (Prop_lut1_I0_O)        0.124     2.997 r  led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     4.660    led1_g_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.533     8.193 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     8.193    led1_g
    A18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.529ns (64.440%)  route 0.844ns (35.560%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  start_btn_IBUF_inst/O
                         net (fo=3, routed)           0.513     0.763    start_btn_IBUF
    SLICE_X113Y129       LUT1 (Prop_lut1_I0_O)        0.045     0.808 r  led1_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.138    led1_g_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.234     2.372 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     2.372    led1_g
    A18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           259 Endpoints
Min Delay           259 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 3.255ns (35.010%)  route 6.042ns (64.990%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          2.674     9.128    vn/switch_tot
    SLICE_X100Y17        LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  vn/llr_addr_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.368    12.620    llr_addr_OBUF[7]
    T17                  OBUF (Prop_obuf_I_O)         2.675    15.295 r  llr_addr_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.295    llr_addr[7]
    T17                                                               r  llr_addr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 3.179ns (34.522%)  route 6.030ns (65.478%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          2.666     9.120    vn/switch_tot
    SLICE_X100Y17        LUT5 (Prop_lut5_I0_O)        0.124     9.244 r  vn/llr_addr_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.364    12.607    llr_addr_OBUF[9]
    P18                  OBUF (Prop_obuf_I_O)         2.599    15.206 r  llr_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.206    llr_addr[9]
    P18                                                               r  llr_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 3.259ns (36.283%)  route 5.724ns (63.717%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.882     6.016    clk_IBUF_BUFG
    SLICE_X112Y45        FDPE                                         r  switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDPE (Prop_fdpe_C_Q)         0.518     6.534 r  switch_reg/Q
                         net (fo=46, routed)          2.499     9.033    vn/switch
    SLICE_X100Y16        LUT5 (Prop_lut5_I4_O)        0.124     9.157 r  vn/llr_addr_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.225    12.382    llr_addr_OBUF[5]
    T19                  OBUF (Prop_obuf_I_O)         2.617    14.999 r  llr_addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.999    llr_addr[5]
    T19                                                               r  llr_addr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Lij_read_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 0.828ns (9.230%)  route 8.142ns (90.770%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          4.364    10.817    vn/switch_tot
    SLICE_X59Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.941 r  vn/Lij_read_data_reg[15]_i_8/O
                         net (fo=1, routed)           0.645    11.587    vn/Lij_read_data_reg[15]_i_8_n_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.711 r  vn/Lij_read_data_reg[15]_i_4/O
                         net (fo=16, routed)          1.978    13.688    vn/Lij_read_data_reg[15]_i_4_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.812 r  vn/Lij_read_data_reg[1]_i_1/O
                         net (fo=1, routed)           1.156    14.968    vn_n_14
    SLICE_X66Y9          LDCE                                         r  Lij_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 3.197ns (35.807%)  route 5.732ns (64.193%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          2.618     9.072    vn/switch_tot
    SLICE_X100Y15        LUT5 (Prop_lut5_I0_O)        0.124     9.196 r  vn/llr_addr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.113    12.309    llr_addr_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.617    14.927 r  llr_addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.927    llr_addr[3]
    T18                                                               r  llr_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 3.187ns (35.699%)  route 5.741ns (64.301%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          2.556     9.010    vn/switch_tot
    SLICE_X100Y19        LUT5 (Prop_lut5_I0_O)        0.124     9.134 r  vn/llr_addr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.185    12.318    llr_addr_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         2.607    14.926 r  llr_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.926    llr_addr[4]
    R18                                                               r  llr_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 3.257ns (36.642%)  route 5.631ns (63.358%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.882     6.016    clk_IBUF_BUFG
    SLICE_X112Y45        FDPE                                         r  switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDPE (Prop_fdpe_C_Q)         0.518     6.534 r  switch_reg/Q
                         net (fo=46, routed)          2.240     8.773    vn/switch
    SLICE_X100Y16        LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  vn/llr_addr_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.391    12.288    llr_addr_OBUF[6]
    R19                  OBUF (Prop_obuf_I_O)         2.615    14.903 r  llr_addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.903    llr_addr[6]
    R19                                                               r  llr_addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.177ns (35.729%)  route 5.714ns (64.271%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          2.313     8.766    vn/switch_tot
    SLICE_X100Y18        LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  vn/llr_addr_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.401    12.292    llr_addr_OBUF[11]
    P15                  OBUF (Prop_obuf_I_O)         2.597    14.888 r  llr_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.888    llr_addr[11]
    P15                                                               r  llr_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_tot_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 3.223ns (36.451%)  route 5.618ns (63.549%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.864     5.998    clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  switch_tot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.454 r  switch_tot_reg/Q
                         net (fo=64, routed)          2.316     8.769    vn/switch_tot
    SLICE_X100Y18        LUT5 (Prop_lut5_I0_O)        0.124     8.893 r  vn/llr_addr_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.302    12.196    llr_addr_OBUF[10]
    P17                  OBUF (Prop_obuf_I_O)         2.643    14.839 r  llr_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.839    llr_addr[10]
    P17                                                               r  llr_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            llr_addr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 3.323ns (37.845%)  route 5.458ns (62.155%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.882     6.016    clk_IBUF_BUFG
    SLICE_X112Y45        FDPE                                         r  switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDPE (Prop_fdpe_C_Q)         0.518     6.534 r  switch_reg/Q
                         net (fo=46, routed)          2.071     8.605    vn/switch
    SLICE_X100Y18        LUT5 (Prop_lut5_I4_O)        0.124     8.729 r  vn/llr_addr_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.387    12.116    llr_addr_OBUF[8]
    T16                  OBUF (Prop_obuf_I_O)         2.681    14.797 r  llr_addr_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.797    llr_addr[8]
    T16                                                               r  llr_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cn/Lij_write_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.554     1.699    cn/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cn/Lij_write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  cn/Lij_write_data_reg[11]/Q
                         net (fo=6, routed)           0.113     1.954    Lij_write_data[11]
    SLICE_X51Y13         LDCE                                         r  lij_comb_wr_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.709%)  route 0.127ns (47.291%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.554     1.699    cn/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cn/Lij_write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  cn/Lij_write_data_reg[3]/Q
                         net (fo=6, routed)           0.127     1.967    Lij_write_data[3]
    SLICE_X50Y13         LDCE                                         r  lij_comb_wr_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.832%)  route 0.140ns (52.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.554     1.699    cn/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cn/Lij_write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.128     1.827 r  cn/Lij_write_data_reg[8]/Q
                         net (fo=6, routed)           0.140     1.967    Lij_write_data[8]
    SLICE_X53Y12         LDCE                                         r  lij_comb_wr_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.513%)  route 0.128ns (47.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.554     1.699    cn/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cn/Lij_write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  cn/Lij_write_data_reg[3]/Q
                         net (fo=6, routed)           0.128     1.968    Lij_write_data[3]
    SLICE_X51Y13         LDCE                                         r  lij_comb_wr_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.847%)  route 0.140ns (52.153%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.579     1.724    cn/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  cn/Lij_write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.852 r  cn/Lij_write_data_reg[5]/Q
                         net (fo=6, routed)           0.140     1.992    Lij_write_data[5]
    SLICE_X55Y13         LDCE                                         r  lij_comb_wr_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.701%)  route 0.146ns (53.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.579     1.724    cn/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  cn/Lij_write_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.852 r  cn/Lij_write_data_reg[7]/Q
                         net (fo=6, routed)           0.146     1.998    Lij_write_data[7]
    SLICE_X55Y11         LDCE                                         r  lij_comb_wr_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.222%)  route 0.134ns (48.778%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.579     1.724    cn/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  cn/Lij_write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.865 r  cn/Lij_write_data_reg[10]/Q
                         net (fo=6, routed)           0.134     2.000    Lij_write_data[10]
    SLICE_X54Y12         LDCE                                         r  lij_comb_wr_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.554%)  route 0.173ns (57.446%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.554     1.699    cn/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cn/Lij_write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.128     1.827 r  cn/Lij_write_data_reg[8]/Q
                         net (fo=6, routed)           0.173     2.000    Lij_write_data[8]
    SLICE_X50Y13         LDCE                                         r  lij_comb_wr_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cn/Lij_write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lij_comb_wr_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.348%)  route 0.154ns (54.652%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.579     1.724    cn/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  cn/Lij_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.852 r  cn/Lij_write_data_reg[4]/Q
                         net (fo=6, routed)           0.154     2.007    Lij_write_data[4]
    SLICE_X55Y14         LDCE                                         r  lij_comb_wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vn/Lji_write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            lji_comb_wr_data_v_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.120    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.614     1.759    vn/clk_IBUF_BUFG
    SLICE_X101Y5         FDRE                                         r  vn/Lji_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y5         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  vn/Lji_write_data_reg[4]/Q
                         net (fo=6, routed)           0.109     2.010    lji_write_data[4]
    SLICE_X98Y6          LDCE                                         r  lji_comb_wr_data_v_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2225 Endpoints
Min Delay          2225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[894][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.736ns  (logic 2.434ns (19.111%)  route 10.302ns (80.889%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        5.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          1.241    12.410    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X94Y144        LUT4 (Prop_lut4_I2_O)        0.326    12.736 r  Lj_tot_store/decoded_out[894][0]_i_1/O
                         net (fo=1, routed)           0.000    12.736    Lj_tot_store_n_48
    SLICE_X94Y144        FDRE                                         r  decoded_out_reg[894][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.782     5.606    clk_IBUF_BUFG
    SLICE_X94Y144        FDRE                                         r  decoded_out_reg[894][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[885][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.551ns  (logic 2.434ns (19.393%)  route 10.117ns (80.607%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        5.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          1.056    12.225    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X94Y144        LUT4 (Prop_lut4_I2_O)        0.326    12.551 r  Lj_tot_store/decoded_out[885][0]_i_1/O
                         net (fo=1, routed)           0.000    12.551    Lj_tot_store_n_50
    SLICE_X94Y144        FDRE                                         r  decoded_out_reg[885][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.782     5.606    clk_IBUF_BUFG
    SLICE_X94Y144        FDRE                                         r  decoded_out_reg[885][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[888][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.548ns  (logic 2.434ns (19.398%)  route 10.114ns (80.602%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        5.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          1.053    12.222    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X94Y144        LUT4 (Prop_lut4_I2_O)        0.326    12.548 r  Lj_tot_store/decoded_out[888][0]_i_1/O
                         net (fo=1, routed)           0.000    12.548    Lj_tot_store_n_49
    SLICE_X94Y144        FDRE                                         r  decoded_out_reg[888][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.782     5.606    clk_IBUF_BUFG
    SLICE_X94Y144        FDRE                                         r  decoded_out_reg[888][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[884][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.538ns  (logic 2.434ns (19.413%)  route 10.104ns (80.587%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=2)
  Clock Path Skew:        5.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          1.043    12.212    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X96Y144        LUT5 (Prop_lut5_I3_O)        0.326    12.538 r  Lj_tot_store/decoded_out[884][0]_i_1/O
                         net (fo=1, routed)           0.000    12.538    Lj_tot_store_n_51
    SLICE_X96Y144        FDRE                                         r  decoded_out_reg[884][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.782     5.606    clk_IBUF_BUFG
    SLICE_X96Y144        FDRE                                         r  decoded_out_reg[884][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[853][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.381ns  (logic 2.434ns (19.660%)  route 9.947ns (80.340%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        5.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          0.886    12.055    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X104Y142       LUT4 (Prop_lut4_I2_O)        0.326    12.381 r  Lj_tot_store/decoded_out[853][0]_i_1/O
                         net (fo=1, routed)           0.000    12.381    Lj_tot_store_n_53
    SLICE_X104Y142       FDRE                                         r  decoded_out_reg[853][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.782     5.606    clk_IBUF_BUFG
    SLICE_X104Y142       FDRE                                         r  decoded_out_reg[853][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[533][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.319ns  (logic 1.848ns (15.001%)  route 10.471ns (84.999%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          4.228     9.999    Lj_tot_store/decoded_out
    SLICE_X93Y135        LUT6 (Prop_lut6_I5_O)        0.124    10.123 r  Lj_tot_store/decoded_out[638][0]_i_3/O
                         net (fo=102, routed)         2.072    12.195    Lj_tot_store/decoded_out[638][0]_i_3_n_0
    SLICE_X108Y148       LUT5 (Prop_lut5_I2_O)        0.124    12.319 r  Lj_tot_store/decoded_out[533][0]_i_1/O
                         net (fo=1, routed)           0.000    12.319    Lj_tot_store_n_1132
    SLICE_X108Y148       FDRE                                         r  decoded_out_reg[533][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.858     5.682    clk_IBUF_BUFG
    SLICE_X108Y148       FDRE                                         r  decoded_out_reg[533][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[595][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.293ns  (logic 1.848ns (15.033%)  route 10.445ns (84.967%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          4.228     9.999    Lj_tot_store/decoded_out
    SLICE_X93Y135        LUT6 (Prop_lut6_I5_O)        0.124    10.123 r  Lj_tot_store/decoded_out[638][0]_i_3/O
                         net (fo=102, routed)         2.046    12.169    Lj_tot_store/decoded_out[638][0]_i_3_n_0
    SLICE_X110Y147       LUT5 (Prop_lut5_I2_O)        0.124    12.293 r  Lj_tot_store/decoded_out[595][0]_i_1/O
                         net (fo=1, routed)           0.000    12.293    Lj_tot_store_n_857
    SLICE_X110Y147       FDRE                                         r  decoded_out_reg[595][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.685    clk_IBUF_BUFG
    SLICE_X110Y147       FDRE                                         r  decoded_out_reg[595][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[849][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.252ns  (logic 2.434ns (19.866%)  route 9.818ns (80.134%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        5.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          0.757    11.926    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X103Y139       LUT4 (Prop_lut4_I2_O)        0.326    12.252 r  Lj_tot_store/decoded_out[849][0]_i_1/O
                         net (fo=1, routed)           0.000    12.252    Lj_tot_store_n_55
    SLICE_X103Y139       FDRE                                         r  decoded_out_reg[849][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.781     5.605    clk_IBUF_BUFG
    SLICE_X103Y139       FDRE                                         r  decoded_out_reg[849][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[862][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.198ns  (logic 2.434ns (19.953%)  route 9.764ns (80.047%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT5=1)
  Clock Path Skew:        5.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 f  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          3.658     9.429    Lj_tot_store/decoded_out
    SLICE_X93Y137        LUT4 (Prop_lut4_I0_O)        0.150     9.579 f  Lj_tot_store/decoded_out[517][0]_i_2/O
                         net (fo=77, routed)          1.232    10.811    Lj_tot_store/decoded_out[517][0]_i_2_n_0
    SLICE_X106Y137       LUT4 (Prop_lut4_I3_O)        0.358    11.169 r  Lj_tot_store/decoded_out[833][0]_i_3/O
                         net (fo=10, routed)          0.704    11.872    Lj_tot_store/decoded_out[833][0]_i_3_n_0
    SLICE_X105Y139       LUT4 (Prop_lut4_I2_O)        0.326    12.198 r  Lj_tot_store/decoded_out[862][0]_i_1/O
                         net (fo=1, routed)           0.000    12.198    Lj_tot_store_n_52
    SLICE_X105Y139       FDRE                                         r  decoded_out_reg[862][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.781     5.605    clk_IBUF_BUFG
    SLICE_X105Y139       FDRE                                         r  decoded_out_reg[862][0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            decoded_out_reg[601][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.197ns  (logic 1.848ns (15.151%)  route 10.349ns (84.849%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    C18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  rst_btn_IBUF_inst/O
                         net (fo=65, routed)          4.171     5.647    Lj_tot_store/AR[0]
    SLICE_X113Y60        LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  Lj_tot_store/out_addr[11]_i_1/O
                         net (fo=29, routed)          4.228     9.999    Lj_tot_store/decoded_out
    SLICE_X93Y135        LUT6 (Prop_lut6_I5_O)        0.124    10.123 r  Lj_tot_store/decoded_out[638][0]_i_3/O
                         net (fo=102, routed)         1.950    12.073    Lj_tot_store/decoded_out[638][0]_i_3_n_0
    SLICE_X110Y147       LUT5 (Prop_lut5_I3_O)        0.124    12.197 r  Lj_tot_store/decoded_out[601][0]_i_1/O
                         net (fo=1, routed)           0.000    12.197    Lj_tot_store_n_1149
    SLICE_X110Y147       FDRE                                         r  decoded_out_reg[601][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.733    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       1.861     5.685    clk_IBUF_BUFG
    SLICE_X110Y147       FDRE                                         r  decoded_out_reg[601][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lij_comb_wr_data_reg[73]/G
                            (positive level-sensitive latch)
  Destination:            lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.158ns (56.832%)  route 0.120ns (43.168%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          LDCE                         0.000     0.000 r  lij_comb_wr_data_reg[73]/G
    SLICE_X55Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  lij_comb_wr_data_reg[73]/Q
                         net (fo=2, routed)           0.120     0.278    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[46]
    RAMB36_X3Y1          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.892     2.295    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y1          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 lji_read_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            cn/div2_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.178ns (60.901%)  route 0.114ns (39.099%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          LDCE                         0.000     0.000 r  lji_read_data_reg[4]/G
    SLICE_X90Y6          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  lji_read_data_reg[4]/Q
                         net (fo=1, routed)           0.114     0.292    cn/Q[4]
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.881     2.283    cn/clk_IBUF_BUFG
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[4]/C

Slack:                    inf
  Source:                 lji_read_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            cn/div2_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.783%)  route 0.166ns (51.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y9          LDCE                         0.000     0.000 r  lji_read_data_reg[5]/G
    SLICE_X93Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  lji_read_data_reg[5]/Q
                         net (fo=1, routed)           0.166     0.324    cn/Q[5]
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.881     2.283    cn/clk_IBUF_BUFG
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[5]/C

Slack:                    inf
  Source:                 lji_read_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cn/div2_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.158ns (48.425%)  route 0.168ns (51.575%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y10         LDCE                         0.000     0.000 r  lji_read_data_reg[3]/G
    SLICE_X93Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  lji_read_data_reg[3]/Q
                         net (fo=1, routed)           0.168     0.326    cn/Q[3]
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.881     2.283    cn/clk_IBUF_BUFG
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[3]/C

Slack:                    inf
  Source:                 lij_comb_wr_data_reg[66]/G
                            (positive level-sensitive latch)
  Destination:            lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.463%)  route 0.175ns (52.537%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          LDCE                         0.000     0.000 r  lij_comb_wr_data_reg[66]/G
    SLICE_X55Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  lij_comb_wr_data_reg[66]/Q
                         net (fo=2, routed)           0.175     0.333    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y0          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.892     2.295    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y0          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 lij_comb_wr_data_reg[66]/G
                            (positive level-sensitive latch)
  Destination:            lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.954%)  route 0.179ns (53.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          LDCE                         0.000     0.000 r  lij_comb_wr_data_reg[66]/G
    SLICE_X55Y4          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  lij_comb_wr_data_reg[66]/Q
                         net (fo=2, routed)           0.179     0.337    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[39]
    RAMB36_X3Y1          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.892     2.295    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y1          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 lji_read_data_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            cn/div2_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.506%)  route 0.161ns (47.494%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y8          LDCE                         0.000     0.000 r  lji_read_data_reg[10]/G
    SLICE_X90Y8          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  lji_read_data_reg[10]/Q
                         net (fo=1, routed)           0.161     0.339    cn/Q[10]
    SLICE_X93Y8          FDRE                                         r  cn/div2_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.881     2.283    cn/clk_IBUF_BUFG
    SLICE_X93Y8          FDRE                                         r  cn/div2_in_reg[10]/C

Slack:                    inf
  Source:                 lij_comb_wr_data_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.224ns (65.848%)  route 0.116ns (34.152%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          LDCE                         0.000     0.000 r  lij_comb_wr_data_reg[29]/G
    SLICE_X55Y9          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  lij_comb_wr_data_reg[29]/Q
                         net (fo=2, routed)           0.116     0.340    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y2          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.887     2.290    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 lji_read_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            cn/div2_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.178ns (51.620%)  route 0.167ns (48.380%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y7          LDCE                         0.000     0.000 r  lji_read_data_reg[6]/G
    SLICE_X90Y7          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  lji_read_data_reg[6]/Q
                         net (fo=1, routed)           0.167     0.345    cn/Q[6]
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.881     2.283    cn/clk_IBUF_BUFG
    SLICE_X93Y7          FDRE                                         r  cn/div2_in_reg[6]/C

Slack:                    inf
  Source:                 lij_comb_wr_data_reg[41]/G
                            (positive level-sensitive latch)
  Destination:            lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.845%)  route 0.172ns (49.155%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         LDCE                         0.000     0.000 r  lij_comb_wr_data_reg[41]/G
    SLICE_X54Y11         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  lij_comb_wr_data_reg[41]/Q
                         net (fo=2, routed)           0.172     0.350    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[14]
    RAMB36_X3Y1          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.373    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.402 r  clk_IBUF_BUFG_inst/O
                         net (fo=46093, routed)       0.892     2.295    lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y1          RAMB36E1                                     r  lij_storage/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK





