Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun 24 17:23:10 2024
| Host         : olorin.polito.it running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
| Design       : bd_0_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 56223 |     0 |          0 |    274080 | 20.51 |
|   LUT as Logic             | 25156 |     0 |          0 |    274080 |  9.18 |
|   LUT as Memory            | 31067 |     0 |          0 |    144000 | 21.57 |
|     LUT as Distributed RAM |  7363 |     0 |            |           |       |
|     LUT as Shift Register  | 23704 |     0 |            |           |       |
| CLB Registers              | 40187 |     0 |          0 |    548160 |  7.33 |
|   Register as Flip Flop    | 40187 |     0 |          0 |    548160 |  7.33 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   883 |     0 |          0 |     34260 |  2.58 |
| F7 Muxes                   |  1835 |     0 |          0 |    137040 |  1.34 |
| F8 Muxes                   |   108 |     0 |          0 |     68520 |  0.16 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 291   |          Yes |         Set |            - |
| 39896 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 12983 |     0 |          0 |     34260 | 37.90 |
|   CLBL                                     |  4440 |     0 |            |           |       |
|   CLBM                                     |  8543 |     0 |            |           |       |
| LUT as Logic                               | 25156 |     0 |          0 |    274080 |  9.18 |
|   using O5 output only                     |    95 |       |            |           |       |
|   using O6 output only                     | 19555 |       |            |           |       |
|   using O5 and O6                          |  5506 |       |            |           |       |
| LUT as Memory                              | 31067 |     0 |          0 |    144000 | 21.57 |
|   LUT as Distributed RAM                   |  7363 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  5670 |       |            |           |       |
|     using O5 and O6                        |  1693 |       |            |           |       |
|   LUT as Shift Register                    | 23704 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   | 23336 |       |            |           |       |
|     using O5 and O6                        |   368 |       |            |           |       |
| CLB Registers                              | 40187 |     0 |          0 |    548160 |  7.33 |
|   Register driven from within the CLB      | 13885 |       |            |           |       |
|   Register driven from outside the CLB     | 26302 |       |            |           |       |
|     LUT in front of the register is unused | 19042 |       |            |           |       |
|     LUT in front of the register is used   |  7260 |       |            |           |       |
| Unique Control Sets                        |   913 |       |          0 |     68520 |  1.33 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  152 |     0 |          0 |       912 | 16.67 |
|   RAMB36/FIFO*    |   18 |     0 |          0 |       912 |  1.97 |
|     RAMB36E2 only |   18 |       |            |           |       |
|   RAMB18          |  268 |     0 |          0 |      1824 | 14.69 |
|     RAMB18E2 only |  268 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1508 |     0 |          0 |      2520 | 59.84 |
|   DSP48E2 only | 1508 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |       404 |  0.00 |
|   BUFGCE             |    0 |     0 |          0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 39896 |            Register |
| SRLC32E  | 17046 |                 CLB |
| LUT6     |  8857 |                 CLB |
| LUT3     |  7887 |                 CLB |
| SRL16E   |  7026 |                 CLB |
| RAMS64E  |  5630 |                 CLB |
| LUT5     |  5159 |                 CLB |
| LUT4     |  4591 |                 CLB |
| LUT2     |  3642 |                 CLB |
| RAMS32   |  3258 |                 CLB |
| MUXF7    |  1835 |                 CLB |
| DSP48E2  |  1508 |          Arithmetic |
| CARRY8   |   883 |                 CLB |
| LUT1     |   526 |                 CLB |
| FDSE     |   291 |            Register |
| RAMB18E2 |   268 |            BLOCKRAM |
| RAMD32   |   128 |                 CLB |
| MUXF8    |   108 |                 CLB |
| RAMD64E  |    40 |                 CLB |
| RAMB36E2 |    18 |            BLOCKRAM |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


