
*** Running vivado
    with args -log urbana_aes_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source urbana_aes_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source urbana_aes_0_1.tcl -notrace
Command: synth_design -top urbana_aes_0_1 -part xc7s50csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 361.996 ; gain = 98.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'urbana_aes_0_1' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ip/urbana_aes_0_1/synth/urbana_aes_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'aes_v1_0' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes_v1_0_S00_AXI' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:23]
	Parameter IDLE bound to: 5'b00000 
	Parameter DIN_LD bound to: 5'b00001 
	Parameter AddRoundKey_0 bound to: 5'b00010 
	Parameter SubBytes bound to: 5'b00011 
	Parameter ShiftRows bound to: 5'b00100 
	Parameter MixColumns bound to: 5'b00101 
	Parameter InvShiftRow bound to: 5'b00110 
	Parameter InvSubBytes bound to: 5'b00111 
	Parameter InvMixColumns bound to: 5'b01000 
	Parameter AddRoundKey bound to: 5'b01001 
	Parameter SubBytes_10 bound to: 5'b01010 
	Parameter ShiftRows_10 bound to: 5'b01011 
	Parameter InvShiftRows_10 bound to: 5'b01100 
	Parameter InvSubBytes_10 bound to: 5'b01101 
	Parameter AddRoundKey_10 bound to: 5'b01110 
	Parameter Done bound to: 5'b01111 
	Parameter Revoke bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'kexp' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:271]
	Parameter IDLE bound to: 4'b0000 
	Parameter RK0 bound to: 4'b0001 
	Parameter RK1 bound to: 4'b0010 
	Parameter RK2 bound to: 4'b0011 
	Parameter RK3 bound to: 4'b0100 
	Parameter RK4 bound to: 4'b0101 
	Parameter RK5 bound to: 4'b0110 
	Parameter RK6 bound to: 4'b0111 
	Parameter RK7 bound to: 4'b1000 
	Parameter RK8 bound to: 4'b1001 
	Parameter RK9 bound to: 4'b1010 
	Parameter DONE bound to: 4'b1011 
INFO: [Synth 8-638] synthesizing module 'sbox' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:530]
INFO: [Synth 8-256] done synthesizing module 'sbox' (1#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:530]
INFO: [Synth 8-256] done synthesizing module 'kexp' (2#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:271]
INFO: [Synth 8-638] synthesizing module 'InvSbox' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:938]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:944]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:944]
INFO: [Synth 8-256] done synthesizing module 'InvSbox' (3#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:938]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:890]
INFO: [Synth 8-638] synthesizing module 'xTimes2' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:916]
INFO: [Synth 8-256] done synthesizing module 'xTimes2' (4#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:916]
INFO: [Synth 8-638] synthesizing module 'xTimes3' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:930]
INFO: [Synth 8-256] done synthesizing module 'xTimes3' (5#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:930]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (6#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:890]
INFO: [Synth 8-638] synthesizing module 'InvMixColumns' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:812]
INFO: [Synth 8-638] synthesizing module 'xTimes0e' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:847]
INFO: [Synth 8-256] done synthesizing module 'xTimes0e' (7#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:847]
INFO: [Synth 8-638] synthesizing module 'xTimes0b' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:858]
INFO: [Synth 8-256] done synthesizing module 'xTimes0b' (8#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:858]
INFO: [Synth 8-638] synthesizing module 'xTimes0d' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:869]
INFO: [Synth 8-256] done synthesizing module 'xTimes0d' (9#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:869]
INFO: [Synth 8-638] synthesizing module 'xTimes09' [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:880]
INFO: [Synth 8-256] done synthesizing module 'xTimes09' (10#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:880]
INFO: [Synth 8-256] done synthesizing module 'InvMixColumns' (11#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:812]
INFO: [Synth 8-226] default block is never used [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:148]
INFO: [Synth 8-226] default block is never used [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:179]
INFO: [Synth 8-226] default block is never used [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:193]
INFO: [Synth 8-226] default block is never used [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:215]
INFO: [Synth 8-256] done synthesizing module 'aes' (12#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/src/aes.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0_S00_AXI.v:246]
INFO: [Synth 8-256] done synthesizing module 'aes_v1_0_S00_AXI' (13#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'aes_v1_0' (14#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ipshared/b0ee/hdl/aes_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'urbana_aes_0_1' (15#1) [d:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/ip/urbana_aes_0_1/synth/urbana_aes_0_1.v:57]
WARNING: [Synth 8-3331] design aes_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design aes_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design aes_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design aes_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design aes_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design aes_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 415.449 ; gain = 152.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 415.449 ; gain = 152.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 739.074 ; gain = 0.664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 739.109 ; gain = 476.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 739.109 ; gain = 476.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 739.109 ; gain = 476.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kexp'
INFO: [Synth 8-5544] ROM "rk2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rk_vld2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RCON" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_trigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aes'
INFO: [Synth 8-5546] ROM "din_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                             0000
                     RK0 |                     000000000010 |                             0001
                     RK1 |                     000000001000 |                             0010
                     RK2 |                     000000010000 |                             0011
                     RK3 |                     000000100000 |                             0100
                     RK4 |                     000001000000 |                             0101
                     RK5 |                     000010000000 |                             0110
                     RK6 |                     000100000000 |                             0111
                     RK7 |                     001000000000 |                             1000
                     RK8 |                     010000000000 |                             1001
                     RK9 |                     100000000000 |                             1010
                    DONE |                     000000000100 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'kexp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                00000000000000001 |                            00000
                  DIN_LD |                00000000000000100 |                            00001
           AddRoundKey_0 |                00000000000001000 |                            00010
                SubBytes |                00000000000100000 |                            00011
               ShiftRows |                00000000001000000 |                            00100
              MixColumns |                00000000010000000 |                            00101
             AddRoundKey |                00000000100000000 |                            01001
           InvMixColumns |                00000010000000000 |                            01000
         InvShiftRows_10 |                00000100000000000 |                            01100
          InvSubBytes_10 |                01000000000000000 |                            01101
             InvShiftRow |                00000000000010000 |                            00110
             InvSubBytes |                00000001000000000 |                            00111
             SubBytes_10 |                00001000000000000 |                            01010
            ShiftRows_10 |                00010000000000000 |                            01011
          AddRoundKey_10 |                00100000000000000 |                            01110
                    Done |                10000000000000000 |                            01111
                  Revoke |                00000000000000010 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aes'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 739.109 ; gain = 476.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 6     
	   2 Input      8 Bit         XORs := 64    
	   4 Input      8 Bit         XORs := 8     
	   3 Input      8 Bit         XORs := 12    
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 29    
	  22 Input    128 Bit        Muxes := 1     
	  16 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 8     
	  35 Input     17 Bit        Muxes := 1     
	  62 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 56    
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kexp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 6     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  62 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module xTimes2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module xTimes3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module MixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 4     
Module xTimes0e 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xTimes0b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xTimes0d 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      8 Bit         XORs := 1     
Module xTimes09 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module InvMixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 4     
Module aes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  22 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 25    
	  16 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  35 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aes_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design urbana_aes_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design urbana_aes_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design urbana_aes_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design urbana_aes_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design urbana_aes_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design urbana_aes_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aes_v1_0_S00_AXI_inst/aes0 /\U0/flag_reg )
INFO: [Synth 8-3886] merging instance 'inst/aes_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/aes_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aes_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/aes_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/aes_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/aes_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (U0/flag_reg) is unused and will be removed from module aes.
WARNING: [Synth 8-3332] Sequential element (U0/dec_reg) is unused and will be removed from module aes.
INFO: [Synth 8-3332] Sequential element (inst/aes_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module urbana_aes_0_1.
INFO: [Synth 8-3332] Sequential element (inst/aes_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module urbana_aes_0_1.
INFO: [Synth 8-3332] Sequential element (inst/aes_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module urbana_aes_0_1.
INFO: [Synth 8-3332] Sequential element (inst/aes_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module urbana_aes_0_1.
INFO: [Synth 8-3332] Sequential element (inst/aes_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module urbana_aes_0_1.
INFO: [Synth 8-3332] Sequential element (inst/aes_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module urbana_aes_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 739.109 ; gain = 476.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|sbox        | data_out    | 256x8         | LUT            | 
|InvSbox     | data_out    | 256x8         | LUT            | 
|kexp        | U0/data_out | 256x8         | LUT            | 
|aes         | U1/data_out | 256x8         | LUT            | 
|aes         | U2/data_out | 256x8         | LUT            | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 760.453 ; gain = 497.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 762.613 ; gain = 499.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |   146|
|3     |LUT3  |    59|
|4     |LUT4  |    80|
|5     |LUT5  |   253|
|6     |LUT6  |   559|
|7     |MUXF7 |    32|
|8     |MUXF8 |    16|
|9     |FDCE  |   490|
|10    |FDPE  |     2|
|11    |FDRE  |   304|
|12    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |  1945|
|2     |  inst                    |aes_v1_0         |  1945|
|3     |    aes_v1_0_S00_AXI_inst |aes_v1_0_S00_AXI |  1945|
|4     |      aes0                |aes              |  1536|
|5     |        U1                |sbox             |     8|
|6     |        U0                |kexp             |   960|
|7     |          U0              |sbox_0           |    24|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 799.320 ; gain = 212.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 799.320 ; gain = 536.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 799.320 ; gain = 536.309
INFO: [Common 17-1381] The checkpoint 'D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/urbana_aes_0_1_synth_1/urbana_aes_0_1.dcp' has been generated.
