$date
	Mon Dec 23 21:55:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FNN_tb $end
$var wire 32 ! output_data [31:0] $end
$var reg 1 " clk $end
$var reg 32 # input_data [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % input_data [31:0] $end
$var wire 1 $ reset $end
$var parameter 32 & NEURONS $end
$var reg 32 ' output_data [31:0] $end
$var integer 32 ( i [31:0] $end
$var integer 32 ) j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
$end
#0
$dumpvars
bx )
bx (
b0 '
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1000000100000001100000100 #
b1000000100000001100000100 %
0$
#15
bx !
bx '
b100 )
b100 (
1"
#20
0"
#25
b100 )
b100 (
1"
#30
0"
#35
b100 )
b100 (
1"
#40
0"
#45
b100 )
b100 (
1"
#50
0"
#55
b100 )
b100 (
1"
#60
0"
#65
b100 )
b100 (
1"
#70
0"
#75
b100 )
b100 (
1"
#80
0"
#85
b100 )
b100 (
1"
#90
0"
#95
b100 )
b100 (
1"
#100
0"
#105
b100 )
b100 (
1"
#110
0"
b101000001100000011100001000 #
b101000001100000011100001000 %
#115
b100 )
b100 (
1"
#120
0"
#125
b100 )
b100 (
1"
#130
0"
#135
b100 )
b100 (
1"
#140
0"
#145
b100 )
b100 (
1"
#150
0"
#155
b100 )
b100 (
1"
#160
0"
#165
b100 )
b100 (
1"
#170
0"
#175
b100 )
b100 (
1"
#180
0"
#185
b100 )
b100 (
1"
#190
0"
#195
b100 )
b100 (
1"
#200
0"
#205
b100 )
b100 (
1"
#210
0"
