Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Nov 19 16:23:24 2020
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: btSpeedGen/PWM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.585        0.000                      0                   66        0.288        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.585        0.000                      0                   66        0.288        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 3.162ns (57.851%)  route 2.304ns (42.149%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.231 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.554 r  btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.554    btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[29]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 3.154ns (57.789%)  route 2.304ns (42.211%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.231 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.546 r  btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.546    btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[31]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 3.078ns (57.193%)  route 2.304ns (42.807%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.231 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.470 r  btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.470    btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[30]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 toneGen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 3.109ns (57.928%)  route 2.258ns (42.072%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    toneGen/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  toneGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  toneGen/count_reg[2]/Q
                         net (fo=5, routed)           1.105     6.711    toneGen/count_reg[2]
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.835    toneGen/count1_carry_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    toneGen/count1_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    toneGen/count1_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.613    toneGen/count1_carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.153     8.880    toneGen/count1_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.430 r  toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.430    toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.664    toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.898    toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.015    toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.132    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.455 r  toneGen/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.455    toneGen/count_reg[28]_i_1__0_n_6
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    toneGen/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[29]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)        0.109    15.140    toneGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 3.058ns (57.033%)  route 2.304ns (42.967%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.231 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.450 r  btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.450    btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[28]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 toneGen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 3.101ns (57.865%)  route 2.258ns (42.135%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    toneGen/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  toneGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  toneGen/count_reg[2]/Q
                         net (fo=5, routed)           1.105     6.711    toneGen/count_reg[2]
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.835    toneGen/count1_carry_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    toneGen/count1_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    toneGen/count1_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.613    toneGen/count1_carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.153     8.880    toneGen/count1_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.430 r  toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.430    toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.664    toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.898    toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.015    toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.132    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.447 r  toneGen/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.447    toneGen/count_reg[28]_i_1__0_n_4
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    toneGen/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[31]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)        0.109    15.140    toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 3.045ns (56.929%)  route 2.304ns (43.071%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.437 r  btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.437    btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[25]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y44         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 3.037ns (56.865%)  route 2.304ns (43.136%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.429 r  btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.429    btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[27]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y44         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 toneGen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 3.025ns (57.259%)  route 2.258ns (42.741%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    toneGen/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  toneGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  toneGen/count_reg[2]/Q
                         net (fo=5, routed)           1.105     6.711    toneGen/count_reg[2]
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.835 r  toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.835    toneGen/count1_carry_i_7_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    toneGen/count1_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    toneGen/count1_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.613    toneGen/count1_carry__1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.153     8.880    toneGen/count1_carry__2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.430 r  toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.430    toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.547    toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.664    toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.781    toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.898    toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.015    toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.132    toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.371 r  toneGen/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.371    toneGen/count_reg[28]_i_1__0_n_5
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    toneGen/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[30]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y47         FDCE (Setup_fdce_C_D)        0.109    15.140    toneGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.961ns (56.242%)  route 2.304ns (43.758%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.567     5.088    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  btSpeedGen/count_reg[5]/Q
                         net (fo=5, routed)           1.077     6.683    btSpeedGen/count_reg[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  btSpeedGen/count1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.807    btSpeedGen/count1_carry_i_6__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.320 r  btSpeedGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.320    btSpeedGen/count1_carry_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    btSpeedGen/count1_carry__0_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.554    btSpeedGen/count1_carry__1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.711 r  btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.227     8.938    btSpeedGen/count1_carry__2_n_2
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.332     9.270 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     9.270    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.646 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.763 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.880 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.880    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.353 r  btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.353    btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[26]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y44         FDCE (Setup_fdce_C_D)        0.109    15.139    btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  btSpeedGen/count_reg[27]/Q
                         net (fo=3, routed)           0.149     1.762    btSpeedGen/count_reg[27]
    SLICE_X12Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  btSpeedGen/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.807    btSpeedGen/count[24]_i_2_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.871 r  btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  btSpeedGen/count_reg[27]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.134     1.583    btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  btSpeedGen/count_reg[7]/Q
                         net (fo=4, routed)           0.149     1.760    btSpeedGen/count_reg[7]
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  btSpeedGen/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.805    btSpeedGen/count[4]_i_2_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.869 r  btSpeedGen/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    btSpeedGen/count_reg[4]_i_1_n_4
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.961    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  btSpeedGen/count_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.134     1.581    btSpeedGen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  btSpeedGen/count_reg[11]/Q
                         net (fo=5, routed)           0.149     1.761    btSpeedGen/count_reg[11]
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  btSpeedGen/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.806    btSpeedGen/count[8]_i_2_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  btSpeedGen/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    btSpeedGen/count_reg[8]_i_1_n_4
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  btSpeedGen/count_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.134     1.582    btSpeedGen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    toneGen/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  toneGen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  toneGen/count_reg[7]/Q
                         net (fo=5, routed)           0.149     1.761    toneGen/count_reg[7]
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  toneGen/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    toneGen/count[4]_i_2__0_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  toneGen/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.870    toneGen/count_reg[4]_i_1__0_n_4
    SLICE_X10Y41         FDCE                                         r  toneGen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    toneGen/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  toneGen/count_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.134     1.582    toneGen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    toneGen/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  toneGen/count_reg[31]/Q
                         net (fo=3, routed)           0.149     1.763    toneGen/count_reg[31]
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  toneGen/count[28]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    toneGen/count[28]_i_2__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.872 r  toneGen/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.872    toneGen/count_reg[28]_i_1__0_n_4
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    toneGen/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  toneGen/count_reg[31]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.134     1.584    toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  btSpeedGen/count_reg[3]/Q
                         net (fo=3, routed)           0.149     1.760    btSpeedGen/count_reg[3]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  btSpeedGen/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    btSpeedGen/count[0]_i_2_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.869 r  btSpeedGen/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    btSpeedGen/count_reg[0]_i_1_n_4
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.961    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  btSpeedGen/count_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y38         FDCE (Hold_fdce_C_D)         0.134     1.581    btSpeedGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 btSpeedGen/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  btSpeedGen/count_reg[31]/Q
                         net (fo=3, routed)           0.149     1.762    btSpeedGen/count_reg[31]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  btSpeedGen/count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.807    btSpeedGen/count[28]_i_2_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.871 r  btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    btSpeedGen/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  btSpeedGen/count_reg[31]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.134     1.583    btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 toneGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    toneGen/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  toneGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  toneGen/count_reg[3]/Q
                         net (fo=5, routed)           0.149     1.761    toneGen/count_reg[3]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  toneGen/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    toneGen/count[0]_i_2__0_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  toneGen/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.870    toneGen/count_reg[0]_i_1__0_n_4
    SLICE_X10Y40         FDCE                                         r  toneGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    toneGen/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  toneGen/count_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.134     1.582    toneGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 toneGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    toneGen/clk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  toneGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  toneGen/count_reg[15]/Q
                         net (fo=5, routed)           0.160     1.773    toneGen/count_reg[15]
    SLICE_X10Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  toneGen/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.818    toneGen/count[12]_i_2__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.882 r  toneGen/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    toneGen/count_reg[12]_i_1__0_n_4
    SLICE_X10Y43         FDCE                                         r  toneGen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    toneGen/clk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  toneGen/count_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)         0.134     1.583    toneGen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 toneGen/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toneGen/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    toneGen/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  toneGen/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  toneGen/count_reg[19]/Q
                         net (fo=5, routed)           0.160     1.773    toneGen/count_reg[19]
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  toneGen/count[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.818    toneGen/count[16]_i_2__0_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.882 r  toneGen/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    toneGen/count_reg[16]_i_1__0_n_4
    SLICE_X10Y44         FDCE                                         r  toneGen/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    toneGen/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  toneGen/count_reg[19]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.134     1.583    toneGen/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41   btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41   btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41   btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41   btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y42   btSpeedGen/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y42   btSpeedGen/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   btSpeedGen/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y40   btSpeedGen/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   btSpeedGen/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   btSpeedGen/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   btSpeedGen/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   btSpeedGen/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43   btSpeedGen/count_reg[21]/C



