{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667847338218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667847338218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 15:55:37 2022 " "Processing started: Mon Nov 07 15:55:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667847338218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667847338218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667847338218 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667847338346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667847339195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667847339195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339246 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667847339699 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339699 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667847339714 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datad  to: combout " "Cell: MUXSW9\|saida_MUX  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667847339714 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667847339714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667847339714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667847339714 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667847339714 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667847339730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667847339890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667847339890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.903 " "Worst-case setup slack is -9.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.903           -5079.415 CLOCK_50  " "   -9.903           -5079.415 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CLOCK_50  " "    0.444               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.155 " "Worst-case recovery slack is -5.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.155              -5.155 SW\[9\]  " "   -5.155              -5.155 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.043              -5.043 KEY\[3\]  " "   -5.043              -5.043 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730              -4.730 KEY\[2\]  " "   -4.730              -4.730 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.653              -4.653 FPGA_RESET_N  " "   -4.653              -4.653 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.549              -4.549 KEY\[1\]  " "   -4.549              -4.549 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.508              -4.508 KEY\[0\]  " "   -4.508              -4.508 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.387 " "Worst-case removal slack is 1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387               0.000 FPGA_RESET_N  " "    1.387               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.403               0.000 KEY\[0\]  " "    1.403               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 KEY\[1\]  " "    1.468               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 KEY\[3\]  " "    1.510               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.523               0.000 KEY\[2\]  " "    1.523               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.088               0.000 SW\[9\]  " "    2.088               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.604 " "Worst-case minimum pulse width slack is -0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604              -1.142 SW\[9\]  " "   -0.604              -1.142 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -619.655 CLOCK_50  " "   -0.538            -619.655 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.156 KEY\[1\]  " "   -0.538              -1.156 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.909 KEY\[2\]  " "   -0.538              -0.909 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.880 KEY\[0\]  " "   -0.538              -0.880 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.827 FPGA_RESET_N  " "   -0.538              -0.827 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.793 KEY\[3\]  " "   -0.538              -0.793 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847339937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847339937 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667847339957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667847339990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667847342255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datad  to: combout " "Cell: MUXSW9\|saida_MUX  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667847342396 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667847342396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667847342396 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667847342427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667847342427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.055 " "Worst-case setup slack is -10.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.055           -4942.297 CLOCK_50  " "  -10.055           -4942.297 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847342427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847342442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.297 " "Worst-case recovery slack is -5.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.297              -5.297 KEY\[3\]  " "   -5.297              -5.297 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.293              -5.293 SW\[9\]  " "   -5.293              -5.293 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.947              -4.947 KEY\[2\]  " "   -4.947              -4.947 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.813              -4.813 FPGA_RESET_N  " "   -4.813              -4.813 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.796              -4.796 KEY\[1\]  " "   -4.796              -4.796 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.749              -4.749 KEY\[0\]  " "   -4.749              -4.749 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847342458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.467 " "Worst-case removal slack is 1.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.467               0.000 FPGA_RESET_N  " "    1.467               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515               0.000 KEY\[0\]  " "    1.515               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 KEY\[1\]  " "    1.545               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.551               0.000 KEY\[2\]  " "    1.551               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611               0.000 KEY\[3\]  " "    1.611               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 SW\[9\]  " "    2.113               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847342474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.634 " "Worst-case minimum pulse width slack is -0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634              -1.203 SW\[9\]  " "   -0.634              -1.203 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -548.505 CLOCK_50  " "   -0.538            -548.505 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.142 KEY\[1\]  " "   -0.538              -1.142 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.898 KEY\[0\]  " "   -0.538              -0.898 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.897 KEY\[2\]  " "   -0.538              -0.897 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.866 FPGA_RESET_N  " "   -0.538              -0.866 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.784 KEY\[3\]  " "   -0.538              -0.784 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847342474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847342474 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667847342489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667847342682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667847344775 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datad  to: combout " "Cell: MUXSW9\|saida_MUX  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667847344916 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667847344916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667847344916 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667847344931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667847344931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.709 " "Worst-case setup slack is -4.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.709           -2386.750 CLOCK_50  " "   -4.709           -2386.750 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847344931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 CLOCK_50  " "    0.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847344947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.578 " "Worst-case recovery slack is -2.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578              -2.578 SW\[9\]  " "   -2.578              -2.578 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970              -1.970 KEY\[3\]  " "   -1.970              -1.970 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889              -1.889 KEY\[0\]  " "   -1.889              -1.889 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852              -1.852 KEY\[2\]  " "   -1.852              -1.852 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774              -1.774 FPGA_RESET_N  " "   -1.774              -1.774 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646              -1.646 KEY\[1\]  " "   -1.646              -1.646 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847344947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.335 " "Worst-case removal slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 FPGA_RESET_N  " "    0.335               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 KEY\[1\]  " "    0.395               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 KEY\[0\]  " "    0.509               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 KEY\[2\]  " "    0.547               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 KEY\[3\]  " "    0.581               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 SW\[9\]  " "    1.167               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847344962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847344962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.657 " "Worst-case minimum pulse width slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -1.762 SW\[9\]  " "   -0.657              -1.762 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.588              -1.763 KEY\[1\]  " "   -0.588              -1.763 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -1.361 KEY\[2\]  " "   -0.502              -1.361 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433              -1.173 KEY\[3\]  " "   -0.433              -1.173 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -1.169 KEY\[0\]  " "   -0.420              -1.169 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -1.228 FPGA_RESET_N  " "   -0.414              -1.228 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -318.892 CLOCK_50  " "   -0.409            -318.892 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847345009 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667847345025 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datad  to: combout " "Cell: MUXSW9\|saida_MUX  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667847345233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667847345233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667847345233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667847345248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667847345248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.328 " "Worst-case setup slack is -4.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.328           -2092.473 CLOCK_50  " "   -4.328           -2092.473 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847345264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 CLOCK_50  " "    0.156               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847345280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.296 " "Worst-case recovery slack is -2.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296              -2.296 SW\[9\]  " "   -2.296              -2.296 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760              -1.760 KEY\[3\]  " "   -1.760              -1.760 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619              -1.619 KEY\[0\]  " "   -1.619              -1.619 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614              -1.614 KEY\[2\]  " "   -1.614              -1.614 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547              -1.547 FPGA_RESET_N  " "   -1.547              -1.547 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462              -1.462 KEY\[1\]  " "   -1.462              -1.462 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847345295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.291 " "Worst-case removal slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 FPGA_RESET_N  " "    0.291               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 KEY\[1\]  " "    0.357               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 KEY\[0\]  " "    0.432               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 KEY\[2\]  " "    0.483               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 KEY\[3\]  " "    0.508               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 SW\[9\]  " "    1.065               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847345295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.692 " "Worst-case minimum pulse width slack is -0.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692              -1.974 SW\[9\]  " "   -0.692              -1.974 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -1.913 KEY\[1\]  " "   -0.624              -1.913 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -1.602 KEY\[2\]  " "   -0.555              -1.602 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.492              -1.432 KEY\[3\]  " "   -0.492              -1.432 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -1.522 FPGA_RESET_N  " "   -0.488              -1.522 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -1.396 KEY\[0\]  " "   -0.467              -1.396 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447            -379.780 CLOCK_50  " "   -0.447            -379.780 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667847345311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667847345311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667847347719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667847347735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667847347844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 15:55:47 2022 " "Processing ended: Mon Nov 07 15:55:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667847347844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667847347844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667847347844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667847347844 ""}
