// Seed: 1396797265
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7
);
  logic id_8;
  logic id_9;
  logic id_10 = id_4;
  type_0 id_11 (
      .id_0(id_9),
      .id_1(id_3)
  );
  logic id_12;
  assign id_0[1] = 1'b0;
endmodule
