# Lab 8 - Svens's suggestion

Implemented instantiations for the modules:
- Instruction Memory
- ALU
- Data Memory
- Control Unit

Currently working on Memory Mapped I/O
