/* Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C8Q208) Path("D:/Verilog_Training_0405_2012/FPGA_Practice_Source_Codes/EX_01_count_1sec/qts/") File("count_1sec.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
