Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May  7 15:56:12 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.452        0.000                      0                  538        0.117        0.000                      0                  538       41.160        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.452        0.000                      0                  388        0.117        0.000                      0                  388       41.160        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.660        0.000                      0                  150        0.880        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.452ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.122ns (21.074%)  route 4.202ns (78.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           1.071    10.477    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Setup_fdce_C_CE)      -0.413    87.928    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.928    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 77.452    

Slack (MET) :             77.452ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.122ns (21.074%)  route 4.202ns (78.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           1.071    10.477    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Setup_fdce_C_CE)      -0.413    87.928    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         87.928    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 77.452    

Slack (MET) :             77.452ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.122ns (21.074%)  route 4.202ns (78.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           1.071    10.477    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Setup_fdce_C_CE)      -0.413    87.928    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.928    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 77.452    

Slack (MET) :             77.452ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.122ns (21.074%)  route 4.202ns (78.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           1.071    10.477    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Setup_fdce_C_CE)      -0.413    87.928    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]
  -------------------------------------------------------------------
                         required time                         87.928    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 77.452    

Slack (MET) :             77.621ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 2.539ns (44.086%)  route 3.220ns (55.914%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y82          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/Q
                         net (fo=4, routed)           1.059     6.738    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.862 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[8]_i_8/O
                         net (fo=12, routed)          0.842     7.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[8]_i_8_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.150     7.854 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=11, routed)          1.319     9.173    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.326     9.499 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.499    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.012 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.129 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.129    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.246 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.363 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.480 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.480    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.597 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.597    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.920 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.920    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_6
    SLICE_X2Y83          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.502    88.196    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y83          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.109    88.541    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.541    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                 77.621    

Slack (MET) :             77.627ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.122ns (21.647%)  route 4.061ns (78.353%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           0.930    10.336    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.423    88.117    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X8Y74          FDCE (Setup_fdce_C_CE)      -0.377    87.962    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         87.962    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 77.627    

Slack (MET) :             77.627ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.122ns (21.647%)  route 4.061ns (78.353%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           0.930    10.336    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.423    88.117    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X8Y74          FDCE (Setup_fdce_C_CE)      -0.377    87.962    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         87.962    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 77.627    

Slack (MET) :             77.627ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.122ns (21.647%)  route 4.061ns (78.353%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           0.930    10.336    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.423    88.117    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X8Y74          FDCE (Setup_fdce_C_CE)      -0.377    87.962    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]
  -------------------------------------------------------------------
                         required time                         87.962    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 77.627    

Slack (MET) :             77.627ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 1.122ns (21.647%)  route 4.061ns (78.353%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.609     5.153    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y77          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=46, routed)          1.785     7.357    I2C_Test_i/Read_Sensorsmod_0/U0/state[2]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.327     7.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5/O
                         net (fo=11, routed)          1.345     9.029    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_5_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.376     9.405 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]_i_1/O
                         net (fo=8, routed)           0.930    10.336    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.423    88.117    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X8Y74          FDCE (Setup_fdce_C_CE)      -0.377    87.962    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]
  -------------------------------------------------------------------
                         required time                         87.962    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 77.627    

Slack (MET) :             77.725ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.435ns (43.058%)  route 3.220ns (56.942%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y82          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.518     5.679 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/Q
                         net (fo=4, routed)           1.059     6.738    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.862 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[8]_i_8/O
                         net (fo=12, routed)          0.842     7.704    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[8]_i_8_n_0
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.150     7.854 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=11, routed)          1.319     9.173    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X2Y77          LUT3 (Prop_lut3_I2_O)        0.326     9.499 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.499    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.012 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.012    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.129 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.129    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.246 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.246    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.363 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.480 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.480    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.597 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.597    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.816 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.816    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_7
    SLICE_X2Y83          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.502    88.196    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y83          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism              0.271    88.468    
                         clock uncertainty           -0.035    88.432    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.109    88.541    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.541    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 77.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.551     1.455    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.065     1.661    I2C_Test_i/I2Cmod_0/U0/data_rx[2]
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X10Y75         FDCE (Hold_fdce_C_D)         0.076     1.544    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.578     1.482    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y75          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.623 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[19]/Q
                         net (fo=1, routed)           0.106     1.728    I2C_Test_i/Read_Sensorsmod_0/U0/in16[3]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[3]
    SLICE_X6Y75          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.845     1.995    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y75          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.120     1.615    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.579     1.483    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y76          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address_reg[3]/Q
                         net (fo=2, routed)           0.110     1.734    I2C_Test_i/I2Cmod_0/U0/D[4]
    SLICE_X7Y77          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.849     1.998    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X7Y77          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[4]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.070     1.568    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.551     1.455    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.125     1.721    I2C_Test_i/I2Cmod_0/U0/data_rx[1]
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X10Y75         FDCE (Hold_fdce_C_D)         0.076     1.544    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.579     1.483    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y76          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_rw_reg/Q
                         net (fo=3, routed)           0.112     1.736    I2C_Test_i/I2Cmod_0/U0/D[0]
    SLICE_X6Y77          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.849     1.998    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y77          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[0]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.052     1.550    I2C_Test_i/I2Cmod_0/U0/addr_rw_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.556     1.460    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.601 f  I2C_Test_i/I2Cmod_0/U0/count_reg[1]/Q
                         net (fo=7, routed)           0.134     1.734    I2C_Test_i/I2Cmod_0/U0/count[1]
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  I2C_Test_i/I2Cmod_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    I2C_Test_i/I2Cmod_0/U0/count_0[0]
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.120     1.593    I2C_Test_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.578     1.482    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y74          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.623 r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[18]/Q
                         net (fo=1, routed)           0.136     1.759    I2C_Test_i/Read_Sensorsmod_0/U0/in18[2]
    SLICE_X6Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[2]
    SLICE_X6Y74          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.845     1.995    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X6Y74          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.121     1.616    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.556     1.460    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  I2C_Test_i/I2Cmod_0/U0/count_reg[1]/Q
                         net (fo=7, routed)           0.138     1.738    I2C_Test_i/I2Cmod_0/U0/count[1]
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  I2C_Test_i/I2Cmod_0/U0/count[3]_i_1/O
                         net (fo=2, routed)           0.000     1.783    I2C_Test_i/I2Cmod_0/U0/count_0[3]
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.121     1.594    I2C_Test_i/I2Cmod_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.551     1.455    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.127     1.723    I2C_Test_i/I2Cmod_0/U0/data_rx[6]
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y75         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X10Y75         FDCE (Hold_fdce_C_D)         0.064     1.532    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.580%)  route 0.110ns (34.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.551     1.455    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y74         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[16]/Q
                         net (fo=1, routed)           0.110     1.728    I2C_Test_i/Read_Sensorsmod_0/U0/in16[0]
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[0]
    SLICE_X9Y74          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.817     1.967    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y74          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[0]/C
                         clock pessimism             -0.479     1.488    
    SLICE_X9Y74          FDRE (Hold_fdre_C_D)         0.092     1.580    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X8Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X8Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X8Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X8Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y77    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X8Y76    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.660ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.580ns (14.070%)  route 3.542ns (85.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.699     9.277    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X9Y72          FDCE (Recov_fdce_C_CLR)     -0.405    87.937    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[10]
  -------------------------------------------------------------------
                         required time                         87.937    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.660    

Slack (MET) :             78.660ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.580ns (14.070%)  route 3.542ns (85.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.699     9.277    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X9Y72          FDCE (Recov_fdce_C_CLR)     -0.405    87.937    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[13]
  -------------------------------------------------------------------
                         required time                         87.937    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.660    

Slack (MET) :             78.660ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.580ns (14.070%)  route 3.542ns (85.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.699     9.277    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X9Y72          FDCE (Recov_fdce_C_CLR)     -0.405    87.937    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         87.937    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.660    

Slack (MET) :             78.660ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.580ns (14.070%)  route 3.542ns (85.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.699     9.277    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y72          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426    88.120    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y72          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]/C
                         clock pessimism              0.257    88.378    
                         clock uncertainty           -0.035    88.342    
    SLICE_X9Y72          FDCE (Recov_fdce_C_CLR)     -0.405    87.937    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         87.937    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 78.660    

Slack (MET) :             78.765ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.580ns (14.448%)  route 3.434ns (85.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.591     9.169    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y75          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.423    88.117    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y75          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X9Y75          FDCE (Recov_fdce_C_CLR)     -0.405    87.934    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.934    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 78.765    

Slack (MET) :             78.793ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.580ns (14.541%)  route 3.409ns (85.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.565     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Recov_fdce_C_CLR)     -0.405    87.936    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.936    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 78.793    

Slack (MET) :             78.793ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.580ns (14.541%)  route 3.409ns (85.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.565     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Recov_fdce_C_CLR)     -0.405    87.936    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         87.936    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 78.793    

Slack (MET) :             78.793ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.580ns (14.541%)  route 3.409ns (85.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.565     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Recov_fdce_C_CLR)     -0.405    87.936    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.936    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 78.793    

Slack (MET) :             78.793ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.580ns (14.541%)  route 3.409ns (85.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.565     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X9Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X9Y73          FDCE (Recov_fdce_C_CLR)     -0.405    87.936    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]
  -------------------------------------------------------------------
                         required time                         87.936    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 78.793    

Slack (MET) :             78.837ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.580ns (14.541%)  route 3.409ns (85.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.844     6.454    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.124     6.578 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         2.565     9.143    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X8Y73          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.425    88.119    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X8Y73          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X8Y73          FDCE (Recov_fdce_C_CLR)     -0.361    87.980    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         87.980    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 78.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.187ns (24.803%)  route 0.567ns (75.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.213     2.241    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X10Y80         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.133     1.361    I2C_Test_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.187ns (24.803%)  route 0.567ns (75.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.213     2.241    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X10Y80         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.133     1.361    I2C_Test_i/I2Cmod_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.187ns (24.803%)  route 0.567ns (75.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.213     2.241    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X10Y80         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.133     1.361    I2C_Test_i/I2Cmod_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.187ns (24.803%)  route 0.567ns (75.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.213     2.241    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X10Y80         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[4]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.133     1.361    I2C_Test_i/I2Cmod_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.187ns (24.650%)  route 0.572ns (75.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.218     2.245    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X8Y78          FDPE                                         f  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y78          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]/C
                         clock pessimism             -0.479     1.492    
    SLICE_X8Y78          FDPE (Remov_fdpe_C_PRE)     -0.137     1.355    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.187ns (24.650%)  route 0.572ns (75.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.218     2.245    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X8Y78          FDPE                                         f  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y78          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]/C
                         clock pessimism             -0.479     1.492    
    SLICE_X8Y78          FDPE (Remov_fdpe_C_PRE)     -0.137     1.355    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.187ns (24.650%)  route 0.572ns (75.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.218     2.245    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X8Y78          FDPE                                         f  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y78          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/C
                         clock pessimism             -0.479     1.492    
    SLICE_X8Y78          FDPE (Remov_fdpe_C_PRE)     -0.137     1.355    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.187ns (24.572%)  route 0.574ns (75.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.220     2.248    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X8Y79          FDPE                                         f  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.822     1.972    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y79          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
                         clock pessimism             -0.479     1.493    
    SLICE_X8Y79          FDPE (Remov_fdpe_C_PRE)     -0.137     1.356    I2C_Test_i/I2Cmod_0/U0/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.187ns (24.803%)  route 0.567ns (75.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.046     2.027 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.213     2.241    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X11Y80         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.823     1.973    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y80         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[1]/C
                         clock pessimism             -0.479     1.494    
    SLICE_X11Y80         FDCE (Remov_fdce_C_CLR)     -0.158     1.336    I2C_Test_i/I2Cmod_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.123%)  route 0.695ns (78.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=18, routed)          0.354     1.981    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.045     2.026 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=121, routed)         0.341     2.367    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X2Y80          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.853     2.003    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y80          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X2Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.457    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.911    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.300ns (49.879%)  route 4.321ns (50.121%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.539     5.083    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y76          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.478     5.561 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.977     6.538    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.295     6.833 f  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.344    10.176    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    13.704 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.704    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.168ns (55.040%)  route 3.404ns (44.960%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.544     5.088    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y79         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.821     6.427    I2C_Test_i/I2Cmod_0/U0/scl_clk
    SLICE_X10Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.551 f  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           2.583     9.134    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    12.660 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.660    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 3.964ns (54.306%)  route 3.335ns (45.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.611     5.155    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           3.335     8.946    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.454 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.454    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.981ns (57.595%)  route 2.931ns (42.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.612     5.156    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y71          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           2.931     8.542    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.067 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.067    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.832ns  (logic 3.948ns (57.787%)  route 2.884ns (42.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.613     5.157    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y79          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           2.884     8.497    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.989 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    11.989    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.010ns (46.515%)  route 1.161ns (53.485%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y79          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.600 f  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.124     1.724    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.037     2.806    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.630 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.630    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.334ns (60.558%)  route 0.869ns (39.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.584     1.488    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y79          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           0.869     2.498    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.691 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.691    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.367ns (60.862%)  route 0.879ns (39.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y71          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.879     2.507    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.732 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.732    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.350ns (56.551%)  route 1.037ns (43.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.583     1.487    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.037     2.665    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.874 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.874    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.033ns (39.856%)  route 1.559ns (60.144%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.555     1.459    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y79          FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDPE (Prop_fdpe_C_Q)         0.164     1.623 r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/Q
                         net (fo=2, routed)           0.174     1.797    I2C_Test_i/I2Cmod_0/U0/sda_int_reg_n_0
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.842 r  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.385     3.227    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.051 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.051    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.581ns (31.053%)  route 3.510ns (68.947%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.510     4.967    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.124     5.091 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.091    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.424     4.788    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.581ns (32.080%)  route 3.347ns (67.920%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.347     4.804    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.124     4.928 r  I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     4.928    I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426     4.790    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.581ns (32.112%)  route 3.342ns (67.888%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.342     4.799    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.923 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     4.923    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.424     4.788    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.889ns  (logic 1.581ns (32.333%)  route 3.309ns (67.667%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.309     4.765    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.889 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     4.889    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.424     4.788    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.581ns (33.301%)  route 3.166ns (66.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.166     4.623    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.747 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     4.747    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.429     4.793    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y78         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.581ns (33.736%)  route 3.105ns (66.264%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.105     4.562    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.686 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     4.686    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.424     4.788    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 1.581ns (34.238%)  route 3.037ns (65.762%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.037     4.493    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.124     4.617 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     4.617    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426     4.790    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 1.581ns (34.723%)  route 2.972ns (65.277%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           2.972     4.429    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.124     4.553 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     4.553    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.426     4.790    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.587ns (38.403%)  route 2.545ns (61.597%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.203     3.666    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.124     3.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.342     4.132    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.496     4.860    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.129ns  (logic 1.587ns (38.431%)  route 2.542ns (61.569%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.203     3.666    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.124     3.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.339     4.129    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.496     4.860    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.375%)  route 0.850ns (78.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.850     1.081    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.851     2.001    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.277ns (23.952%)  route 0.879ns (76.048%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.879     1.110    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y80          LUT3 (Prop_lut3_I0_O)        0.046     1.156 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.156    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.851     2.001    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.276ns (21.672%)  route 0.997ns (78.328%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.879     1.110    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.155 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.118     1.273    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.851     2.001    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.276ns (21.622%)  route 1.000ns (78.378%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.879     1.110    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X4Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.155 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.121     1.276    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.851     2.001    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X4Y80          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.269ns (21.019%)  route 1.010ns (78.981%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.010     1.233    I2C_Test_i/I2Cmod_0/U0/scl_i
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.045     1.278 r  I2C_Test_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.278    I2C_Test_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.822     1.972    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y79          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.270ns (16.970%)  route 1.321ns (83.030%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.321     1.546    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.591 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.591    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.818     1.968    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.270ns (16.723%)  route 1.345ns (83.277%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.345     1.570    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.615 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.615    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.818     1.968    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y76         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.270ns (16.600%)  route 1.356ns (83.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.356     1.581    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.626 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.626    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.822     1.971    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y78         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.270ns (16.332%)  route 1.383ns (83.668%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.383     1.608    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.653 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.653    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.270ns (15.905%)  route 1.428ns (84.095%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.428     1.653    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.698 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.698    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.817     1.967    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y75         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C





