library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity clk_1hz is

  Port (
	clk : in std_logic ;
	clk1hz : out std_logic 
   );
	
end clk_1hz;

architecture Behavioral of clk_1hz is

