Voltageboard settings: [1.055, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 10, 'nu1': 0, 'vn1': 10, 'vnfb': 10, 'vnfoll': 2, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 10, 'vnbias': 10, 'vpload': 2, 'nu13': 0, 'vncomp': 20, 'vpfoll': 20, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 274877906940, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)
0	0	 4	 0	Row	196	 2	112 	 624 	 6.24 
0	0	 4	 0	Col	196	 8	184 	 2232 	 22.32 
0	0	 4	 0	Row	113	 0	37 	 37 	 0.37 

1	0	 4	 0	Row	65	 0	154 	 154 	 1.54 
1	0	 4	 0	Col	65	 0	138 	 138 	 1.38 

2	0	 4	 0	Row	13	 0	97 	 97 	 0.97 
2	0	 4	 0	Col	13	 0	81 	 81 	 0.81 

3	0	 4	 0	Row	9	 0	130 	 130 	 1.3 
3	0	 4	 0	Col	9	 0	112 	 112 	 1.12 

4	0	 4	 0	Row	174	 0	102 	 102 	 1.02 
4	0	 4	 0	Col	174	 0	85 	 85 	 0.85 

5	0	 4	 0	Row	247	 0	136 	 136 	 1.36 
5	0	 4	 0	Col	247	 0	119 	 119 	 1.19 

6	0	 4	 0	Row	27	 0	53 	 53 	 0.53 
6	0	 4	 0	Col	27	 0	31 	 31 	 0.31 

7	0	 4	 0	Row	123	 0	114 	 114 	 1.14 
7	0	 4	 0	Col	123	 0	96 	 96 	 0.96 

8	0	 4	 0	Row	147	 0	131 	 131 	 1.31 
8	0	 4	 0	Col	147	 0	114 	 114 	 1.14 

9	0	 4	 0	Row	78	 0	102 	 102 	 1.02 
9	0	 4	 0	Col	78	 0	85 	 85 	 0.85 

10	0	 4	 0	Row	78	 0	25 	 25 	 0.25 

11	0	 4	 0	Row	139	 0	168 	 168 	 1.68 
11	0	 4	 0	Col	139	 0	152 	 152 	 1.52 

12	0	 4	 0	Row	176	 0	150 	 150 	 1.5 
12	0	 4	 0	Col	176	 0	134 	 134 	 1.34 

13	0	 4	 0	Row	232	 0	139 	 139 	 1.39 
13	0	 4	 0	Col	232	 0	122 	 122 	 1.22 

14	0	 4	 0	Row	221	 0	130 	 130 	 1.3 
14	0	 4	 0	Col	222	 0	114 	 114 	 1.14 

15	0	 4	 0	Row	143	 0	141 	 141 	 1.41 
15	0	 4	 0	Col	143	 0	124 	 124 	 1.24 

16	0	 4	 0	Row	251	 0	101 	 101 	 1.01 
16	0	 4	 0	Col	251	 0	83 	 83 	 0.83 

17	0	 4	 0	Row	150	 0	81 	 81 	 0.81 
17	0	 4	 0	Col	150	 0	64 	 64 	 0.64 

18	0	 4	 0	Row	33	 0	164 	 164 	 1.64 
18	0	 4	 0	Col	33	 0	147 	 147 	 1.47 

19	0	 4	 0	Row	60	 0	179 	 179 	 1.79 
19	0	 4	 0	Col	61	 0	162 	 162 	 1.62 
19	0	 [0;31;40m0[0m	 34	Col	61	 13	61 	 3389 	 33.89 

20	0	 4	 0	Row	45	 0	142 	 142 	 1.42 
20	0	 4	 0	Col	45	 0	125 	 125 	 1.25 

