
---------- Begin Simulation Statistics ----------
final_tick                                40510054000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152980                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692796                       # Number of bytes of host memory used
host_op_rate                                   217177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.37                       # Real time elapsed on the host
host_tick_rate                              619720083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14196459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040510                       # Number of seconds simulated
sim_ticks                                 40510054000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.542976                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561724                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564303                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            560977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             123                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              109                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567773                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2298                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14196459                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.051005                       # CPI: cycles per instruction
system.cpu.discardedOps                          2833                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4890938                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075519                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166772                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24282827                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.246852                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         40510054                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650229     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073895     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357721     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196459                       # Class of committed instruction
system.cpu.tickCycles                        16227227                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       232020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        497043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       263933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       529126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            235                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231715                       # Transaction distribution
system.membus.trans_dist::CleanEvict              305                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264471                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264471                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       762066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 762066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31791232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31791232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265023                       # Request fanout histogram
system.membus.respLayer1.occupancy         1394755250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1423903000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       495215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       793116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                794318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33805632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33851904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          232255                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14829760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497448                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000543                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 497178     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    270      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497448                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1056614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         794144994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1437999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   89                       # number of demand (read+write) hits
system.l2.demand_hits::total                      163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data                  89                       # number of overall hits
system.l2.overall_hits::total                     163                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264625                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265030                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            264625                       # number of overall misses
system.l2.overall_misses::total                265030                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26239877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26279628000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26239877000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26279628000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           264714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               265193                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          264714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              265193                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.845511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999385                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.845511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999385                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98150.617284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99158.722721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99157.182206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98150.617284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99158.722721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99157.182206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              231715                       # number of writebacks
system.l2.writebacks::total                    231715                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265024                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31568000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20947092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20978660000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31568000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20947092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20978660000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.843424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999363                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.843424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999363                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78138.613861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79159.141410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79157.585728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78138.613861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79159.141410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79157.585728                       # average overall mshr miss latency
system.l2.replacements                         232255                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       263500                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           263500                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       263500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       263500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          238                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          264472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26224715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26224715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99158.757827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99158.757827                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20935295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20935295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79158.833449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79158.833449                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.845511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.845511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98150.617284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98150.617284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31568000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31568000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.843424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.843424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78138.613861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78138.613861                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            60                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                60                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.718310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.718310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99098.039216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99098.039216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.694836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.694836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79709.459459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79709.459459                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26922.667139                       # Cycle average of tags in use
system.l2.tags.total_refs                      529084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.996370                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        87.402111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26835.265028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.818947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.821615                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4497751                       # Number of tag accesses
system.l2.tags.data_accesses                  4497751                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16935616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16961472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14829760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14829760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       231715                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             231715                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            638261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         418059576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             418697837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       638261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           638261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      366076036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            366076036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      366076036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           638261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        418059576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            784773874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    231715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001075272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              757676                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             217217                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     231715                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   231715                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14408                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2423651750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1325115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7392833000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9145.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27895.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  215360                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               231715                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    787.716827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   653.954908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.686343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3052      7.56%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          174      0.43%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1781      4.41%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2880      7.14%     19.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5025     12.45%     31.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1272      3.15%     35.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1303      3.23%     38.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1384      3.43%     41.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23486     58.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.301291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.077455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.078679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        14480     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14481    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16961472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14828544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16961472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14829760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       418.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       366.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    418.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    366.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40509996000                       # Total gap between requests
system.mem_ctrls.avgGap                      81552.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16935616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14828544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 638261.306686977041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 418059576.025250434875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 366046019.094420373440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       231715                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10831000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7382002000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 782853086000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26809.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27896.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3378517.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144427920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76761465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           944522040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          603369360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3197357280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9075017310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7913741280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21955196655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.969079                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  20354752000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1352520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18802782000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            143728200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76393350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           947742180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          606083760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3197357280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9109764510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7884480480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21965549760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.224648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20278026500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1352520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18879507500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1870533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1870533                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1870533                       # number of overall hits
system.cpu.icache.overall_hits::total         1870533                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          479                       # number of overall misses
system.cpu.icache.overall_misses::total           479                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43744000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43744000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43744000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43744000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1871012                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1871012                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1871012                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1871012                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91323.590814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91323.590814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91323.590814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91323.590814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42786000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42786000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42786000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89323.590814                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89323.590814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89323.590814                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89323.590814                       # average overall mshr miss latency
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1870533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1870533                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           479                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43744000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43744000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1871012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1871012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91323.590814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91323.590814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42786000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42786000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89323.590814                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89323.590814                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           233.170249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1871012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3906.079332                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   233.170249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.910821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3742503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3742503                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5866207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5866207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5866237                       # number of overall hits
system.cpu.dcache.overall_hits::total         5866237                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       526608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         526608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       526635                       # number of overall misses
system.cpu.dcache.overall_misses::total        526635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55090630000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55090630000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55090630000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55090630000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392872                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082375                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082375                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104614.115243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104614.115243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104608.751792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104608.751792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       263500                       # number of writebacks
system.cpu.dcache.writebacks::total            263500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       261918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       261918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       261918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       261918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       264690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       264690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       264714                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       264714                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27033589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27033589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27035920000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27035920000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041408                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102133.019759                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102133.019759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102132.565712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102132.565712                       # average overall mshr miss latency
system.cpu.dcache.replacements                 263689                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2034997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2034997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          200                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           200                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        80315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        80315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78105.820106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78105.820106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3831210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3831210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       526408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       526408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55074567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55074567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.120802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.120802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104623.347290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104623.347290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       261907                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       261907                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27018827000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27018827000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102150.188468                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102150.188468                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.473684                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2331000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2331000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        97125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        97125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.285476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6130990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            264713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.160895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.285476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13050537                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13050537                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40510054000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
