
*** Running vivado
    with args -log design_1_axi_emc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_emc_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axi_emc_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 368.441 ; gain = 159.141
INFO: [Synth 8-638] synthesizing module 'design_1_axi_emc_0_0' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/synth/design_1_axi_emc_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_emc' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:3742]
INFO: [Synth 8-638] synthesizing module 'axi_emc_native_interface' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'axi_emc_addr_gen' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_addr_gen' (1#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-638] synthesizing module 'axi_emc_address_decode' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_address_decode' (2#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (3#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (4#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (5#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (6#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_native_interface' (7#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'EMC' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:8238]
INFO: [Synth 8-638] synthesizing module 'ipic_if' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21257]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21257]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (12#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (13#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'mem_state_machine' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'mem_state_machine' (14#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'addr_counter_mux' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4466]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (14#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'addr_counter_mux' (15#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4466]
INFO: [Synth 8-638] synthesizing module 'counters' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (16#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized2' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized2' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized3' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized3' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized4' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized4' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized5' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized5' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized6' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized6' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized7' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized7' (16#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'counters' (17#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'select_param' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3638]
INFO: [Synth 8-256] done synthesizing module 'select_param' (18#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3638]
INFO: [Synth 8-638] synthesizing module 'mem_steer' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:5350]
INFO: [Synth 8-256] done synthesizing module 'mem_steer' (19#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:5350]
INFO: [Synth 8-638] synthesizing module 'io_registers' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-256] done synthesizing module 'io_registers' (20#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-256] done synthesizing module 'EMC' (21#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:8238]
INFO: [Synth 8-256] done synthesizing module 'axi_emc' (22#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/af5f/hdl/axi_emc_v3_0_vh_rfs.vhd:3742]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_emc_0_0' (23#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/synth/design_1_axi_emc_0_0.vhd:116]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 428.422 ; gain = 219.121
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 428.422 ; gain = 219.121
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 744.313 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 744.313 ; gain = 535.012
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 744.313 ; gain = 535.012

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     4|
|3     |LUT2     |    78|
|4     |LUT3     |   119|
|5     |LUT4     |    63|
|6     |LUT5     |    83|
|7     |LUT6     |   204|
|8     |MULT_AND |    41|
|9     |MUXCY    |    47|
|10    |MUXF7    |   146|
|11    |MUXF8    |    66|
|12    |SRLC32E  |   264|
|13    |XORCY    |    56|
|14    |FDR      |     6|
|15    |FDRE     |   374|
|16    |FDSE     |    72|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 744.313 ; gain = 535.012
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 744.313 ; gain = 459.270
