/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,waipio";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. Waipio LTE SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x228 0x10000>;

	__symbols__ {
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		APSS_OFF = "/idle-states/cluster-e3";
		BOB = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		BOB_AO = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		GOLD_OFF = "/idle-states/gold-c4";
		L10C = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L11C = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		L1C = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L1D = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		L1F = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		L1H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		L2B = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L2C = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L2E = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L2F = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		L2H = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		L3C = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L3H = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4C = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L4F = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		L5B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		L5C = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L5F = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		L6B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6-ao";
		L6C = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		L6F = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		L7C = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		L8C = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		L9C = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		S10B = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		S10C = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		S11B = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		S12B = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		S1C = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		S1E = "/soc/rsc@17a00000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		S2C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		S2C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		S2E = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		S2H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		S3E = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		S3H = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		S4C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		S4H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		S4H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		S6C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		S6C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		S6H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		S6H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		SILVER_OFF = "/idle-states/silver-c4";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region@9fd00000";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		aliases = "/aliases";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151d1000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151d5000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aoss_qmp = "/soc/power-controller@c300000";
		ap2mdm_active = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_sleep";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		apps_rsc = "/soc/rsc@17a00000";
		apps_smmu = "/soc/apps-smmu@15000000";
		apss_atb_cti = "/soc/cti@13862000";
		apss_cti0 = "/soc/cti@138e0000";
		apss_cti1 = "/soc/cti@138f0000";
		apss_cti2 = "/soc/cti@13900000";
		arch_timer = "/soc/timer";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		audio_ml_cma = "/soc/qcom,dma-heaps/qcom,audio_ml";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		bluetooth = "/soc/bt_qca6490";
		bps0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@190b6400";
		cam_0_tbu = "/soc/apps-smmu@15000000/cam_0_tbu@151d9000";
		cam_1_tbu = "/soc/apps-smmu@15000000/cam_1_tbu@151dd000";
		cam_bps = "/soc/qcom,bps@ac2c000";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@adf0004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@adf1004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@adf2004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@adf2050";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf0078";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@adf00d0";
		cam_cc_sfe_0_gdsc = "/soc/qcom,gdsc@adf3050";
		cam_cc_sfe_1_gdsc = "/soc/qcom,gdsc@adf3098";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf31dc";
		cam_cci0 = "/soc/qcom,cci0@ac15000";
		cam_cci1 = "/soc/qcom,cci1@ac16000";
		cam_csid0 = "/soc/qcom,csid0@acb7000";
		cam_csid1 = "/soc/qcom,csid1@acb9000";
		cam_csid2 = "/soc/qcom,csid2@acbb000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acc6000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@acca000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ace4000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ace6000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ace8000";
		cam_csiphy3 = "/soc/qcom,csiphy3@acea000";
		cam_csiphy4 = "/soc/qcom,csiphy4@acec000";
		cam_csiphy5 = "/soc/qcom,csiphy5@acee000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@acf6000";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@acf7000";
		cam_csiphy_tpg15 = "/soc/qcom,tpg15@acf8000";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac2b000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac2a000";
		cam_lx7 = "/soc/qcom,lx7";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_active_rst6 = "/soc/pinctrl@f000000/cam_sensor_active_rst6";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_mclk6_active = "/soc/pinctrl@f000000/cam_sensor_mclk6_active";
		cam_sensor_mclk6_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk6_suspend";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_sensor_suspend_rst6 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst6";
		cam_sfe0 = "/soc/qcom,sfe0@ac9e000";
		cam_sfe1 = "/soc/qcom,sfe1@aca6000";
		cam_vfe0 = "/soc/qcom,ife0@ac62000";
		cam_vfe1 = "/soc/qcom,ife1@ac71000";
		cam_vfe2 = "/soc/qcom,ife2@ac80000";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0@acc6000";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1@acca000";
		camera_mem = "/reserved-memory/camera_region@9f500000";
		cci0_active = "/soc/pinctrl@f000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@f000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@f000000/cci3_suspend";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		cdsp_mem = "/reserved-memory/cdsp_region@89900000";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap_region@80c00000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp_kr";
		chosen = "/chosen";
		clk_virt = "/soc/interconnect@0";
		clock_apsscc = "/soc/syscon@17a80000";
		clock_camcc = "/soc/clock-controller@ade0000";
		clock_debugcc = "/soc/clock-controller@0";
		clock_dispcc = "/soc/clock-controller@af00000";
		clock_gcc = "/soc/clock-controller@100000";
		clock_gpucc = "/soc/clock-controller@3d90000";
		clock_mccc = "/soc/syscon@190ba000";
		clock_rpmh = "/soc/rsc@17a00000/qcom,rpmhclk";
		clock_videocc = "/soc/clock-controller@aaf0000";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		cnss_pins = "/soc/pinctrl@f000000/cnss_pins";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_0_tbu = "/soc/apps-smmu@15000000/compute_0_tbu@151e5000";
		compute_1_tbu = "/soc/apps-smmu@15000000/compute_1_tbu@151e1000";
		config_noc = "/soc/interconnect@1500000";
		cortex_m3 = "/soc/cti@10b13000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0 = "/soc/cti@12010000";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1 = "/soc/cti@12020000";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2 = "/soc/cti@12030000";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3 = "/soc/cti@12040000";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4 = "/soc/cti@12050000";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu4-emerg0-cfg";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu4-emerg1-cfg";
		cpu5 = "/soc/cti@112060000";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu5-emerg0-cfg";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu5-emerg1-cfg";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6 = "/soc/cti@12070000";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu6-emerg1-cfg";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7 = "/soc/cti@12080000";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu7-emerg1-cfg";
		cpu7_emerg2 = "/soc/thermal-zones/cpu-1-8/trips/cpu7-emerg2-cfg";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu_pmu = "/soc/cpu-pmu";
		cpu_scp_lpri = "/sram@17D09400/scp-shmem@0";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		csr = "/soc/csr@10001000";
		cti0 = "/soc/cti@10c2a000";
		cti1 = "/soc/cti@10c2b000";
		custom0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom0-rd";
		custom0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom0-wr";
		custom1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom1-rd";
		custom1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom1-wr";
		cvp_mem = "/reserved-memory/cvp_region@9ee00000";
		cx_pe = "/soc/cx_rdpm_pe@635000";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config1";
		cx_pe_config2 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config2";
		cx_pe_config3 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config3";
		cx_pe_config4 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config4";
		cx_pe_config5 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config5";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@100ff000";
		dcvs_fp = "/soc/rsc@17a00000/qcom,dcvs-fp";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		ddr_ch02_dl_cti_0 = "/soc/cti@10d21000";
		ddr_ch13_dl_cti_0 = "/soc/cti@10d31000";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_0_cti_1 = "/soc/cti@10d03000";
		ddr_dl_0_cti_2 = "/soc/cti@10d04000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_dl_1_cti_1 = "/soc/cti@10d0d000";
		ddr_dl_1_cti_2 = "/soc/cti@10d0e000";
		ddr_freq_table = "/soc/ddr-freq-table";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		ddrss_shrm2 = "/soc/cti@10d11000";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		dio4480 = "/soc/i2c@984000/dio4480@42";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		disp_rsc = "/soc/rsc@af20000";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		dlmm_cti0 = "/soc/cti@10c09000";
		dlmm_cti1 = "/soc/cti@10c0a000";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@994000/fsa4480@42";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_in_funnel_ssc = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		funnel_apss_out_funnel_in1 = "/soc/funnel@13810000/out-ports/port/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@10d22000";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch02_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@10d32000";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@10d32000/in-ports/port/endpoint";
		funnel_ddr_ch13_out_funnel_ddr_dl0 = "/soc/funnel@10d32000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d05000";
		funnel_ddr_dl0_in_funnel_ddr_ch02 = "/soc/funnel@10d05000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_ch13 = "/soc/funnel@10d05000/in-ports/port@1/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_dl1 = "/soc/funnel@10d05000/in-ports/port@4/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_0 = "/soc/funnel@10d05000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_1 = "/soc/funnel@10d05000/in-ports/port@3/endpoint";
		funnel_ddr_dl0_out_funnel_dl_center = "/soc/funnel@10d05000/out-ports/port@4/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_5 = "/soc/funnel@10d05000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_6 = "/soc/funnel@10d05000/out-ports/port@1/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_7 = "/soc/funnel@10d05000/out-ports/port@2/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_8 = "/soc/funnel@10d05000/out-ports/port@3/endpoint";
		funnel_ddr_dl1 = "/soc/funnel@10d0f000";
		funnel_ddr_dl1_in_gladiator = "/soc/funnel@10d0f000/in-ports/port@6/endpoint";
		funnel_ddr_dl1_out_funnel_ddr_dl0 = "/soc/funnel@10d0f000/out-ports/port@0/endpoint";
		funnel_dl_center = "/soc/funnel@10c2f000";
		funnel_dl_center_in_funnel_ddr_dl0 = "/soc/funnel@10c2f000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2f000/in-ports/port@6/endpoint";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2f000/in-ports/port@0/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2f000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac2000";
		funnel_dl_north_in_funnel_spss = "/soc/funnel@10ac2000/in-ports/port@3/endpoint";
		funnel_dl_north_in_funnel_tmess = "/soc/funnel@10ac2000/in-ports/port@4/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac2000/in-ports/port@0/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac2000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@109c2000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@109c2000/in-ports/port/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@109c2000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@10c3a000";
		funnel_dl_west_in_funnel_multimedia = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		funnel_dl_west_in_tpdm_dlwt0 = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_dl_west_in_tpdm_dlwt1 = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		funnel_dl_west_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		funnel_dl_west_out_tpda_dl_center_12 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		funnel_dl_west_out_tpda_dl_center_13 = "/soc/funnel@10c3a000/out-ports/port@3/endpoint";
		funnel_dl_west_out_tpda_dl_center_14 = "/soc/funnel@10c3a000/out-ports/port@4/endpoint";
		funnel_dl_west_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_dl_out_tpda_dl_center_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_apss = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@10042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_center_4 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_multimedia = "/soc/funnel@10c0b000";
		funnel_multimedia_in_funnel_video = "/soc/funnel@10c0b000/in-ports/port@0/endpoint";
		funnel_multimedia_in_tpdm_dlmm = "/soc/funnel@10c0b000/in-ports/port@3/endpoint";
		funnel_multimedia_in_tpdm_mdss = "/soc/funnel@10c0b000/in-ports/port@1/endpoint";
		funnel_multimedia_out_funnel_dl_west = "/soc/funnel@10c0b000/out-ports/port/endpoint";
		funnel_qdss = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		funnel_spss = "/soc/funnel@10883000";
		funnel_spss_in_tpda_spss = "/soc/funnel@10883000/in-ports/port/endpoint";
		funnel_spss_out_funnel_dl_north = "/soc/funnel@10883000/out-ports/port/endpoint";
		funnel_ssc = "/soc/funnel@10b24000";
		funnel_ssc_in_sensor_stm = "/soc/funnel@10b24000/in-ports/port@1/endpoint";
		funnel_ssc_in_ssc_etm0 = "/soc/funnel@10b24000/in-ports/port@0/endpoint";
		funnel_ssc_out_funnel_aoss = "/soc/funnel@10b24000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc8000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc8000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_dl_north = "/soc/funnel@10cc8000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10985000";
		funnel_turing_dup = "/soc/funnel@10986000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10986000/in-ports/port@3/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10986000/out-ports/port/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10985000/in-ports/port@4/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10985000/in-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10985000/out-ports/port@2/endpoint";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10985000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10985000/out-ports/port@1/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		funnel_video_out_funnel_multimedia = "/soc/funnel@10832000/out-ports/port/endpoint";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gem_noc = "/soc/interconnect@19100000";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3de9000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ded000";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		gladiator = "/soc/gladiator";
		gladiator_out_funnel_ddr_dl1 = "/soc/gladiator/out-ports/port/endpoint";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		gmu = "/soc/qcom,gmu@3d69000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cortex_m3 = "/soc/cti@10962000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_micro_code_mem = "/reserved-memory/gpu_micro_code_region@8b91a000";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		hyp_reserved_mem = "/reserved-memory/hyp_reserved_region@e0a00000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_custom_mode";
		i3c0 = "/soc/i3c-master@880000";
		i3c1 = "/soc/i3c-master@a84000";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife0_linear_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-linear-stats-wr";
		ife0_pdaf_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-pdaf-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife0_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-ubwc-wr";
		ife1_linear_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-linear-stats-wr";
		ife1_pdaf_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-pdaf-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife1_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-ubwc-wr";
		ife2_linear_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-linear-stats-wr";
		ife2_pdaf_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-pdaf-wr";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife2_ubwc_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-ubwc-wr";
		ife3_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife3-rdi-stats-pixel-raw-wr";
		ife4_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife4-rdi-stats-pixel-raw-wr";
		ife5_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife5-rdi-stats-pixel-raw-wr";
		ife6_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife6-rdi-stats-pixel-raw-wr";
		ife7_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife7-rdi-stats-pixel-raw-wr";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17100000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@8b900000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8b910000";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ipcc_compute_l0 = "/soc/qcom,ipcc_compute_l0@408000";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		ipclite_apss = "/soc/ipclite/apss";
		ipclite_cdsp = "/soc/ipclite/cdsp";
		ipclite_cvp = "/soc/ipclite/cvp";
		ipclite_vpu = "/soc/ipclite/vpu";
		ipe0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ipe0_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		iris_dl_cti = "/soc/cti@10831000";
		isense_trim_trip = "/soc/thermal-zones/isense_trim/trips/isense-trim-config";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		level1_nrt0_rd0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-rd0";
		level1_nrt0_rd1 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-rd1";
		level1_nrt0_wr0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-wr0";
		level1_rt0_rd0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-rd0";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level1_rt0_wr1 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr1";
		level1_rt0_wr2 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr2";
		level1_rt0_wr3 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr3";
		level1_rt0_wr4 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr4";
		level1_rt0_wr5 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr5";
		level2_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_nrt1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_rt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_freq_table = "/soc/llcc-freq-table";
		llcc_pmu = "/soc/llcc-pmu@19095000";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		lpass_dl_cti = "/soc/cti@10845000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151e9000";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		lsm = "/soc/qcom,msm-lsm-client";
		mc_virt = "/soc/interconnect@1";
		mdm2ap_active = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_sleep";
		mdmss0_config0 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config0";
		mdmss0_config1 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config1";
		mdmss1_config0 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config0";
		mdmss1_config1 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config1";
		mdmss2_config0 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config0";
		mdmss2_config1 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config1";
		mdmss3_config0 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config0";
		mdmss3_config1 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config1";
		mdp_0_tbu = "/soc/apps-smmu@15000000/mdp_0_tbu@151f9000";
		mdp_1_tbu = "/soc/apps-smmu@15000000/mdp_1_tbu@151fd000";
		mdss_dl_cti = "/soc/cti@10c61000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae96900";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		memtimer = "/soc/timer@17420000";
		mhi_device = "/soc/mhi_dev@01c0b000";
		mmss_noc = "/soc/interconnect@1740000";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc_kr";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc_kr";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc_kr";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc_kr";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc_kr";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/mmodem_lte_dsc_kr";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc_kr";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc_kr";
		modem_pas = "/soc/remoteproc-mss@04080000";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_tp_cti = "/soc/cti@10802000";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		msm_mmrm = "/soc/qcom,mmrm";
		msm_mmrm_test = "/soc/qcom,mmrm-test";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		mx_pe = "/soc/mx_rdpm_pe@637000";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config1";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config2";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config3";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		nsp_noc = "/soc/interconnect@320C0000";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		oem_vm_mem = "/reserved-memory/oem_vm_region@bb000000";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc_kr";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc_kr";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc_kr";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_kr";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc_kr";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_kr";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_clkreq_sleep = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_sleep";
		pcie1_edma = "/soc/qcom,pcie1_edma@40002000";
		pcie1_msi = "/soc/qcom,pcie1_msi@17110040";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		pcie_ep = "/soc/qcom,pcie@40002000";
		pcie_ep_clkreq_default = "/soc/pinctrl@f000000/pcie_ep/pcie_ep_clkreq_default";
		pcie_ep_clkreq_sleep = "/soc/pinctrl@f000000/pcie_ep/pcie_ep_clkreq_sleep";
		pcie_ep_perst_default = "/soc/pinctrl@f000000/pcie_ep/pcie_ep_perst_default";
		pcie_ep_wake_default = "/soc/pinctrl@f000000/pcie_ep/pcie_ep_wake_default";
		pcie_noc = "/soc/interconnect@16c0000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151ed000";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pm8008i_active = "/soc/pinctrl@f000000/pm8008i_active";
		pm8008j_active = "/soc/pinctrl@f000000/pm8008j_active";
		pm8350_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		pm8350_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		pm8350_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		pm8350_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		pm8350_l5_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		pm8350_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		pm8350_l6_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6-ao";
		pm8350_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pm8350_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		pm8350_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pm8350_s11 = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		pm8350_s12 = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pm8350_s5_level = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		pm8350b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		pm8350c_bob = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob_ao = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		pm8350c_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		pm8350c_s2_level = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		pm8350c_s4_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		pm8350c_s6_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		pm8450_l1_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		pm8450_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		pm8450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		pm8450_s2_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		pm8450_s3 = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		pm8450_s4_level = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		pm8450_s4_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		pm8450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		pm8450_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		pmr735a_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		pmr735a_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pmr735a_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpe1/regulator-pmr735a-s1";
		pmr735a_s2 = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735a_s3 = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		pmr735b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		pmr735b_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		pmr735b_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
		pmr735b_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		pmr735b_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		pmx_sde = "/soc/pinctrl@f000000/pmx_sde";
		pmx_sde_te = "/soc/pinctrl@f000000/pmx_sde_te";
		pri_aux_pcm_clk = "/soc/pinctrl@f000000/pri_aux_pcm_clk";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_din = "/soc/pinctrl@f000000/pri_aux_pcm_din";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_dout = "/soc/pinctrl@f000000/pri_aux_pcm_dout";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_sync = "/soc/pinctrl@f000000/pri_aux_pcm_sync";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_mi2s_mclk = "/soc/pinctrl@f000000/pri_mi2s_mclk";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_sck = "/soc/pinctrl@f000000/pri_mi2s_sck";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sd0 = "/soc/pinctrl@f000000/pri_mi2s_sd0";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd1 = "/soc/pinctrl@f000000/pri_mi2s_sd1";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_ws = "/soc/pinctrl@f000000/pri_mi2s_ws";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_tdm_clk = "/soc/pinctrl@f000000/pri_tdm_clk";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_din = "/soc/pinctrl@f000000/pri_tdm_din";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_dout = "/soc/pinctrl@f000000/pri_tdm_dout";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_sync = "/soc/pinctrl@f000000/pri_tdm_sync";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		qc_cti = "/soc/cti@10010000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		qcom_memlat = "/soc/qcom,memlat";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_pmu = "/soc/qcom,pmu";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_rng = "/soc/qrng@10c3000";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qheebsp_reserved_mem = "/reserved-memory/qheebsp_reserved_region@e0000000";
		qmi_sensor = "/soc/qmi-ts-sensors";
		qmi_tmd = "/soc/qmi-tmd-devices";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		qtee_mem = "/reserved-memory/qtee_region@e9b00000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi = "/soc/spi@a98000";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c = "/soc/i2c@880000";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se15_i3c_disable = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_disable";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		qupv3_se15_spi = "/soc/spi@880000";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_i2c = "/soc/i2c@884000";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi = "/soc/spi@884000";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c = "/soc/i2c@888000";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi = "/soc/spi@888000";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_i2c = "/soc/i2c@88c000";
		qupv3_se18_i2c_active = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_pins = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_spi = "/soc/spi@88c000";
		qupv3_se18_spi_active = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_pins = "/soc/pinctrl@f000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_sleep = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se19_i2c = "/soc/i2c@890000";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi = "/soc/spi@890000";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se20_4uart = "/soc/qcom,qup_uart@894000";
		qupv3_se20_4uart_pins = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins";
		qupv3_se20_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_cts";
		qupv3_se20_default_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_cts";
		qupv3_se20_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_rtsrx";
		qupv3_se20_default_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_tx";
		qupv3_se20_i2c = "/soc/i2c@894000";
		qupv3_se20_i2c_active = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		qupv3_se20_i2c_pins = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins";
		qupv3_se20_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		qupv3_se20_rts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rts";
		qupv3_se20_rx_active = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_active";
		qupv3_se20_rx_wake = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_wake";
		qupv3_se20_spi = "/soc/spi@894000";
		qupv3_se20_spi_active = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_active";
		qupv3_se20_spi_pins = "/soc/pinctrl@f000000/qupv3_se20_spi_pins";
		qupv3_se20_spi_sleep = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_sleep";
		qupv3_se20_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_tx";
		qupv3_se21_i2c = "/soc/i2c@898000";
		qupv3_se21_i2c_active = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		qupv3_se21_i2c_pins = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins";
		qupv3_se21_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		qupv3_se21_spi = "/soc/spi@898000";
		qupv3_se21_spi_active = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		qupv3_se21_spi_pins = "/soc/pinctrl@f000000/qupv3_se21_spi_pins";
		qupv3_se21_spi_sleep = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@988000";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/i2c@994000";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@994000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@99c000";
		qupv3_se7_2uart_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_active";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		qupv3_se9_i3c_disable = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_disable";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		ramoops_mem = "/reserved-memory/ramoops_region";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rimps = "/soc/qcom,rimps@17400000";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		riscv_cti = "/soc/cti@1382b000";
		routing = "/soc/qcom,msm-pcm-routing";
		rt_cdm0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm0-all-rd";
		rt_cdm1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm1-all-rd";
		rt_cdm2_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm2-all-rd";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sbu_uart_en_active_cup = "/soc/pinctrl@f000000/sbu_uart_en_ctrl/uart_audio_en_active_cup";
		sbu_uart_en_active_th = "/soc/pinctrl@f000000/sbu_uart_en_ctrl/uart_audio_en_active_th";
		sbu_uart_en_active_ze = "/soc/pinctrl@f000000/sbu_uart_en_ctrl/uart_audio_en_active_ze";
		sbu_uart_en_idle_cup = "/soc/pinctrl@f000000/sbu_uart_en_ctrl/uart_audio_en_idle_cup";
		sbu_uart_en_idle_th = "/soc/pinctrl@f000000/sbu_uart_en_ctrl/uart_audio_en_idle_th";
		sbu_uart_en_idle_ze = "/soc/pinctrl@f000000/sbu_uart_en_ctrl/uart_audio_en_idle_ze";
		scmi = "/soc/qcom,scmi";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		scmi_gplaf = "/soc/qcom,scmi/protocol@85";
		scmi_memlat = "/soc/qcom,scmi/protocol@80";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_pmu = "/soc/qcom,scmi/protocol@86";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_dsi1_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi1_suspend";
		sde_dsi_active = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@f000000/pmx_sde/sde_dsi_suspend";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_te1_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te1_suspend";
		sde_te_active = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f000000/pmx_sde_te/sde_te_suspend";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc_kr";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc_kr";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc_kr";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc_kr";
		sdsp_mem = "/reserved-memory/sdsp_region";
		sec_mi2s_mclk = "/soc/pinctrl@f000000/sec_mi2s_mclk";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sensor_stm = "/soc/sensor_stm";
		sensor_stm_out_funnel_ssc = "/soc/sensor_stm/out-ports/port/endpoint";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151f1000";
		sf_1_tbu = "/soc/apps-smmu@15000000/sf_1_tbu@151f5000";
		sfe0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-rd";
		sfe0_rdi_stats_nrdi_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-rdi-stats-nrdi-wr";
		sfe1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-rd";
		sfe1_rdi_stats_nrdi_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-rdi-stats-nrdi-wr";
		sleep_clk = "/soc/clocks/sleep_clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		slim_msm = "/soc/slim@3340000";
		slimbam = "/soc/bamdma@3304000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		slpi_mem = "/reserved-memory/slpi_region@88000000";
		slpi_pas = "/soc/remoteproc-slpi@02400000";
		smb1394_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1394-debug@9";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@80900000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		soc = "/soc";
		sp_mem = "/reserved-memory/sp_region";
		sp_sc300 = "/soc/cti@10884000";
		spf_core_platform = "/soc/spf_core_platform";
		spkr2_1_sd_n = "/soc/pinctrl@f000000/spkr2_1_sd_n";
		spkr2_1_sd_n_active = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_active";
		spkr2_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_sleep";
		spkr2_2_sd_n = "/soc/pinctrl@f000000/spkr2_2_sd_n";
		spkr2_2_sd_n_active = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_active";
		spkr2_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_sleep";
		spkr_1_sd_n = "/soc/pinctrl@f000000/spkr_1_sd_n";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_2_sd_n = "/soc/pinctrl@f000000/spkr_2_sd_n";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		spss_cti = "/soc/cti@10881000";
		spss_pas = "/soc/remoteproc-spss@1880000";
		spss_region_mem = "/reserved-memory/spss_region_region@8ba00000";
		spss_utils = "/soc/qcom,spss_utils";
		spu_modem_shared_mem = "/reserved-memory/spu_modem_shared_mem@8bbe0000";
		spu_tz_shared_mem = "/reserved-memory/spu_tz_shared_mem@8bb80000";
		sram = "/sram@17D09400";
		ssc_cortex_m3 = "/soc/cti@10b20000";
		ssc_cti0_q6 = "/soc/cti@10b2b000";
		ssc_cti1 = "/soc/cti@10b21000";
		ssc_cti_noc = "/soc/cti@10b2e000";
		ssc_etm0_out_funnel_ssc = "/soc/ssc_etm0/out-ports/port/endpoint";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@10b11000";
		swao_cti = "/soc/cti@10b00000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		system_cma = "/reserved-memory/linux,cma";
		system_noc = "/soc/interconnect@1680000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tert_aux_pcm = "/soc/pinctrl@f000000/tert_aux_pcm";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_din = "/soc/pinctrl@f000000/tert_aux_pcm_din";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_dout = "/soc/pinctrl@f000000/tert_aux_pcm_dout";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_mi2s_sck = "/soc/pinctrl@f000000/tert_mi2s_sck";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sd0 = "/soc/pinctrl@f000000/tert_mi2s_sd0";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1 = "/soc/pinctrl@f000000/tert_mi2s_sd1";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_ws = "/soc/pinctrl@f000000/tert_mi2s_ws";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_tdm = "/soc/pinctrl@f000000/tert_tdm";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_din = "/soc/pinctrl@f000000/tert_tdm_din";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_dout = "/soc/pinctrl@f000000/tert_tdm_dout";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@f000000";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		tmess_cpu = "/soc/cti@10cd1000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tmess_cti_3 = "/soc/cti@10cc5000";
		tmess_cti_4 = "/soc/cti@10cc6000";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2e000";
		tpda_dl_center_10_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@a/endpoint";
		tpda_dl_center_12_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@c/endpoint";
		tpda_dl_center_13_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@d/endpoint";
		tpda_dl_center_14_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@e/endpoint";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@f/endpoint";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@10/endpoint";
		tpda_dl_center_17_in_funnel_gfx_dl = "/soc/tpda@10c2e000/in-ports/port@11/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2e000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2e000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2e000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2e000/in-ports/port@16/endpoint";
		tpda_dl_center_23_in_tpdm_ipa = "/soc/tpda@10c2e000/in-ports/port@17/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2e000/in-ports/port@19/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2e000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2e000/in-ports/port@1b/endpoint";
		tpda_dl_center_4_in_funnel_lpass = "/soc/tpda@10c2e000/in-ports/port@4/endpoint";
		tpda_dl_center_5_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@5/endpoint";
		tpda_dl_center_6_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@6/endpoint";
		tpda_dl_center_7_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@7/endpoint";
		tpda_dl_center_8_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@8/endpoint";
		tpda_dl_center_9_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@9/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2e000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@10ac1000";
		tpda_dl_north_1_in_tpdm_sdcc2 = "/soc/tpda@10ac1000/in-ports/port@1/endpoint";
		tpda_dl_north_2_in_tpdm_dl_north = "/soc/tpda@10ac1000/in-ports/port@2/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac1000/out-ports/port/endpoint";
		tpda_dl_south = "/soc/tpda@109c1000";
		tpda_dl_south_1_in_tpdm_sdcc4 = "/soc/tpda@109c1000/in-ports/port@1/endpoint";
		tpda_dl_south_2_in_tpdm_dl_south = "/soc/tpda@109c1000/in-ports/port@2/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@109c1000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		tpda_spss = "/soc/tpda@10882000";
		tpda_spss_in_tpdm_spss = "/soc/tpda@10882000/in-ports/port@0/endpoint";
		tpda_spss_out_funnel_spss = "/soc/tpda@10882000/out-ports/port/endpoint";
		tpda_tmess = "/soc/tpda@10cc7000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc7000/in-ports/port@0/endpoint";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc7000/in-ports/port@1/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc7000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc7000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@13860000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@13861000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_ch02 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@10d30000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@10d30000/out-ports/port/endpoint";
		tpdm_ddr_dl0_0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_ddr_dl0_1_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		tpdm_dl_north_out_tpda_dl_north_2 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		tpdm_dl_south_out_tpda_dl_south_2 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_dlmm_out_funnel_multimedia = "/soc/tpdm@10c08000/out-ports/port/endpoint";
		tpdm_dlwt0_out_funnel_dl_west = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_dlwt1_out_funnel_dl_west = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_23 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_funnel_multimedia = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_mm = "/soc/tpdm@10c08000";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		tpdm_sdcc2 = "/soc/tpdm@10c21000";
		tpdm_sdcc2_out_tpda_dl_north_1 = "/soc/tpdm@10c21000/out-ports/port/endpoint";
		tpdm_sdcc4 = "/soc/tpdm@10c20000";
		tpdm_sdcc4_out_tpda_dl_south_1 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		tpdm_spss = "/soc/tpdm@10880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@10880000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc1000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc0000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e55fc000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e55f3000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5600000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e55fc000";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_dl_cti_2 = "/soc/cti@10984000";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		turing_q6_cti = "/soc/cti@1098b000";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf809c";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf804c";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf80c0";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8074";
		video_mem = "/reserved-memory/video_region@85700000";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		waipio_snd = "/soc/spf_core_platform/sound";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		xbl_dt_log_mem = "/reserved-memory/xbl_dt_log@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@a6b80000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		xo_board = "/soc/clocks/xo_board";
	};

	aliases {
		hsuart0 = "/soc/qcom,qup_uart@894000";
		i2c0 = "/soc/i2c@994000";
		i2c1 = "/soc/i2c@a84000";
		i2c2 = "/soc/i2c@880000";
		i2c3 = "/soc/i2c@884000";
		i2c4 = "/soc/i2c@890000";
		i2c5 = "/soc/i2c@888000";
		mmc1 = "/soc/sdhci@8804000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		phandle = <0x274>;
		serial0 = "/soc/qcom,qup_uart@99c000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "console=ttyMSM0,115200n8 kpti=0 kernel.panic_on_rcu_stall=1 swiotlb=noforce loop.max_part=7 cgroup.memory=nokmem,nosocket pcie_ports=compat service_locator.enable=1 msm_rtb.filter=0x237 allow_mismatched_32bit_el0 cpufreq.default_governor=performance pelt=8 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 irqaffinity=0-3 ftrace_dump_on_oops pstore.compress=none fsa4480_i2c.async_probe=1 can.stats_timer=0 slub_debug=- allow_file_spec_access";
		phandle = <0x25b>;
		stdout-path = "/soc/qcom,qup_uart@99c000:115200n8";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};

				core2 {
					cpu = <0x17>;
				};

				core3 {
					cpu = <0x18>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x19>;
				};

				core1 {
					cpu = <0x1a>;
				};

				core2 {
					cpu = <0x1b>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1c>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x3>;
			phandle = <0x15>;
			power-domain-names = "psci";
			power-domains = <0x5>;
			qcom,freq-domain = <0x6 0x0 0x4>;
			reg = <0x0 0x0>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x3>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x7>;
				};
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x3>;
			phandle = <0x16>;
			power-domain-names = "psci";
			power-domains = <0x8>;
			qcom,freq-domain = <0x6 0x0 0x4>;
			reg = <0x0 0x100>;
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x17>;
			power-domain-names = "psci";
			power-domains = <0xa>;
			qcom,freq-domain = <0x6 0x0 0x4>;
			reg = <0x0 0x200>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x9>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x4>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x18>;
			power-domain-names = "psci";
			power-domains = <0xb>;
			qcom,freq-domain = <0x6 0x0 0x4>;
			reg = <0x0 0x300>;
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x8cd>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x103>;
			enable-method = "psci";
			next-level-cache = <0xc>;
			phandle = <0x19>;
			power-domain-names = "psci";
			power-domains = <0xe>;
			qcom,freq-domain = <0x6 0x1 0x4>;
			reg = <0x0 0x400>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0xc>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x8cd>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x103>;
			enable-method = "psci";
			next-level-cache = <0xf>;
			phandle = <0x1a>;
			power-domain-names = "psci";
			power-domains = <0x10>;
			qcom,freq-domain = <0x6 0x1 0x4>;
			reg = <0x0 0x500>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0xf>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x8cd>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x103>;
			enable-method = "psci";
			next-level-cache = <0x11>;
			phandle = <0x1b>;
			power-domain-names = "psci";
			power-domains = <0x12>;
			qcom,freq-domain = <0x6 0x1 0x4>;
			reg = <0x0 0x600>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x11>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x952>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xd>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x1c2>;
			enable-method = "psci";
			next-level-cache = <0x13>;
			phandle = <0x1c>;
			power-domain-names = "psci";
			power-domains = <0x14>;
			qcom,freq-domain = <0x6 0x2 0x4>;
			reg = <0x0 0x700>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x13>;
			};
		};
	};

	ddr-regions {
	};

	firmware {
		phandle = <0x276>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};

		qcom_scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x2 0x13000>;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};
	};

	idle-states {

		cluster-d4 {
			arm,psci-suspend-param = <0x41000044>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x41a>;
			exit-latency-us = <0x9c4>;
			idle-state-name = "l3-off";
			min-residency-us = <0x14bd>;
			phandle = <0x38>;
		};

		cluster-e3 {
			arm,psci-suspend-param = <0x4100c344>;
			compatible = "domain-idle-state";
			entry-latency-us = <0xa8c>;
			exit-latency-us = <0xdac>;
			idle-state-name = "llcc-off";
			min-residency-us = <0x3687>;
			phandle = <0x39>;
		};

		gold-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x258>;
			exit-latency-us = <0x60e>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0x12b7>;
			phandle = <0xd>;
		};

		silver-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x320>;
			exit-latency-us = <0x2ee>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0xffa>;
			phandle = <0x4>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x25c>;
		ranges;

		adsp_heap_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xa9>;
			reusable;
			size = <0x0 0xc00000>;
		};

		adsp_region@9fd00000 {
			no-map;
			phandle = <0x44>;
			reg = <0x0 0x9fd00000 0x0 0x3100000>;
		};

		aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x261>;
			reg = <0x0 0x80860000 0x0 0x20000>;
		};

		aop_config_region@80880000 {
			no-map;
			phandle = <0x262>;
			reg = <0x0 0x80880000 0x0 0x20000>;
		};

		aop_image_region@80800000 {
			no-map;
			phandle = <0x260>;
			reg = <0x0 0x80800000 0x0 0x60000>;
		};

		audio_cma_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x23b>;
			reusable;
			size = <0x0 0x1c00000>;
		};

		camera_region@9f500000 {
			no-map;
			phandle = <0x26a>;
			reg = <0x0 0x9f500000 0x0 0x800000>;
		};

		cdsp_eva_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x272>;
			reusable;
			size = <0x0 0x400000>;
		};

		cdsp_region@89900000 {
			no-map;
			phandle = <0x48>;
			reg = <0x0 0x89900000 0x0 0x2000000>;
		};

		cdsp_secure_heap_region@80c00000 {
			no-map;
			phandle = <0x235>;
			reg = <0x0 0x80c00000 0x0 0x4600000>;
		};

		cnss_wlan_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x244>;
			reusable;
			size = <0x0 0x2000000>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			phandle = <0x266>;
			reg = <0x0 0x80b00000 0x0 0x100000>;
		};

		cpusys_vm_region@e0600000 {
			no-map;
			phandle = <0x4f>;
			reg = <0x0 0xe0600000 0x0 0x400000>;
		};

		cvp_region@9ee00000 {
			no-map;
			phandle = <0x269>;
			reg = <0x0 0x9ee00000 0x0 0x700000>;
		};

		demura_heap_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x23a>;
			reusable;
			size = <0x0 0x2800000>;
		};

		global_sync_region@a6f00000 {
			no-map;
			phandle = <0x5a>;
			reg = <0x0 0xa6f00000 0x0 0x100000>;
		};

		gpu_micro_code_region@8b91a000 {
			no-map;
			phandle = <0x257>;
			reg = <0x0 0x8b91a000 0x0 0x2000>;
		};

		hyp_region@80000000 {
			no-map;
			phandle = <0x25d>;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		hyp_reserved_region@e0a00000 {
			no-map;
			phandle = <0x26e>;
			reg = <0x0 0xe0a00000 0x0 0x100000>;
		};

		ipa_fw_region@8b900000 {
			no-map;
			phandle = <0x268>;
			reg = <0x0 0x8b900000 0x0 0x10000>;
		};

		ipa_gsi_region@8b910000 {
			no-map;
			phandle = <0xc7>;
			reg = <0x0 0x8b910000 0x0 0xa000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			phandle = <0x54>;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x23c>;
			reusable;
			size = <0x0 0x3000000>;
		};

		mpss_region@8bc00000 {
			no-map;
			phandle = <0x53>;
			reg = <0x0 0x8bc00000 0x0 0x13200000>;
		};

		non_secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x239>;
			reusable;
			size = <0x0 0xa400000>;
		};

		oem_vm_region@bb000000 {
			no-map;
			phandle = <0x26c>;
		};

		qheebsp_reserved_region@e0000000 {
			no-map;
			phandle = <0x26d>;
			reg = <0x0 0xe0000000 0x0 0x600000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x97>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x98>;
			reusable;
			size = <0x0 0x1000000>;
		};

		qtee_region@e9b00000 {
			no-map;
			phandle = <0x271>;
			reg = <0x0 0xe9b00000 0x0 0x500000>;
		};

		ramoops_region {
			alloc-ranges = <0x0 0x0 0xffffffff 0xffffffff>;
			compatible = "ramoops";
			mem-type = <0x2>;
			phandle = <0x273>;
		};

		sdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x234>;
			reusable;
			size = <0x0 0x800000>;
		};

		slpi_region@88000000 {
			no-map;
			phandle = <0x4c>;
			reg = <0x0 0x88000000 0x0 0x1900000>;
		};

		smem_region@80900000 {
			no-map;
			phandle = <0x9b>;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		sp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x236>;
			reusable;
			size = <0x0 0x1000000>;
		};

		spss_region_region@8ba00000 {
			no-map;
			phandle = <0x57>;
			reg = <0x0 0x8ba00000 0x0 0x180000>;
		};

		spu_modem_shared_mem@8bbe0000 {
			no-map;
			phandle = <0x237>;
			reg = <0x0 0x8bbe0000 0x0 0x20000>;
		};

		spu_tz_shared_mem@8bb80000 {
			no-map;
			phandle = <0x238>;
			reg = <0x0 0x8bb80000 0x0 0x60000>;
		};

		tags_region@e8900000 {
			no-map;
			phandle = <0x270>;
			reg = <0x0 0xe8900000 0x0 0x1200000>;
		};

		tme_crash_dump_region@808a0000 {
			no-map;
			phandle = <0x263>;
			reg = <0x0 0x808a0000 0x0 0x40000>;
		};

		tme_log_region@808e0000 {
			no-map;
			phandle = <0x264>;
			reg = <0x0 0x808e0000 0x0 0x4000>;
		};

		trust_ui_vm_qrtr@e55f3000 {
			no-map;
			phandle = <0x5e>;
			reg = <0x0 0xe55f3000 0x0 0x9000>;
		};

		trust_ui_vm_region@e0b00000 {
			no-map;
			phandle = <0x50>;
		};

		trust_ui_vm_swiotlb@e5600000 {
			gunyah-label = <0x12>;
			no-map;
			phandle = <0xbf>;
			reg = <0x0 0xe5600000 0x0 0x100000>;
		};

		trust_ui_vm_vblk0_ring@e55fc000 {
			gunyah-label = <0x11>;
			no-map;
			phandle = <0xbe>;
			reg = <0x0 0xe55fc000 0x0 0x4000>;
		};

		tz_stat_region@e8800000 {
			no-map;
			phandle = <0x26f>;
			reg = <0x0 0xe8800000 0x0 0x100000>;
		};

		uefi_log_region@808e4000 {
			no-map;
			phandle = <0x265>;
			reg = <0x0 0x808e4000 0x0 0x10000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x99>;
			reusable;
			size = <0x0 0x1000000>;
		};

		va_md_mem_region {
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x3e>;
			reusable;
			size = <0x0 0x1000000>;
		};

		video_region@85700000 {
			no-map;
			phandle = <0x267>;
			reg = <0x0 0x85700000 0x0 0x700000>;
		};

		xbl_dt_log@80600000 {
			no-map;
			phandle = <0x25e>;
			reg = <0x0 0x80600000 0x0 0x40000>;
		};

		xbl_ramdump_region@a6b80000 {
			no-map;
			phandle = <0x25f>;
			reg = <0x0 0xa6b80000 0x0 0x280000>;
		};

		xbl_sc_region@a6e00000 {
			no-map;
			phandle = <0x26b>;
			reg = <0x0 0xa6e00000 0x0 0x40000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		interrupt-parent = <0x1>;
		phandle = <0x277>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		apps-smmu@15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c3 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4 0x0 0x2b9 0x4>;
			phandle = <0x9a>;
			qcom,actlr = <0x1 0x24e0 0x1 0x1 0xce0 0x1 0x1 0x1420 0x303 0x2 0x3420 0x303 0x4 0x3560 0x303 0x5 0x3420 0x303 0x6 0x3560 0x303 0x7 0x3560 0x303 0x8 0x3560 0x303 0x9 0x3560 0x303 0xc 0x3560 0x303 0xd 0x3560 0x303 0xe 0x3560 0x303 0xf 0x3560 0x303 0x121 0x2c80 0x1 0x165 0x2400 0x303 0x800 0x460 0x1 0x880 0x400 0x1 0x1000 0x400 0x303 0x1003 0x2520 0x303 0x100a 0x400 0x303 0x100b 0x420 0x303 0x2000 0x420 0x1 0x2002 0x500 0x1 0x2003 0x560 0x303 0x2040 0x420 0x1 0x2042 0x1520 0x303 0x206b 0x1500 0x303 0x2080 0x400 0x1 0x20a0 0x400 0x1 0x20c0 0x400 0x1 0x20e0 0x400 0x1 0x2100 0x420 0x1 0x2101 0x400 0x1 0x2161 0x400 0x303 0x2180 0x400 0x103 0x2181 0x404 0x103 0x2182 0x400 0x103 0x2183 0x400 0x103 0x2184 0x400 0x103 0x2187 0x400 0x103 0x2800 0x402 0x1 0x2801 0x0 0x1 0x2803 0x0 0x1 0x2806 0x400 0x1 0x2c01 0x0 0x1 0x2c03 0x0 0x1>;
			qcom,context-fault-retry;
			qcom,handoff-smrs = <0x2800 0x402>;
			qcom,num-context-banks-override = <0x4e>;
			qcom,num-smr-override = <0x78>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x151ce000 0x20>;
			reg-names = "base", "tcu-base";

			anoc_1_tbu@151d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ca>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x151d1000 0x1000 0x151ce200 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_2_tbu@151d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3cb>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x151d5000 0x1000 0x151ce208 0x8>;
				reg-names = "base", "status-reg";
			};

			cam_0_tbu@151d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3cc>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x151d9000 0x1000 0x151ce210 0x8>;
				reg-names = "base", "status-reg";
			};

			cam_1_tbu@151dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3cd>;
				qcom,micro-idle;
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x151dd000 0x1000 0x151ce218 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_0_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3cf>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x151e5000 0x1000 0x151ce228 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_1_tbu@151e1000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3ce>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x151e1000 0x1000 0x151ce220 0x8>;
				reg-names = "base", "status-reg";
			};

			lpass_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3d0>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x151e9000 0x1000 0x151ce230 0x8>;
				reg-names = "base", "status-reg";
			};

			mdp_0_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3d4>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x2800 0x400>;
				reg = <0x151f9000 0x1000 0x151ce250 0x8>;
				reg-names = "base", "status-reg";
			};

			mdp_1_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3d5>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x2c00 0x400>;
				reg = <0x151fd000 0x1000 0x151ce258 0x8>;
				reg-names = "base", "status-reg";
			};

			pcie_tbu@151ed000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3d1>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x151ed000 0x1000 0x151ce238 0x8>;
				reg-names = "base", "status-reg";
				status = "disabled";
			};

			sf_0_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3d2>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x2000 0x400>;
				reg = <0x151f1000 0x1000 0x151ce240 0x8>;
				reg-names = "base", "status-reg";
			};

			sf_1_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3d3>;
				qcom,micro-idle;
				qcom,stream-id-range = <0x2400 0x400>;
				reg = <0x151f5000 0x1000 0x151ce248 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		audio_etm0 {
			atid = <0x28>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						phandle = <0x17c>;
						remote-endpoint = <0x142>;
					};
				};
			};
		};

		bamdma@3304000 {
			#dma-cells = <0x1>;
			compatible = "qcom,bam-v1.7.0";
			interrupts = <0x0 0xa4 0x4>;
			num-channels = <0x1f>;
			phandle = <0x3a>;
			qcom,controlled-remotely;
			qcom,ee = <0x1>;
			qcom,num-ees = <0x2>;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
		};

		bt_qca6490 {
			clock-names = "ref3_clk";
			clocks = <0x1f 0xc>;
			compatible = "qcom,qca6490";
			mboxes = <0xa7 0x0>;
			phandle = <0x383>;
			pinctrl-0 = <0xad>;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <0xa1 0x51 0x0>;
			qcom,bt-sw-ctrl-gpio = <0xa1 0x52 0x0>;
			qcom,bt-vdd-aon-config = <0xebd70 0xebd70 0x0 0x1>;
			qcom,bt-vdd-aon-supply = <0xae>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x2ab980 0x0 0x1>;
			qcom,bt-vdd-asd-supply = <0xb1>;
			qcom,bt-vdd-dig-config = <0xebd70 0xebd70 0x0 0x1>;
			qcom,bt-vdd-dig-supply = <0xae>;
			qcom,bt-vdd-rfa1-config = <0x1cfde0 0x200b20 0x0 0x1>;
			qcom,bt-vdd-rfa1-supply = <0xaf>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x0 0x1>;
			qcom,bt-vdd-rfa2-supply = <0xb0>;
			qcom,vreg_ipa = "s3e";
			qcom,wl-reset-gpio = <0xa1 0x50 0x0>;
			qcom,xo-clk-gpio = <0xa1 0xcc 0x0>;
		};

		cache-controller@19200000 {
			cap-based-alloc-and-pwr-collapse;
			compatible = "qcom,waipio-llcc", "qcom,llcc-v21";
			interrupts = <0x0 0x10a 0x4>;
			reg = <0x19200000 0x580000 0x19a00000 0x80000>;
			reg-names = "llcc_base", "llcc_broadcast_base";

			llcc-perfmon {
				clock-names = "qdss_clk";
				clocks = <0x41 0x0>;
				compatible = "qcom,llcc-perfmon";
			};
		};

		clock-controller@0 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src", "gcc", "videocc", "dispcc", "camcc", "gpucc";
			clocks = <0x1f 0x0 0x23 0x0 0x24 0x0 0x25 0x0 0x26 0x0 0x27 0x0>;
			compatible = "qcom,waipio-debugcc";
			phandle = <0x279>;
			qcom,apsscc = <0x28>;
			qcom,camcc = <0x26>;
			qcom,dispcc = <0x25>;
			qcom,gcc = <0x23>;
			qcom,gpucc = <0x27>;
			qcom,mccc = <0x29>;
			qcom,videocc = <0x24>;
		};

		clock-controller@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk";
			clocks = <0x1f 0x0 0x20>;
			compatible = "qcom,waipio-gcc", "syscon";
			phandle = <0x23>;
			reg = <0x100000 0x1f4200>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1d>;
			vdd_mxa-supply = <0x1e>;
		};

		clock-controller@3d90000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div";
			clock-output-names = "gpucc_clocks";
			clocks = <0x1f 0x0 0x23 0x2b 0x23 0x2c>;
			compatible = "qcom,waipio-gpucc-v2", "syscon";
			phandle = <0x27>;
			reg = <0x3d90000 0xa000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x1d>;
			vdd_mx-supply = <0x1e>;
			vdd_mxc-supply = <0x22>;
		};

		clock-controller@aaf0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			clocks = <0x1f 0x0 0x20 0x23 0xb5>;
			compatible = "qcom,waipio-videocc", "syscon";
			phandle = <0x24>;
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x21>;
			vdd_mxc-supply = <0x22>;
		};

		clock-controller@ade0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			clocks = <0x1f 0x0 0x20 0x23 0xf>;
			compatible = "qcom,waipio-camcc-v2", "syscon";
			phandle = <0x26>;
			reg = <0xade0000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x21>;
			vdd_mxa-supply = <0x1e>;
			vdd_mxc-supply = <0x22>;
		};

		clock-controller@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			clocks = <0x1f 0x0 0x20 0x23 0xb5>;
			compatible = "qcom,waipio-dispcc", "syscon";
			phandle = <0x25>;
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x21>;
			vdd_mxa-supply = <0x1e>;
		};

		clocks {

			sleep_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x20>;
			};

			xo_board {
				#clock-cells = <0x0>;
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x278>;
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x37>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x4>;
			phandle = <0x291>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			num-cpus = <0x8>;
			reg = <0x17800054 0x4 0x17810054 0x4 0x17820054 0x4 0x17830054 0x4 0x17840054 0x4 0x17850054 0x4 0x17860054 0x4 0x17870054 0x4 0x178a0098 0x4 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x21f>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@10b11000 {
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x429>;
			qcom,blk-size = <0x1>;
			qcom,msr-support;
			qcom,timestamp-support;
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			reg-names = "csr-base", "msr-base";
		};

		cti@10010000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-qc_cti";
			phandle = <0x42a>;
			pinctrl-0 = <0x222>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x10>;
			qcom,extended_cti;
			reg = <0x10010000 0x1000>;
		};

		cti@10802000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-modem_tp_cti";
			phandle = <0x453>;
			reg = <0x10802000 0x1000>;
		};

		cti@1080b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss_q6_cti";
			phandle = <0x44b>;
			reg = <0x1080b000 0x1000>;
		};

		cti@10813000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss_vq6_cti";
			phandle = <0x44c>;
			reg = <0x10813000 0x1000>;
			status = "disabled";
		};

		cti@10831000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-iris_dl_cti";
			phandle = <0x43a>;
			reg = <0x10831000 0x1000>;
		};

		cti@10845000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x437>;
			reg = <0x10845000 0x1000>;
		};

		cti@10881000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-spss_cti";
			phandle = <0x457>;
			reg = <0x10881000 0x1000>;
			status = "disabled";
		};

		cti@10884000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-sp_sc300";
			phandle = <0x456>;
			reg = <0x10884000 0x1000>;
		};

		cti@10961000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			phandle = <0x438>;
			reg = <0x10961000 0x1000>;
			status = "disabled";
		};

		cti@10962000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			phandle = <0x439>;
			reg = <0x10962000 0x1000>;
			status = "disabled";
		};

		cti@10982000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti_0";
			phandle = <0x43c>;
			reg = <0x10982000 0x1000>;
		};

		cti@10984000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti_2";
			phandle = <0x43d>;
			reg = <0x10984000 0x1000>;
		};

		cti@1098b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x43e>;
			reg = <0x1098b000 0x1000>;
		};

		cti@10b00000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-swao_cti";
			phandle = <0x43f>;
			qcom,extended_cti;
			reg = <0x10b00000 0x1000>;
		};

		cti@10b13000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cortex_m3";
			phandle = <0x444>;
			reg = <0x10b13000 0x1000>;
			status = "disabled";
		};

		cti@10b20000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ssc_cortex_m3";
			phandle = <0x443>;
			reg = <0x10b20000 0x1000>;
			status = "disabled";
		};

		cti@10b21000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ssc_cti1";
			phandle = <0x442>;
			reg = <0x10b21000 0x1000>;
			status = "disabled";
		};

		cti@10b2b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ssc_cti0_q6";
			phandle = <0x441>;
			reg = <0x10b2b000 0x1000>;
			status = "disabled";
		};

		cti@10b2e000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ssc_cti_noc";
			phandle = <0x440>;
			reg = <0x10b2e000 0x1000>;
			status = "disabled";
		};

		cti@10b41000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			phandle = <0x445>;
			reg = <0x10b41000 0x1000>;
			status = "disabled";
		};

		cti@10b4b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x446>;
			reg = <0x10b4b000 0x1000>;
			status = "disabled";
		};

		cti@10c09000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x42d>;
			reg = <0x10c09000 0x1000>;
		};

		cti@10c0a000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti1";
			phandle = <0x42e>;
			reg = <0x10c0a000 0x1000>;
		};

		cti@10c2a000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cti0";
			phandle = <0x42b>;
			reg = <0x10c2a000 0x1000>;
		};

		cti@10c2b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cti1";
			phandle = <0x42c>;
			reg = <0x10c2b000 0x1000>;
		};

		cti@10c61000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mdss_dl_cti";
			phandle = <0x43b>;
			reg = <0x10c61000 0x1000>;
		};

		cti@10cc2000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_0";
			phandle = <0x44d>;
			reg = <0x10cc2000 0x1000>;
			status = "disabled";
		};

		cti@10cc3000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_1";
			phandle = <0x44e>;
			reg = <0x10cc3000 0x1000>;
			status = "disabled";
		};

		cti@10cc4000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_2";
			phandle = <0x44f>;
			reg = <0x10cc4000 0x1000>;
			status = "disabled";
		};

		cti@10cc5000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_3";
			phandle = <0x450>;
			reg = <0x10cc5000 0x1000>;
			status = "disabled";
		};

		cti@10cc6000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_4";
			phandle = <0x451>;
			reg = <0x10cc6000 0x1000>;
			status = "disabled";
		};

		cti@10cd1000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cpu";
			phandle = <0x452>;
			reg = <0x10cd1000 0x1000>;
			status = "disabled";
		};

		cti@10d02000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x42f>;
			reg = <0x10d02000 0x1000>;
		};

		cti@10d03000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			phandle = <0x430>;
			reg = <0x10d03000 0x1000>;
		};

		cti@10d04000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			phandle = <0x431>;
			reg = <0x10d04000 0x1000>;
		};

		cti@10d0c000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x432>;
			reg = <0x10d0c000 0x1000>;
		};

		cti@10d0d000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			phandle = <0x433>;
			reg = <0x10d0d000 0x1000>;
		};

		cti@10d0e000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			phandle = <0x434>;
			reg = <0x10d0e000 0x1000>;
		};

		cti@10d11000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddrss_shrm2";
			phandle = <0x455>;
			reg = <0x10d11000 0x1000>;
			status = "disabled";
		};

		cti@10d21000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			phandle = <0x435>;
			reg = <0x10d21000 0x1000>;
		};

		cti@10d31000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			phandle = <0x436>;
			reg = <0x10d31000 0x1000>;
		};

		cti@112060000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			phandle = <0x45d>;
			reg = <0x12060000 0x1000>;
		};

		cti@12010000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			phandle = <0x458>;
			reg = <0x12010000 0x1000>;
		};

		cti@12020000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			phandle = <0x459>;
			reg = <0x12020000 0x1000>;
		};

		cti@12030000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			phandle = <0x45a>;
			reg = <0x12030000 0x1000>;
		};

		cti@12040000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			phandle = <0x45b>;
			reg = <0x12040000 0x1000>;
		};

		cti@12050000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			phandle = <0x45c>;
			reg = <0x12050000 0x1000>;
		};

		cti@12070000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			phandle = <0x45e>;
			reg = <0x12070000 0x1000>;
		};

		cti@12080000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			phandle = <0x45f>;
			reg = <0x12080000 0x1000>;
		};

		cti@1382b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-riscv_cti";
			phandle = <0x44a>;
			reg = <0x1382b000 0x1000>;
			status = "disabled";
		};

		cti@13862000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_atb_cti";
			phandle = <0x454>;
			reg = <0x13862000 0x1000>;
		};

		cti@138e0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x447>;
			reg = <0x138e0000 0x1000>;
		};

		cti@138f0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x448>;
			reg = <0x138f0000 0x1000>;
		};

		cti@13900000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x449>;
			reg = <0x13900000 0x1000>;
		};

		cx_rdpm_pe@635000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xf3 0x4>;
			phandle = <0x8a>;
			reg = <0x635000 0x1000>;
			status = "disabled";
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x0>;
			phandle = <0x464>;
			qcom,transaction_timeout = <0x0>;
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list_0 {
				qcom,curr-link-list = <0x6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x1780005c 0x1 0x0 0x0 0x1781005c 0x1 0x0 0x0 0x1782005c 0x1 0x0 0x0 0x1783005c 0x1 0x0 0x0 0x1784005c 0x1 0x0 0x0 0x1785005c 0x1 0x0 0x0 0x1786005c 0x1 0x0 0x0 0x1787005c 0x1 0x0 0x0 0x1740003c 0x1 0x0 0x0 0x17600238 0x1 0x0 0x0 0x17600240 0xb 0x0 0x0 0x17600404 0x3 0x0 0x0 0x1760041c 0x3 0x0 0x0 0x17600434 0x1 0x0 0x0 0x1760043c 0x1 0x0 0x0 0x17600440 0x1 0x0 0x0 0x17400438 0x1 0x0 0x0 0x17600044 0x1 0x0 0x0 0x17600500 0x1 0x0 0x0 0x17600504 0x5 0x0 0x0 0x17900908 0x1 0x0 0x0 0x17900c18 0x1 0x0 0x0 0x17901908 0x1 0x0 0x0 0x17901c18 0x1 0x0 0x0 0x17b90810 0x1 0x0 0x0 0x17b90c50 0x1 0x0 0x0 0x17b90814 0x1 0x0 0x0 0x17b90c54 0x1 0x0 0x0 0x17b90818 0x1 0x0 0x0 0x17b90c58 0x1 0x0 0x0 0x17b93a84 0x2 0x0 0x0 0x17ba0810 0x1 0x0 0x0 0x17ba0c50 0x1 0x0 0x0 0x17ba0814 0x1 0x0 0x0 0x17ba0c54 0x1 0x0 0x0 0x17ba0818 0x1 0x0 0x0 0x17ba0c58 0x1 0x0 0x0 0x17ba3a84 0x2 0x0 0x0 0x17b93500 0x50 0x0 0x0 0x17ba3500 0x50 0x0 0x0 0x17a80000 0x5 0x0 0x0 0x17a8002c 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x0 0x17a82000 0x5 0x0 0x0 0x17a8202c 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x0 0x17a84000 0x5 0x0 0x0 0x17a8402c 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x0 0x17a86000 0x5 0x0 0x0 0x17a8602c 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x0 0x17aa0000 0x2c 0x0 0x0 0x17aa00fc 0x10 0x0 0x0 0x17aa0200 0x2 0x0 0x0 0x17aa0300 0x1 0x0 0x0 0x17aa0400 0x1 0x0 0x0 0x17aa0500 0x1 0x0 0x0 0x17aa0600 0x1 0x0 0x0 0x17aa0700 0x5 0x0 0x1 0x17a80000 0xf 0x0 0x0 0x17a80000 0x1 0x0 0x1 0x17a80024 0x0 0x0 0x0 0x17a80024 0x1 0x0 0x1 0x17a80020 0x0 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x400 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x800 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0xc00 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x1000 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x1400 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x1800 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x1c00 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x2000 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x2400 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x2800 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x2c00 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x3000 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x3400 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x3800 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x3c00 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80024 0x40000 0x0 0x0 0x17a80024 0x1 0x0 0x1 0x17a80020 0x0 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x400 0x0 0x0 0x17a80020 0x1 0x0 0x0 0x17a80038 0x1 0x0 0x1 0x17a80020 0x8000 0x0 0x0 0x17a80020 0x1 0x0 0x2 0x20 0x0 0x0 0x0 0x17a80038 0x1 0x0 0x2 0x1 0x0 0x0 0x1 0x17a82000 0xf 0x0 0x0 0x17a82000 0x1 0x0 0x1 0x17a82024 0x0 0x0 0x0 0x17a82024 0x1 0x0 0x1 0x17a82020 0x0 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x400 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x800 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0xc00 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x1000 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x1400 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x1800 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x1c00 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x2000 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x2400 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x2800 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x2c00 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x3000 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x3400 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x3800 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x3c00 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82024 0x40000 0x0 0x0 0x17a82024 0x1 0x0 0x1 0x17a82020 0x0 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x400 0x0 0x0 0x17a82020 0x1 0x0 0x0 0x17a82038 0x1 0x0 0x1 0x17a82020 0x8000 0x0 0x0 0x17a82020 0x1 0x0 0x2 0x20 0x0 0x0 0x0 0x17a82038 0x1 0x0 0x2 0x1 0x0 0x0 0x1 0x17a84000 0xf 0x0 0x0 0x17a84000 0x1 0x0 0x1 0x17a84024 0x0 0x0 0x0 0x17a84024 0x1 0x0 0x1 0x17a84020 0x0 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x400 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x800 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0xc00 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x1000 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x1400 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x1800 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x1c00 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x2000 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x2400 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x2800 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x2c00 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x3000 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x3400 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x3800 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x3c00 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84024 0x40000 0x0 0x0 0x17a84024 0x1 0x0 0x1 0x17a84020 0x0 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x400 0x0 0x0 0x17a84020 0x1 0x0 0x0 0x17a84038 0x1 0x0 0x1 0x17a84020 0x8000 0x0 0x0 0x17a84020 0x1 0x0 0x2 0x20 0x0 0x0 0x0 0x17a84038 0x1 0x0 0x2 0x1 0x0 0x0 0x1 0x17a86000 0xf 0x0 0x0 0x17a86000 0x1 0x0 0x1 0x17a86024 0x0 0x0 0x0 0x17a86024 0x1 0x0 0x1 0x17a86020 0x0 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x400 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x800 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0xc00 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x1000 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x1400 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x1800 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x1c00 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x2000 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x2400 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x2800 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x2c00 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x3000 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x3400 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x3800 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x3c00 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86024 0x40000 0x0 0x0 0x17a86024 0x1 0x0 0x1 0x17a86020 0x0 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x400 0x0 0x0 0x17a86020 0x1 0x0 0x0 0x17a86038 0x1 0x0 0x1 0x17a86020 0x8000 0x0 0x0 0x17a86020 0x1 0x0 0x2 0x20 0x0 0x0 0x0 0x17a86038 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0 0x0 0x17b00000 0x1 0x0 0x0 0x17a9208c 0x1 0x0 0x1 0x17a9209c 0x78 0x0 0x1 0x17a9209c 0x0 0x0 0x1 0x17a92048 0x1 0x0 0x1 0x17a92090 0x0 0x0 0x1 0x17a92090 0x25 0x0 0x0 0x17a92098 0x1 0x0 0x1 0x17a92048 0x1d 0x0 0x1 0x17a92090 0x0 0x0 0x1 0x17a92090 0x25 0x0 0x0 0x17a92098 0x1 0x0 0x0 0x17a9608c 0x1 0x0 0x1 0x17a9609c 0x78 0x0 0x1 0x17a9609c 0x0 0x0 0x1 0x17a96048 0x1 0x0 0x1 0x17a96090 0x0 0x0 0x1 0x17a96090 0x25 0x0 0x0 0x17a96098 0x1 0x0 0x1 0x17a96048 0x1d 0x0 0x1 0x17a96090 0x0 0x0 0x1 0x17a96090 0x25 0x0 0x0 0x17a96098 0x1 0x0 0x0 0x221c21c4 0x1 0x0 0x0 0x1fc8000 0x1 0x0 0x0 0x17400038 0x1 0x0 0x0 0x17d91020 0x1 0x0 0x0 0x17d92020 0x1 0x0 0x0 0x17d93020 0x1 0x0 0x0 0x17d90020 0x1 0x0 0x0 0x17d9134c 0x1 0x0 0x0 0x17d9234c 0x1 0x0 0x0 0x17d9334c 0x1 0x0 0x0 0x17d9034c 0x1 0x0 0x0 0x17d91300 0x1 0x0 0x0 0x17d92300 0x1 0x0 0x0 0x17d93300 0x1 0x0 0x0 0x17d90300 0x1 0x0 0x0 0x19181040 0x1 0x0 0x0 0x19181048 0x1 0x0 0x0 0x19180010 0x1 0x0 0x0 0x19180020 0x6 0x0 0x0 0x19180410 0x1 0x0 0x0 0x19180420 0x6 0x0 0x0 0x19100010 0x1 0x0 0x0 0x19100020 0x6 0x0 0x0 0x19140010 0x1 0x0 0x0 0x19140020 0x6 0x0 0x0 0x19100410 0x1 0x0 0x0 0x19100420 0x6 0x0 0x0 0x19140410 0x1 0x0 0x0 0x19140420 0x6 0x0 0x0 0x19187810 0x1 0x0 0x0 0x19187838 0x1 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187838 0x1 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187838 0x1 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187838 0x1 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187830 0x2 0x0 0x0 0x19187808 0x2 0x0 0x0 0x19187c10 0x1 0x0 0x0 0x19187c38 0x1 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c38 0x1 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c38 0x1 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c38 0x1 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c30 0x2 0x0 0x0 0x19187c08 0x2 0x0 0x0 0x19109010 0x1 0x0 0x0 0x19109038 0x1 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109038 0x1 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109038 0x1 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109038 0x1 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109030 0x2 0x0 0x0 0x19109008 0x2 0x0 0x0 0x19149010 0x1 0x0 0x0 0x19149038 0x1 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149038 0x1 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149038 0x1 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149038 0x1 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149030 0x2 0x0 0x0 0x19149008 0x2 0x0 0x0 0x19109410 0x1 0x0 0x0 0x19109438 0x1 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109438 0x1 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109438 0x1 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109438 0x1 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109430 0x2 0x0 0x0 0x19109408 0x2 0x0 0x0 0x19149410 0x1 0x0 0x0 0x19149438 0x1 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149438 0x1 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149438 0x1 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149438 0x1 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149430 0x2 0x0 0x0 0x19149408 0x2 0x0 0x0 0x1918f498 0x1 0x0 0x0 0x1918f488 0x1 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1918f490 0x2 0x0 0x0 0x1914c098 0x1 0x0 0x0 0x1914c088 0x1 0x0 0x0 0x1914c090 0x2 0x0 0x0 0x1914c090 0x2 0x0 0x0 0x1914c090 0x2 0x0 0x0 0x1914c090 0x2 0x0 0x0 0x1914c090 0x2 0x0 0x0 0x1910c098 0x1 0x0 0x0 0x1910c088 0x1 0x0 0x0 0x1910c090 0x2 0x0 0x0 0x1910c090 0x2 0x0 0x0 0x1910c090 0x2 0x0 0x0 0x1910c090 0x2 0x0 0x0 0x1910c090 0x2 0x0 0x0 0x1918f418 0x1 0x0 0x0 0x1918f408 0x1 0x0 0x0 0x1918f410 0x2 0x0 0x0 0x1918f410 0x2 0x0 0x0 0x1914c018 0x1 0x0 0x0 0x1914c008 0x1 0x0 0x0 0x1914c010 0x2 0x0 0x0 0x1914c010 0x2 0x0 0x0 0x1910c018 0x1 0x0 0x0 0x1910c008 0x1 0x0 0x0 0x1910c010 0x2 0x0 0x0 0x1910c010 0x2 0x0 0x0 0x3d0201c 0x1 0x0 0x0 0x3d00000 0x1 0x0 0x0 0x3d00008 0x1 0x0 0x0 0x3d00044 0x1 0x0 0x0 0x3d00058 0x1 0x0 0x0 0x3d0005c 0x1 0x0 0x0 0x3d00060 0x1 0x0 0x0 0x3d00064 0x1 0x0 0x0 0x3d00068 0x1 0x0 0x0 0x3d0006c 0x1 0x0 0x0 0x3d0007c 0x1 0x0 0x0 0x3d00080 0x1 0x0 0x0 0x3d00084 0x1 0x0 0x0 0x3d00088 0x1 0x0 0x0 0x3d0008c 0x1 0x0 0x0 0x3d00090 0x1 0x0 0x0 0x3d00094 0x1 0x0 0x0 0x3d00098 0x1 0x0 0x0 0x3d0009c 0x1 0x0 0x0 0x3d000a0 0x1 0x0 0x0 0x3d000a4 0x1 0x0 0x0 0x3d000a8 0x1 0x0 0x0 0x3d000ac 0x1 0x0 0x0 0x3d000b0 0x1 0x0 0x0 0x3d000b4 0x1 0x0 0x0 0x3d000b8 0x1 0x0 0x0 0x3d000bc 0x1 0x0 0x0 0x3d000c0 0x1 0x0 0x0 0x3d000c4 0x1 0x0 0x0 0x3d000c8 0x1 0x0 0x0 0x3d000e0 0x1 0x0 0x0 0x3d000e4 0x1 0x0 0x0 0x3d000e8 0x1 0x0 0x0 0x3d000ec 0x1 0x0 0x0 0x3d000f0 0x1 0x0 0x0 0x3d00108 0x1 0x0 0x0 0x3d00110 0x1 0x0 0x0 0x3d0011c 0x1 0x0 0x0 0x3d00124 0x1 0x0 0x0 0x3d00128 0x1 0x0 0x0 0x3d00130 0x1 0x0 0x0 0x3d00140 0x1 0x0 0x0 0x3d00158 0x1 0x0 0x0 0x3d001cc 0x1 0x0 0x0 0x3d001d0 0x1 0x0 0x0 0x3d001d4 0x1 0x0 0x0 0x3d002b4 0x1 0x0 0x0 0x3d002b8 0x1 0x0 0x0 0x3d002c0 0x1 0x0 0x0 0x3d002d0 0x1 0x0 0x0 0x3d002e0 0x1 0x0 0x0 0x3d002f0 0x1 0x0 0x0 0x3d00300 0x1 0x0 0x0 0x3d00310 0x1 0x0 0x0 0x3d00320 0x1 0x0 0x0 0x3d00330 0x1 0x0 0x0 0x3d00340 0x1 0x0 0x0 0x3d00350 0x1 0x0 0x0 0x3d00360 0x1 0x0 0x0 0x3d00370 0x1 0x0 0x0 0x3d00380 0x1 0x0 0x0 0x3d00390 0x1 0x0 0x0 0x3d003a0 0x1 0x0 0x0 0x3d003b0 0x1 0x0 0x0 0x3d003c0 0x1 0x0 0x0 0x3d003d0 0x1 0x0 0x0 0x3d003e0 0x1 0x0 0x0 0x3d00400 0x1 0x0 0x0 0x3d00410 0x1 0x0 0x0 0x3d00414 0x1 0x0 0x0 0x3d00418 0x1 0x0 0x0 0x3d0041c 0x1 0x0 0x0 0x3d00420 0x1 0x0 0x0 0x3d00424 0x1 0x0 0x0 0x3d00428 0x1 0x0 0x0 0x3d0042c 0x1 0x0 0x0 0x3d0043c 0x1 0x0 0x0 0x3d00440 0x1 0x0 0x0 0x3d00444 0x1 0x0 0x0 0x3d00448 0x1 0x0 0x0 0x3d0044c 0x1 0x0 0x0 0x3d00450 0x1 0x0 0x0 0x3d00454 0x1 0x0 0x0 0x3d00458 0x1 0x0 0x0 0x3d0045c 0x1 0x0 0x0 0x3d00460 0x1 0x0 0x0 0x3d00464 0x1 0x0 0x0 0x3d00468 0x1 0x0 0x0 0x3d0046c 0x1 0x0 0x0 0x3d00470 0x1 0x0 0x0 0x3d00474 0x1 0x0 0x0 0x3d004bc 0x1 0x0 0x0 0x3d00800 0x1 0x0 0x0 0x3d00804 0x1 0x0 0x0 0x3d00808 0x1 0x0 0x0 0x3d0080c 0x1 0x0 0x0 0x3d00810 0x1 0x0 0x0 0x3d00814 0x1 0x0 0x0 0x3d00818 0x1 0x0 0x0 0x3d0081c 0x1 0x0 0x0 0x3d00820 0x1 0x0 0x0 0x3d00824 0x1 0x0 0x0 0x3d00828 0x1 0x0 0x0 0x3d0082c 0x1 0x0 0x0 0x3d00830 0x1 0x0 0x0 0x3d00834 0x1 0x0 0x0 0x3d00840 0x1 0x0 0x0 0x3d00844 0x1 0x0 0x0 0x3d00848 0x1 0x0 0x0 0x3d0084c 0x1 0x0 0x0 0x3d00854 0x1 0x0 0x0 0x3d00858 0x1 0x0 0x0 0x3d0085c 0x1 0x0 0x0 0x3d00860 0x1 0x0 0x0 0x3d00864 0x1 0x0 0x0 0x3d00868 0x1 0x0 0x0 0x3d0086c 0x1 0x0 0x0 0x3d00870 0x1 0x0 0x0 0x3d00874 0x1 0x0 0x0 0x3d00878 0x1 0x0 0x0 0x3d0087c 0x1 0x0 0x0 0x3d00880 0x1 0x0 0x0 0x3d00884 0x1 0x0 0x0 0x3d00888 0x1 0x0 0x0 0x3d0088c 0x1 0x0 0x0 0x3d00890 0x1 0x0 0x0 0x3d00894 0x1 0x0 0x0 0x3d00898 0x1 0x0 0x0 0x3d0089c 0x1 0x0 0x0 0x3d008a0 0x1 0x0 0x0 0x3d008a4 0x1 0x0 0x0 0x3d008a8 0x1 0x0 0x0 0x3d008ac 0x1 0x0 0x0 0x3d008b0 0x1 0x0 0x0 0x3d008b4 0x1 0x0 0x0 0x3d008b8 0x1 0x0 0x0 0x3d008bc 0x1 0x0 0x0 0x3d008c0 0x1 0x0 0x0 0x3d008c4 0x1 0x0 0x0 0x3d008c8 0x1 0x0 0x0 0x3d008cc 0x1 0x0 0x0 0x3d008d0 0x1 0x0 0x0 0x3d008d4 0x1 0x0 0x0 0x3d008d8 0x1 0x0 0x0 0x3d008dc 0x1 0x0 0x0 0x3d008e0 0x1 0x0 0x0 0x3d008e4 0x1 0x0 0x0 0x3d008e8 0x1 0x0 0x0 0x3d008ec 0x1 0x0 0x0 0x3d008f0 0x1 0x0 0x0 0x3d008f4 0x1 0x0 0x0 0x3d008f8 0x1 0x0 0x0 0x3d008fc 0x1 0x0 0x0 0x3d00900 0x1 0x0 0x0 0x3d00904 0x1 0x0 0x0 0x3d00908 0x1 0x0 0x0 0x3d0090c 0x1 0x0 0x0 0x3d00980 0x1 0x0 0x0 0x3d00984 0x1 0x0 0x0 0x3d00988 0x1 0x0 0x0 0x3d0098c 0x1 0x0 0x0 0x3d00990 0x1 0x0 0x0 0x3d00994 0x1 0x0 0x0 0x3d00998 0x1 0x0 0x0 0x3d0099c 0x1 0x0 0x0 0x3d009a0 0x1 0x0 0x0 0x3d009c8 0x1 0x0 0x0 0x3d009cc 0x1 0x0 0x0 0x3d009d0 0x1 0x0 0x0 0x3d00a04 0x1 0x0 0x0 0x3d00a08 0x1 0x0 0x0 0x3d00a0c 0x1 0x0 0x0 0x3d00a10 0x1 0x0 0x0 0x3d00a14 0x1 0x0 0x0 0x3d00a18 0x1 0x0 0x0 0x3d00a1c 0x1 0x0 0x0 0x3d00a20 0x1 0x0 0x0 0x3d00a24 0x1 0x0 0x0 0x3d00a28 0x1 0x0 0x0 0x3d00a2c 0x1 0x0 0x0 0x3d00a30 0x1 0x0 0x0 0x3d00a34 0x1 0x0 0x0 0x3d01444 0x1 0x0 0x0 0x3d014d4 0x1 0x0 0x0 0x3d014d8 0x1 0x0 0x0 0x3d017ec 0x1 0x0 0x0 0x3d017f0 0x1 0x0 0x0 0x3d017f4 0x1 0x0 0x0 0x3d017f8 0x1 0x0 0x0 0x3d017fc 0x1 0x0 0x0 0x3d99800 0x1 0x0 0x0 0x3d99804 0x1 0x0 0x0 0x3d99808 0x1 0x0 0x0 0x3d9980c 0x1 0x0 0x0 0x3d99810 0x1 0x0 0x0 0x3d99814 0x1 0x0 0x0 0x3d99818 0x1 0x0 0x0 0x3d9981c 0x1 0x0 0x0 0x3d99828 0x1 0x0 0x0 0x3d9983c 0x1 0x0 0x0 0x3d998ac 0x1 0x0 0x0 0x18101c 0x1 0x0 0x0 0x181020 0x1 0x0 0x0 0x3d94000 0x1 0x0 0x0 0x3d94004 0x1 0x0 0x0 0x3d95000 0x1 0x0 0x0 0x3d95004 0x1 0x0 0x0 0x3d95008 0x1 0x0 0x0 0x3d9500c 0x1 0x0 0x0 0x3d96000 0x1 0x0 0x0 0x3d96004 0x1 0x0 0x0 0x3d96008 0x1 0x0 0x0 0x3d9600c 0x1 0x0 0x0 0x3d97000 0x1 0x0 0x0 0x3d97004 0x1 0x0 0x0 0x3d97008 0x1 0x0 0x0 0x3d9700c 0x1 0x0 0x0 0x3d98000 0x1 0x0 0x0 0x3d98004 0x1 0x0 0x0 0x3d98008 0x1 0x0 0x0 0x3d9800c 0x1 0x0 0x0 0x3d99000 0x1 0x0 0x0 0x3d99004 0x1 0x0 0x0 0x3d99008 0x1 0x0 0x0 0x3d9900c 0x1 0x0 0x0 0x3d99010 0x1 0x0 0x0 0x3d99014 0x1 0x0 0x0 0x3d99050 0x1 0x0 0x0 0x3d99054 0x1 0x0 0x0 0x3d99058 0x1 0x0 0x0 0x3d9905c 0x1 0x0 0x0 0x3d99060 0x1 0x0 0x0 0x3d99064 0x1 0x0 0x0 0x3d99068 0x1 0x0 0x0 0x3d9906c 0x1 0x0 0x0 0x3d99070 0x1 0x0 0x0 0x3d99074 0x1 0x0 0x0 0x3d990a8 0x1 0x0 0x0 0x3d990ac 0x1 0x0 0x0 0x3d990b8 0x1 0x0 0x0 0x3d990bc 0x1 0x0 0x0 0x3d990c0 0x1 0x0 0x0 0x3d990c8 0x1 0x0 0x0 0x3d99104 0x1 0x0 0x0 0x3d99108 0x1 0x0 0x0 0x3d9910c 0x1 0x0 0x0 0x3d99110 0x1 0x0 0x0 0x3d99114 0x1 0x0 0x0 0x3d99118 0x1 0x0 0x0 0x3d9911c 0x1 0x0 0x0 0x3d99120 0x1 0x0 0x0 0x3d99130 0x1 0x0 0x0 0x3d99134 0x1 0x0 0x0 0x3d9913c 0x1 0x0 0x0 0x3d99140 0x1 0x0 0x0 0x3d99144 0x1 0x0 0x0 0x3d99148 0x1 0x0 0x0 0x3d9914c 0x1 0x0 0x0 0x3d99150 0x1 0x0 0x0 0x3d99154 0x1 0x0 0x0 0x3d99198 0x1 0x0 0x0 0x3d9919c 0x1 0x0 0x0 0x3d991a0 0x1 0x0 0x0 0x3d991e0 0x1 0x0 0x0 0x3d991e4 0x1 0x0 0x0 0x3d991e8 0x1 0x0 0x0 0x3d99224 0x1 0x0 0x0 0x3d99228 0x1 0x0 0x0 0x3d99280 0x1 0x0 0x0 0x3d99284 0x1 0x0 0x0 0x3d99288 0x1 0x0 0x0 0x3d9928c 0x1 0x0 0x0 0x3d992cc 0x1 0x0 0x0 0x3d992d0 0x1 0x0 0x0 0x3d992d4 0x1 0x0 0x0 0x3d99314 0x1 0x0 0x0 0x3d99318 0x1 0x0 0x0 0x3d9931c 0x1 0x0 0x0 0x3d99358 0x1 0x0 0x0 0x3d9935c 0x1 0x0 0x0 0x3d99360 0x1 0x0 0x0 0x3d993a0 0x1 0x0 0x0 0x3d993a4 0x1 0x0 0x0 0x3d993e4 0x1 0x0 0x0 0x3d993e8 0x1 0x0 0x0 0x3d993ec 0x1 0x0 0x0 0x3d993f0 0x1 0x0 0x0 0x3d9942c 0x1 0x0 0x0 0x3d99430 0x1 0x0 0x0 0x3d99470 0x1 0x0 0x0 0x3d99474 0x1 0x0 0x0 0x3d99478 0x1 0x0 0x0 0x3d99500 0x1 0x0 0x0 0x3d99504 0x1 0x0 0x0 0x3d99508 0x1 0x0 0x0 0x3d9950c 0x1 0x0 0x0 0x3d99528 0x1 0x0 0x0 0x3d9952c 0x1 0x0 0x0 0x3d99530 0x1 0x0 0x0 0x3d99534 0x1 0x0 0x0 0x3d99538 0x1 0x0 0x0 0x3d9953c 0x1 0x0 0x0 0x3d99540 0x1 0x0 0x0 0x3d99544 0x1 0x0 0x0 0x3d99548 0x1 0x0 0x0 0x3d9954c 0x1 0x0 0x0 0x3d99550 0x1 0x0 0x0 0x3d99554 0x1 0x0 0x0 0x3d99558 0x1 0x0 0x0 0x3d9955c 0x1 0x0 0x0 0x3d99560 0x1 0x0 0x0 0x3d99564 0x1 0x0 0x0 0x3d99568 0x1 0x0 0x0 0x3d9956c 0x1 0x0 0x0 0x3d99570 0x1 0x0 0x0 0x3d99574 0x1 0x0 0x0 0x3d99578 0x1 0x0 0x0 0x3d9957c 0x1 0x0 0x0 0x3d99580 0x1 0x0 0x0 0x3d99584 0x1 0x0 0x0 0x3d99588 0x1 0x0 0x0 0x3d9958c 0x1 0x0 0x0 0x3d99590 0x1 0x0 0x0 0x3d99594 0x1 0x0 0x0 0x3d99598 0x1 0x0 0x0 0x3d9959c 0x1 0x0 0x0 0x3d995a0 0x1 0x0 0x0 0x3d995a4 0x1 0x0 0x0 0x3d995a8 0x1 0x0 0x0 0x3d995ac 0x1 0x0 0x0 0x3d995b0 0x1 0x0 0x0 0x3d995b4 0x1 0x0 0x0 0x3d995b8 0x1 0x0 0x0 0x3d995bc 0x1 0x0 0x0 0x3d995c0 0x1 0x0 0x0 0x3d3b000 0x1 0x0 0x0 0x3d3b004 0x1 0x0 0x0 0x3d3b014 0x1 0x0 0x0 0x3d3b01c 0x1 0x0 0x0 0x3d3b028 0x1 0x0 0x0 0x3d3b0ac 0x1 0x0 0x0 0x3d3b100 0x1 0x0 0x0 0x3d3b104 0x1 0x0 0x0 0x3d3b114 0x1 0x0 0x0 0x3d3b11c 0x1 0x0 0x0 0x3d3b128 0x1 0x0 0x0 0x3d3b1ac 0x1 0x0 0x0 0x3d90000 0x1 0x0 0x0 0x3d90004 0x1 0x0 0x0 0x3d90008 0x1 0x0 0x0 0x3d9000c 0x1 0x0 0x0 0x3d90010 0x1 0x0 0x0 0x3d90014 0x1 0x0 0x0 0x3d90018 0x1 0x0 0x0 0x3d9001c 0x1 0x0 0x0 0x3d90020 0x1 0x0 0x0 0x3d90024 0x1 0x0 0x0 0x3d90028 0x1 0x0 0x0 0x3d9002c 0x1 0x0 0x0 0x3d90030 0x1 0x0 0x0 0x3d90034 0x1 0x0 0x0 0x3d90038 0x1 0x0 0x0 0x3d91000 0x1 0x0 0x0 0x3d91004 0x1 0x0 0x0 0x3d91008 0x1 0x0 0x0 0x3d9100c 0x1 0x0 0x0 0x3d91010 0x1 0x0 0x0 0x3d91014 0x1 0x0 0x0 0x3d91018 0x1 0x0 0x0 0x3d9101c 0x1 0x0 0x0 0x3d91020 0x1 0x0 0x0 0x3d91024 0x1 0x0 0x0 0x3d91028 0x1 0x0 0x0 0x3d9102c 0x1 0x0 0x0 0x3d91030 0x1 0x0 0x0 0x3d91034 0x1 0x0 0x0 0x3d91038 0x1 0x0 0x0 0x3d50000 0x1 0x0 0x0 0x3d50004 0x1 0x0 0x0 0x3d50008 0x1 0x0 0x0 0x3d5000c 0x1 0x0 0x0 0x3d50010 0x1 0x0 0x0 0x3d50014 0x1 0x0 0x0 0x3d50018 0x1 0x0 0x0 0x3d5001c 0x1 0x0 0x0 0x3d50020 0x1 0x0 0x0 0x3d50024 0x1 0x0 0x0 0x3d50028 0x1 0x0 0x0 0x3d5002c 0x1 0x0 0x0 0x3d50030 0x1 0x0 0x0 0x3d50034 0x1 0x0 0x0 0x3d50038 0x1 0x0 0x0 0x3d5003c 0x1 0x0 0x0 0x3d50040 0x1 0x0 0x0 0x3d50044 0x1 0x0 0x0 0x3d50048 0x1 0x0 0x0 0x3d5004c 0x1 0x0 0x0 0x3d50050 0x1 0x0 0x0 0x3d500d0 0x1 0x0 0x0 0x3d500d8 0x1 0x0 0x0 0x3d50100 0x1 0x0 0x0 0x3d50104 0x1 0x0 0x0 0x3d50108 0x1 0x0 0x0 0x3d50200 0x1 0x0 0x0 0x3d50204 0x1 0x0 0x0 0x3d50208 0x1 0x0 0x0 0x3d5020c 0x1 0x0 0x0 0x3d50210 0x1 0x0 0x0 0x3d50400 0x1 0x0 0x0 0x3d50404 0x1 0x0 0x0 0x3d50408 0x1 0x0 0x0 0x3d50450 0x1 0x0 0x0 0x3d50460 0x1 0x0 0x0 0x3d50464 0x1 0x0 0x0 0x3d50490 0x1 0x0 0x0 0x3d50494 0x1 0x0 0x0 0x3d50498 0x1 0x0 0x0 0x3d5049c 0x1 0x0 0x0 0x3d504a0 0x1 0x0 0x0 0x3d504a4 0x1 0x0 0x0 0x3d504a8 0x1 0x0 0x0 0x3d504ac 0x1 0x0 0x0 0x3d504b0 0x1 0x0 0x0 0x3d504b4 0x1 0x0 0x0 0x3d504b8 0x1 0x0 0x0 0x3d50500 0x1 0x0 0x0 0x3d50600 0x1 0x0 0x0 0x3d50d00 0x1 0x0 0x0 0x3d50d04 0x1 0x0 0x0 0x3d50d10 0x1 0x0 0x0 0x3d50d14 0x1 0x0 0x0 0x3d50d18 0x1 0x0 0x0 0x3d50d1c 0x1 0x0 0x0 0x3d50d30 0x1 0x0 0x0 0x3d50d34 0x1 0x0 0x0 0x3d50d38 0x1 0x0 0x0 0x3d50d3c 0x1 0x0 0x0 0x3d50d40 0x1 0x0 0x0 0x3d53d44 0x1 0x0 0x0 0x3d53d4c 0x1 0x0 0x0 0x3d53d50 0x1 0x0 0x0 0x3d8e100 0x1 0x0 0x0 0x3d8e104 0x1 0x0 0x0 0x3d8ec00 0x1 0x0 0x0 0x3d8ec04 0x1 0x0 0x0 0x3d8ec0c 0x1 0x0 0x0 0x3d8ec14 0x1 0x0 0x0 0x3d8ec18 0x1 0x0 0x0 0x3d8ec1c 0x1 0x0 0x0 0x3d8ec20 0x1 0x0 0x0 0x3d8ec24 0x1 0x0 0x0 0x3d8ec28 0x1 0x0 0x0 0x3d8ec2c 0x1 0x0 0x0 0x3d8ec30 0x1 0x0 0x0 0x3d8ec34 0x1 0x0 0x0 0x3d8ec38 0x1 0x0 0x0 0x3d8ec40 0x1 0x0 0x0 0x3d8ec44 0x1 0x0 0x0 0x3d8ec48 0x1 0x0 0x0 0x3d8ec4c 0x1 0x0 0x0 0x3d8ec54 0x1 0x0 0x0 0x3d8ec58 0x1 0x0 0x0 0x3d8ec80 0x1 0x0 0x0 0x3d8eca0 0x1 0x0 0x0 0x3d8ecc0 0x1 0x0 0x0 0x3d7d000 0x1 0x0 0x0 0x3d7d004 0x1 0x0 0x0 0x3d7d008 0x1 0x0 0x0 0x3d7d00c 0x1 0x0 0x0 0x3d7d010 0x1 0x0 0x0 0x3d7d014 0x1 0x0 0x0 0x3d7d018 0x1 0x0 0x0 0x3d7d01c 0x1 0x0 0x0 0x3d7d020 0x1 0x0 0x0 0x3d7d024 0x1 0x0 0x0 0x3d7d028 0x1 0x0 0x0 0x3d7d02c 0x1 0x0 0x0 0x3d7d030 0x1 0x0 0x0 0x3d7d034 0x1 0x0 0x0 0x3d7d03c 0x1 0x0 0x0 0x3d7d040 0x1 0x0 0x0 0x3d7d044 0x1 0x0 0x0 0x3d7d400 0x1 0x0 0x0 0x3d7d41c 0x1 0x0 0x0 0x3d7d424 0x1 0x0 0x0 0x3d7d428 0x1 0x0 0x0 0x3d7d42c 0x1 0x0 0x0 0x3d7e000 0x1 0x0 0x0 0x3d7e004 0x1 0x0 0x0 0x3d7e008 0x1 0x0 0x0 0x3d7e00c 0x1 0x0 0x0 0x3d7e010 0x1 0x0 0x0 0x3d7e01c 0x1 0x0 0x0 0x3d7e020 0x1 0x0 0x0 0x3d7e02c 0x1 0x0 0x0 0x3d7e030 0x1 0x0 0x0 0x3d7e03c 0x1 0x0 0x0 0x3d7e044 0x1 0x0 0x0 0x3d7e04c 0x1 0x0 0x0 0x3d7e050 0x1 0x0 0x0 0x3d7e054 0x1 0x0 0x0 0x3d7e058 0x1 0x0 0x0 0x3d7e05c 0x1 0x0 0x0 0x3d7e064 0x1 0x0 0x0 0x3d7e068 0x1 0x0 0x0 0x3d7e06c 0x1 0x0 0x0 0x3d7e070 0x1 0x0 0x0 0x3d7e090 0x1 0x0 0x0 0x3d7e094 0x1 0x0 0x0 0x3d7e098 0x1 0x0 0x0 0x3d7e09c 0x1 0x0 0x0 0x3d7e0a0 0x1 0x0 0x0 0x3d7e0a4 0x1 0x0 0x0 0x3d7e0a8 0x1 0x0 0x0 0x3d7e0b4 0x1 0x0 0x0 0x3d7e0b8 0x1 0x0 0x0 0x3d7e0bc 0x1 0x0 0x0 0x3d7e0c0 0x1 0x0 0x0 0x3d7e100 0x1 0x0 0x0 0x3d7e104 0x1 0x0 0x0 0x3d7e108 0x1 0x0 0x0 0x3d7e10c 0x1 0x0 0x0 0x3d7e110 0x1 0x0 0x0 0x3d7e114 0x1 0x0 0x0 0x3d7e118 0x1 0x0 0x0 0x3d7e11c 0x1 0x0 0x0 0x3d7e120 0x1 0x0 0x0 0x3d7e124 0x1 0x0 0x0 0x3d7e128 0x1 0x0 0x0 0x3d7e12c 0x1 0x0 0x0 0x3d7e130 0x1 0x0 0x0 0x3d7e134 0x1 0x0 0x0 0x3d7e138 0x1 0x0 0x0 0x3d7e13c 0x1 0x0 0x0 0x3d7e140 0x1 0x0 0x0 0x3d7e144 0x1 0x0 0x0 0x3d7e148 0x1 0x0 0x0 0x3d7e14c 0x1 0x0 0x0 0x3d7e180 0x1 0x0 0x0 0x3d7e1c0 0x1 0x0 0x0 0x3d7e1c4 0x1 0x0 0x0 0x3d7e1c8 0x1 0x0 0x0 0x3d7e1cc 0x1 0x0 0x0 0x3d7e1d0 0x1 0x0 0x0 0x3d7e1d4 0x1 0x0 0x0 0x3d7e1d8 0x1 0x0 0x0 0x3d7e1dc 0x1 0x0 0x0 0x3d7e1e0 0x1 0x0 0x0 0x3d7e1e4 0x1 0x0 0x0 0x3d7e1fc 0x1 0x0 0x0 0x3d7e220 0x1 0x0 0x0 0x3d7e224 0x1 0x0 0x0 0x3d7e300 0x1 0x0 0x0 0x3d7e304 0x1 0x0 0x0 0x3d7e30c 0x1 0x0 0x0 0x3d7e310 0x1 0x0 0x0 0x3d7e340 0x1 0x0 0x0 0x3d7e3b0 0x1 0x0 0x0 0x3d7e3c0 0x1 0x0 0x0 0x3d7e3c4 0x1 0x0 0x0 0x3d7e440 0x1 0x0 0x0 0x3d7e444 0x1 0x0 0x0 0x3d7e448 0x1 0x0 0x0 0x3d7e44c 0x1 0x0 0x0 0x3d7e450 0x1 0x0 0x0 0x3d7e480 0x1 0x0 0x0 0x3d7e484 0x1 0x0 0x0 0x3d7e490 0x1 0x0 0x0 0x3d7e494 0x1 0x0 0x0 0x3d7e4a0 0x1 0x0 0x0 0x3d7e4a4 0x1 0x0 0x0 0x3d7e4b0 0x1 0x0 0x0 0x3d7e4b4 0x1 0x0 0x0 0x3d7e500 0x1 0x0 0x0 0x3d7e508 0x1 0x0 0x0 0x3d7e50c 0x1 0x0 0x0 0x3d7e510 0x1 0x0 0x0 0x3d7e520 0x1 0x0 0x0 0x3d7e524 0x1 0x0 0x0 0x3d7e528 0x1 0x0 0x0 0x3d7e53c 0x1 0x0 0x0 0x3d7e540 0x1 0x0 0x0 0x3d7e544 0x1 0x0 0x0 0x3d7e560 0x1 0x0 0x0 0x3d7e564 0x1 0x0 0x0 0x3d7e568 0x1 0x0 0x0 0x3d7e574 0x1 0x0 0x0 0x3d7e588 0x1 0x0 0x0 0x3d7e590 0x1 0x0 0x0 0x3d7e594 0x1 0x0 0x0 0x3d7e598 0x1 0x0 0x0 0x3d7e59c 0x1 0x0 0x0 0x3d7e5a0 0x1 0x0 0x0 0x3d7e5a4 0x1 0x0 0x0 0x3d7e5a8 0x1 0x0 0x0 0x3d7e5ac 0x1 0x0 0x0 0x3d7e5c0 0x1 0x0 0x0 0x3d7e5c4 0x1 0x0 0x0 0x3d7e5c8 0x1 0x0 0x0 0x3d7e5cc 0x1 0x0 0x0 0x3d7e5d0 0x1 0x0 0x0 0x3d7e5d4 0x1 0x0 0x0 0x3d7e5d8 0x1 0x0 0x0 0x3d7e5dc 0x1 0x0 0x0 0x3d7e5e0 0x1 0x0 0x0 0x3d7e5e4 0x1 0x0 0x0 0x3d7e600 0x1 0x0 0x0 0x3d7e604 0x1 0x0 0x0 0x3d7e610 0x1 0x0 0x0 0x3d7e614 0x1 0x0 0x0 0x3d7e618 0x1 0x0 0x0 0x3d7e648 0x1 0x0 0x0 0x3d7e64c 0x1 0x0 0x0 0x3d7e658 0x1 0x0 0x0 0x3d7e65c 0x1 0x0 0x0 0x3d7e660 0x1 0x0 0x0 0x3d7e664 0x1 0x0 0x0 0x3d7e668 0x1 0x0 0x0 0x3d7e66c 0x1 0x0 0x0 0x3d7e670 0x1 0x0 0x0 0x3d7e674 0x1 0x0 0x0 0x3d7e678 0x1 0x0 0x0 0x3d7e700 0x1 0x0 0x0 0x3d7e714 0x1 0x0 0x0 0x3d7e718 0x1 0x0 0x0 0x3d7e71c 0x1 0x0 0x0 0x3d7e720 0x1 0x0 0x0 0x3d7e724 0x1 0x0 0x0 0x3d7e728 0x1 0x0 0x0 0x3d7e72c 0x1 0x0 0x0 0x3d7e730 0x1 0x0 0x0 0x3d7e734 0x1 0x0 0x0 0x3d7e738 0x1 0x0 0x0 0x3d7e73c 0x1 0x0 0x0 0x3d7e740 0x1 0x0 0x0 0x3d7e744 0x1 0x0 0x0 0x3d7e748 0x1 0x0 0x0 0x3d7e74c 0x1 0x0 0x0 0x3d7e750 0x1 0x0 0x0 0x3d7e7c0 0x1 0x0 0x0 0x3d7e7c4 0x1 0x0 0x0 0x3d7e7e0 0x1 0x0 0x0 0x3d7e7e4 0x1 0x0 0x0 0x3d7e7e8 0x1 0x0 0x0 0x17800010 0x1 0x0 0x0 0x17800024 0x1 0x0 0x0 0x17800038 0x1 0x0 0x0 0x1780003c 0x1 0x0 0x0 0x17800040 0x1 0x0 0x0 0x17800044 0x1 0x0 0x0 0x17800048 0x1 0x0 0x0 0x1780004c 0x1 0x0 0x0 0x17800058 0x1 0x0 0x0 0x1780005c 0x1 0x0 0x0 0x17800060 0x1 0x0 0x0 0x17800064 0x1 0x0 0x0 0x1780006c 0x1 0x0 0x0 0x178000f0 0x1 0x0 0x0 0x178000f4 0x1 0x0 0x0 0x178a0204 0x1 0x0 0x0 0x178a0244 0x1 0x0 0x0 0x17e30000 0x1 0x0 0x0 0x17e30008 0x1 0x0 0x0 0x17e30010 0x1 0x0 0x0 0x17e80000 0x1 0x0 0x0 0x17e80008 0x1 0x0 0x0 0x17e80010 0x1 0x0 0x0 0x17f80000 0x1 0x0 0x0 0x17f80008 0x1 0x0 0x0 0x17f80010 0x1 0x0 0x0 0x18080000 0x1 0x0 0x0 0x18080008 0x1 0x0 0x0 0x18080010 0x1 0x0 0x0 0x18180000 0x1 0x0 0x0 0x18180008 0x1 0x0 0x0 0x18180010 0x1 0x0 0x0 0x18280000 0x1 0x0 0x0 0x18280008 0x1 0x0 0x0 0x18280010 0x1 0x0 0x0 0x18380000 0x1 0x0 0x0 0x18380008 0x1 0x0 0x0 0x18380010 0x1 0x0 0x0 0x18480000 0x1 0x0 0x0 0x18480008 0x1 0x0 0x0 0x18480010 0x1 0x0 0x0 0x18580000 0x1 0x0 0x0 0x18580008 0x1 0x0 0x0 0x18580010 0x1 0x0 0x0 0x17810010 0x1 0x0 0x0 0x17810024 0x1 0x0 0x0 0x17810038 0x1 0x0 0x0 0x1781003c 0x1 0x0 0x0 0x17810040 0x1 0x0 0x0 0x17810044 0x1 0x0 0x0 0x17810048 0x1 0x0 0x0 0x1781004c 0x1 0x0 0x0 0x17810058 0x1 0x0 0x0 0x1781005c 0x1 0x0 0x0 0x17810060 0x1 0x0 0x0 0x17810064 0x1 0x0 0x0 0x1781006c 0x1 0x0 0x0 0x178100f0 0x1 0x0 0x0 0x178100f4 0x1 0x0 0x0 0x17820010 0x1 0x0 0x0 0x17820024 0x1 0x0 0x0 0x17820038 0x1 0x0 0x0 0x1782003c 0x1 0x0 0x0 0x17820040 0x1 0x0 0x0 0x17820044 0x1 0x0 0x0 0x17820048 0x1 0x0 0x0 0x1782004c 0x1 0x0 0x0 0x17820058 0x1 0x0 0x0 0x1782005c 0x1 0x0 0x0 0x17820060 0x1 0x0 0x0 0x17820064 0x1 0x0 0x0 0x178200f0 0x1 0x0 0x0 0x178200f4 0x1 0x0 0x0 0x17830010 0x1 0x0 0x0 0x17830024 0x1 0x0 0x0 0x17830038 0x1 0x0 0x0 0x1783003c 0x1 0x0 0x0 0x17830040 0x1 0x0 0x0 0x17830044 0x1 0x0 0x0 0x17830048 0x1 0x0 0x0 0x1783004c 0x1 0x0 0x0 0x17830058 0x1 0x0 0x0 0x1783005c 0x1 0x0 0x0 0x17830060 0x1 0x0 0x0 0x17830064 0x1 0x0 0x0 0x178300f0 0x1 0x0 0x0 0x178300f4 0x1 0x0 0x0 0x17840010 0x1 0x0 0x0 0x17840024 0x1 0x0 0x0 0x17840038 0x1 0x0 0x0 0x1784003c 0x1 0x0 0x0 0x17840040 0x1 0x0 0x0 0x17840044 0x1 0x0 0x0 0x17840048 0x1 0x0 0x0 0x1784004c 0x1 0x0 0x0 0x17840058 0x1 0x0 0x0 0x1784005c 0x1 0x0 0x0 0x17840060 0x1 0x0 0x0 0x17840064 0x1 0x0 0x0 0x178400f0 0x1 0x0 0x0 0x178400f4 0x1 0x0 0x0 0x17850010 0x1 0x0 0x0 0x17850024 0x1 0x0 0x0 0x17850038 0x1 0x0 0x0 0x1785003c 0x1 0x0 0x0 0x17850040 0x1 0x0 0x0 0x17850044 0x1 0x0 0x0 0x17850048 0x1 0x0 0x0 0x1785004c 0x1 0x0 0x0 0x17850058 0x1 0x0 0x0 0x1785005c 0x1 0x0 0x0 0x17850060 0x1 0x0 0x0 0x17850064 0x1 0x0 0x0 0x178500f0 0x1 0x0 0x0 0x178500f4 0x1 0x0 0x0 0x17860010 0x1 0x0 0x0 0x17860024 0x1 0x0 0x0 0x17860038 0x1 0x0 0x0 0x1786003c 0x1 0x0 0x0 0x17860040 0x1 0x0 0x0 0x17860044 0x1 0x0 0x0 0x17860048 0x1 0x0 0x0 0x1786004c 0x1 0x0 0x0 0x17860058 0x1 0x0 0x0 0x1786005c 0x1 0x0 0x0 0x17860060 0x1 0x0 0x0 0x17860064 0x1 0x0 0x0 0x178600f0 0x1 0x0 0x0 0x178600f4 0x1 0x0 0x0 0x17870010 0x1 0x0 0x0 0x17870024 0x1 0x0 0x0 0x17870038 0x1 0x0 0x0 0x1787003c 0x1 0x0 0x0 0x17870040 0x1 0x0 0x0 0x17870044 0x1 0x0 0x0 0x17870048 0x1 0x0 0x0 0x1787004c 0x1 0x0 0x0 0x17870058 0x1 0x0 0x0 0x1787005c 0x1 0x0 0x0 0x17870060 0x1 0x0 0x0 0x17870064 0x1 0x0 0x0 0x178700f0 0x1 0x0 0x0 0x178700f4 0x1 0x0 0x0 0x178a0010 0x1 0x0 0x0 0x178a0024 0x1 0x0 0x0 0x178a0038 0x1 0x0 0x0 0x178a003c 0x1 0x0 0x0 0x178a0040 0x1 0x0 0x0 0x178a0044 0x1 0x0 0x0 0x178a0048 0x1 0x0 0x0 0x178a004c 0x1 0x0 0x0 0x178a006c 0x1 0x0 0x0 0x178a0070 0x1 0x0 0x0 0x178a0074 0x1 0x0 0x0 0x178a0078 0x1 0x0 0x0 0x178a007c 0x1 0x0 0x0 0x178a0084 0x1 0x0 0x0 0x178a00f4 0x1 0x0 0x0 0x178a00f8 0x1 0x0 0x0 0x178a00fc 0x1 0x0 0x0 0x178a0100 0x1 0x0 0x0 0x178a0104 0x1 0x0 0x0 0x178a0118 0x1 0x0 0x0 0x178a011c 0x1 0x0 0x0 0x178a0120 0x1 0x0 0x0 0x178a0124 0x1 0x0 0x0 0x178a0128 0x1 0x0 0x0 0x178a012c 0x1 0x0 0x0 0x178a0130 0x1 0x0 0x0 0x178a0134 0x1 0x0 0x0 0x178a0138 0x1 0x0 0x0 0x178a0158 0x1 0x0 0x0 0x178a015c 0x1 0x0 0x0 0x178a0160 0x1 0x0 0x0 0x178a0164 0x1 0x0 0x0 0x178a0168 0x1 0x0 0x0 0x178a0170 0x1 0x0 0x0 0x178a0174 0x1 0x0 0x0 0x178a0188 0x1 0x0 0x0 0x178a018c 0x1 0x0 0x0 0x178a0190 0x1 0x0 0x0 0x178a0194 0x1 0x0 0x0 0x178a0198 0x1 0x0 0x0 0x178a01ac 0x1 0x0 0x0 0x178a01b0 0x1 0x0 0x0 0x178a01b4 0x1 0x0 0x0 0x178a01b8 0x1 0x0 0x0 0x178a01bc 0x1 0x0 0x0 0x178a01c0 0x1 0x0 0x0 0x178a01c8 0x1 0x0 0x0 0x17880010 0x1 0x0 0x0 0x17880024 0x1 0x0 0x0 0x17880038 0x1 0x0 0x0 0x1788003c 0x1 0x0 0x0 0x17880040 0x1 0x0 0x0 0x17880044 0x1 0x0 0x0 0x17880048 0x1 0x0 0x0 0x1788004c 0x1 0x0 0x0 0x17890010 0x1 0x0 0x0 0x17890024 0x1 0x0 0x0 0x17890038 0x1 0x0 0x0 0x1789003c 0x1 0x0 0x0 0x17890040 0x1 0x0 0x0 0x17890044 0x1 0x0 0x0 0x17890048 0x1 0x0 0x0 0x1789004c 0x1 0x0 0x0 0x1908005c 0x1 0x0 0x0 0x190800c8 0x1 0x0 0x0 0x190800d4 0x1 0x0 0x0 0x190800e0 0x1 0x0 0x0 0x190800ec 0x1 0x0 0x0 0x190800f8 0x1 0x0 0x0 0x190801b4 0x1 0x0 0x0 0x190a80f8 0x1 0x0 0x0 0x190a80fc 0x1 0x0 0x0 0x190a8100 0x1 0x0 0x0 0x190a8104 0x1 0x0 0x0 0x190a8108 0x1 0x0 0x0 0x190a810c 0x1 0x0 0x0 0x190a8110 0x1 0x0 0x0 0x190a816c 0x1 0x0 0x0 0x190a8170 0x1 0x0 0x0 0x190a8174 0x1 0x0 0x0 0x190a8178 0x1 0x0 0x0 0x190a818c 0x1 0x0 0x0 0x190a8190 0x1 0x0 0x0 0x190a8194 0x1 0x0 0x0 0x190a8198 0x1 0x0 0x0 0x190a819c 0x1 0x0 0x0 0x190a81a0 0x1 0x0 0x0 0x190a81c8 0x1 0x0 0x0 0x190a81f8 0x1 0x0 0x0 0x190a84c4 0x1 0x0 0x0 0x190a8804 0x1 0x0 0x0 0x190a880c 0x1 0x0 0x0 0x190a8860 0x1 0x0 0x0 0x190a8864 0x1 0x0 0x0 0x190a8868 0x1 0x0 0x0 0x190a9188 0x1 0x0 0x0 0x190a918c 0x1 0x0 0x0 0x190a9190 0x1 0x0 0x0 0x190a9194 0x1 0x0 0x0 0x190a9198 0x1 0x0 0x0 0x190a919c 0x1 0x0 0x0 0x190a91a0 0x1 0x0 0x0 0x190a91a4 0x1 0x0 0x0 0x190a91c8 0x1 0x0 0x0 0x190aa044 0x1 0x0 0x0 0x19220348 0x1 0x0 0x0 0x19220480 0x1 0x0 0x0 0x19222400 0x1 0x0 0x0 0x19223220 0x1 0x0 0x0 0x19223224 0x1 0x0 0x0 0x19223228 0x1 0x0 0x0 0x1922322c 0x1 0x0 0x0 0x19223308 0x1 0x0 0x0 0x19223318 0x1 0x0 0x0 0x19238100 0x1 0x0 0x0 0x19242044 0x1 0x0 0x0 0x19242048 0x1 0x0 0x0 0x1924204c 0x1 0x0 0x0 0x192420b0 0x1 0x0 0x0 0x19242104 0x1 0x0 0x0 0x19242114 0x1 0x0 0x0 0x19248004 0x1 0x0 0x0 0x19248008 0x1 0x0 0x0 0x1924800c 0x1 0x0 0x0 0x19248010 0x1 0x0 0x0 0x1924c030 0x1 0x0 0x0 0x19250020 0x1 0x0 0x0 0x19252028 0x1 0x0 0x0 0x1926004c 0x1 0x0 0x0 0x19260050 0x1 0x0 0x0 0x19260054 0x1 0x0 0x0 0x19260058 0x1 0x0 0x0 0x1926005c 0x1 0x0 0x0 0x19260060 0x1 0x0 0x0 0x19260064 0x1 0x0 0x0 0x19260068 0x1 0x0 0x0 0x19320348 0x1 0x0 0x0 0x19320480 0x1 0x0 0x0 0x19322400 0x1 0x0 0x0 0x19323220 0x1 0x0 0x0 0x19323224 0x1 0x0 0x0 0x19323228 0x1 0x0 0x0 0x1932322c 0x1 0x0 0x0 0x19323308 0x1 0x0 0x0 0x19323318 0x1 0x0 0x0 0x19338100 0x1 0x0 0x0 0x19342044 0x1 0x0 0x0 0x19342048 0x1 0x0 0x0 0x1934204c 0x1 0x0 0x0 0x193420b0 0x1 0x0 0x0 0x19342104 0x1 0x0 0x0 0x19342114 0x1 0x0 0x0 0x19348004 0x1 0x0 0x0 0x19348008 0x1 0x0 0x0 0x1934800c 0x1 0x0 0x0 0x19348010 0x1 0x0 0x0 0x1934c030 0x1 0x0 0x0 0x19350020 0x1 0x0 0x0 0x19352028 0x1 0x0 0x0 0x1936004c 0x1 0x0 0x0 0x19360050 0x1 0x0 0x0 0x19360054 0x1 0x0 0x0 0x19360058 0x1 0x0 0x0 0x1936005c 0x1 0x0 0x0 0x19360060 0x1 0x0 0x0 0x19360064 0x1 0x0 0x0 0x19360068 0x1 0x0 0x0 0x19620348 0x1 0x0 0x0 0x19620480 0x1 0x0 0x0 0x19622400 0x1 0x0 0x0 0x19623220 0x1 0x0 0x0 0x19623224 0x1 0x0 0x0 0x19623228 0x1 0x0 0x0 0x1962322c 0x1 0x0 0x0 0x19623308 0x1 0x0 0x0 0x19623318 0x1 0x0 0x0 0x19638100 0x1 0x0 0x0 0x19642044 0x1 0x0 0x0 0x19642048 0x1 0x0 0x0 0x1964204c 0x1 0x0 0x0 0x196420b0 0x1 0x0 0x0 0x19642104 0x1 0x0 0x0 0x19642114 0x1 0x0 0x0 0x19648004 0x1 0x0 0x0 0x19648008 0x1 0x0 0x0 0x1964800c 0x1 0x0 0x0 0x19648010 0x1 0x0 0x0 0x1964c030 0x1 0x0 0x0 0x19650020 0x1 0x0 0x0 0x19652028 0x1 0x0 0x0 0x1966004c 0x1 0x0 0x0 0x19660050 0x1 0x0 0x0 0x19660054 0x1 0x0 0x0 0x19660058 0x1 0x0 0x0 0x1966005c 0x1 0x0 0x0 0x19660060 0x1 0x0 0x0 0x19660064 0x1 0x0 0x0 0x19660068 0x1 0x0 0x0 0x19720348 0x1 0x0 0x0 0x19720480 0x1 0x0 0x0 0x19722400 0x1 0x0 0x0 0x19723220 0x1 0x0 0x0 0x19723224 0x1 0x0 0x0 0x19723228 0x1 0x0 0x0 0x1972322c 0x1 0x0 0x0 0x19723308 0x1 0x0 0x0 0x19723318 0x1 0x0 0x0 0x19738100 0x1 0x0 0x0 0x19742044 0x1 0x0 0x0 0x19742048 0x1 0x0 0x0 0x1974204c 0x1 0x0 0x0 0x197420b0 0x1 0x0 0x0 0x19742104 0x1 0x0 0x0 0x19742114 0x1 0x0 0x0 0x19748004 0x1 0x0 0x0 0x19748008 0x1 0x0 0x0 0x1974800c 0x1 0x0 0x0 0x19748010 0x1 0x0 0x0 0x1974c030 0x1 0x0 0x0 0x19750020 0x1 0x0 0x0 0x19752028 0x1 0x0 0x0 0x1976004c 0x1 0x0 0x0 0x19760050 0x1 0x0 0x0 0x19760054 0x1 0x0 0x0 0x19760058 0x1 0x0 0x0 0x1976005c 0x1 0x0 0x0 0x19760060 0x1 0x0 0x0 0x19760064 0x1 0x0 0x0 0x19760068 0x1 0x0 0x0 0x1925802c 0x1 0x0 0x0 0x1925809c 0x1 0x0 0x0 0x192580a0 0x1 0x0 0x0 0x192580a8 0x1 0x0 0x0 0x192580ac 0x1 0x0 0x0 0x192580b0 0x1 0x0 0x0 0x192580b8 0x1 0x0 0x0 0x192580c0 0x1 0x0 0x0 0x192580c4 0x1 0x0 0x0 0x192580c8 0x1 0x0 0x0 0x192580cc 0x1 0x0 0x0 0x192580d0 0x1 0x0 0x0 0x192580d4 0x1 0x0 0x0 0x192580d8 0x1 0x0 0x0 0x192580e0 0x1 0x0 0x0 0x192580e8 0x1 0x0 0x0 0x192580f0 0x1 0x0 0x0 0x192580f8 0x1 0x0 0x0 0x19258100 0x1 0x0 0x0 0x19258108 0x1 0x0 0x0 0x19258110 0x1 0x0 0x0 0x19258118 0x1 0x0 0x0 0x19258120 0x1 0x0 0x0 0x19258128 0x1 0x0 0x0 0x19258210 0x1 0x0 0x0 0x19258214 0x1 0x0 0x0 0x19258218 0x1 0x0 0x0 0x19259010 0x1 0x0 0x0 0x19259070 0x1 0x0 0x0 0x1925b004 0x1 0x0 0x0 0x1965802c 0x1 0x0 0x0 0x1965809c 0x1 0x0 0x0 0x196580a0 0x1 0x0 0x0 0x196580a8 0x1 0x0 0x0 0x196580ac 0x1 0x0 0x0 0x196580b0 0x1 0x0 0x0 0x196580b8 0x1 0x0 0x0 0x196580c0 0x1 0x0 0x0 0x196580c4 0x1 0x0 0x0 0x196580c8 0x1 0x0 0x0 0x196580cc 0x1 0x0 0x0 0x196580d0 0x1 0x0 0x0 0x196580d4 0x1 0x0 0x0 0x196580d8 0x1 0x0 0x0 0x196580e0 0x1 0x0 0x0 0x196580e8 0x1 0x0 0x0 0x196580f0 0x1 0x0 0x0 0x196580f8 0x1 0x0 0x0 0x19658100 0x1 0x0 0x0 0x19658108 0x1 0x0 0x0 0x19658110 0x1 0x0 0x0 0x19658118 0x1 0x0 0x0 0x19658120 0x1 0x0 0x0 0x19658128 0x1 0x0 0x0 0x19658210 0x1 0x0 0x0 0x19658214 0x1 0x0 0x0 0x19658218 0x1 0x0 0x0 0x19659010 0x1 0x0 0x0 0x19659070 0x1 0x0 0x0 0x1965b004 0x1 0x0 0x0 0x1935802c 0x1 0x0 0x0 0x1935809c 0x1 0x0 0x0 0x193580a0 0x1 0x0 0x0 0x193580a8 0x1 0x0 0x0 0x193580ac 0x1 0x0 0x0 0x193580b0 0x1 0x0 0x0 0x193580b8 0x1 0x0 0x0 0x193580c0 0x1 0x0 0x0 0x193580c4 0x1 0x0 0x0 0x193580c8 0x1 0x0 0x0 0x193580cc 0x1 0x0 0x0 0x193580d0 0x1 0x0 0x0 0x193580d4 0x1 0x0 0x0 0x193580d8 0x1 0x0 0x0 0x193580e0 0x1 0x0 0x0 0x193580e8 0x1 0x0 0x0 0x193580f0 0x1 0x0 0x0 0x193580f8 0x1 0x0 0x0 0x19358100 0x1 0x0 0x0 0x19358108 0x1 0x0 0x0 0x19358110 0x1 0x0 0x0 0x19358118 0x1 0x0 0x0 0x19358120 0x1 0x0 0x0 0x19358128 0x1 0x0 0x0 0x19358210 0x1 0x0 0x0 0x19358214 0x1 0x0 0x0 0x19358218 0x1 0x0 0x0 0x19359010 0x1 0x0 0x0 0x19359070 0x1 0x0 0x0 0x1935b004 0x1 0x0 0x0 0x1975802c 0x1 0x0 0x0 0x1975809c 0x1 0x0 0x0 0x197580a0 0x1 0x0 0x0 0x197580a8 0x1 0x0 0x0 0x197580ac 0x1 0x0 0x0 0x197580b0 0x1 0x0 0x0 0x197580b8 0x1 0x0 0x0 0x197580c0 0x1 0x0 0x0 0x197580c4 0x1 0x0 0x0 0x197580c8 0x1 0x0 0x0 0x197580cc 0x1 0x0 0x0 0x197580d0 0x1 0x0 0x0 0x197580d4 0x1 0x0 0x0 0x197580d8 0x1 0x0 0x0 0x197580e0 0x1 0x0 0x0 0x197580e8 0x1 0x0 0x0 0x197580f0 0x1 0x0 0x0 0x197580f8 0x1 0x0 0x0 0x19758100 0x1 0x0 0x0 0x19758108 0x1 0x0 0x0 0x19758110 0x1 0x0 0x0 0x19758118 0x1 0x0 0x0 0x19758120 0x1 0x0 0x0 0x19758128 0x1 0x0 0x0 0x19758210 0x1 0x0 0x0 0x19758214 0x1 0x0 0x0 0x19758218 0x1 0x0 0x0 0x19759010 0x1 0x0 0x0 0x19759070 0x1 0x0 0x0 0x1975b004 0x1 0x0 0x0 0x192c0310 0x1 0x0 0x0 0x192c0400 0x1 0x0 0x0 0x192c0404 0x1 0x0 0x0 0x192c0410 0x1 0x0 0x0 0x192c0414 0x1 0x0 0x0 0x192c0418 0x1 0x0 0x0 0x192c0420 0x1 0x0 0x0 0x192c0424 0x1 0x0 0x0 0x192c0430 0x1 0x0 0x0 0x192c0440 0x1 0x0 0x0 0x192c0448 0x1 0x0 0x0 0x192c04a0 0x1 0x0 0x0 0x192c04b0 0x1 0x0 0x0 0x192c04b4 0x1 0x0 0x0 0x192c04b8 0x1 0x0 0x0 0x192c04d0 0x1 0x0 0x0 0x192c04d4 0x1 0x0 0x0 0x192c341c 0x1 0x0 0x0 0x192c5804 0x1 0x0 0x0 0x192c590c 0x1 0x0 0x0 0x192c5a14 0x1 0x0 0x0 0x192c5c1c 0x1 0x0 0x0 0x192c5c38 0x1 0x0 0x0 0x192c9100 0x1 0x0 0x0 0x192c9110 0x1 0x0 0x0 0x192c9120 0x1 0x0 0x0 0x192c9180 0x1 0x0 0x0 0x192c9184 0x1 0x0 0x0 0x193c0310 0x1 0x0 0x0 0x193c0400 0x1 0x0 0x0 0x193c0404 0x1 0x0 0x0 0x193c0410 0x1 0x0 0x0 0x193c0414 0x1 0x0 0x0 0x193c0418 0x1 0x0 0x0 0x193c0420 0x1 0x0 0x0 0x193c0424 0x1 0x0 0x0 0x193c0430 0x1 0x0 0x0 0x193c0440 0x1 0x0 0x0 0x193c0448 0x1 0x0 0x0 0x193c04a0 0x1 0x0 0x0 0x193c04b0 0x1 0x0 0x0 0x193c04b4 0x1 0x0 0x0 0x193c04b8 0x1 0x0 0x0 0x193c04d0 0x1 0x0 0x0 0x193c04d4 0x1 0x0 0x0 0x193c341c 0x1 0x0 0x0 0x193c5804 0x1 0x0 0x0 0x193c590c 0x1 0x0 0x0 0x193c5a14 0x1 0x0 0x0 0x193c5c1c 0x1 0x0 0x0 0x193c5c38 0x1 0x0 0x0 0x193c9100 0x1 0x0 0x0 0x193c9110 0x1 0x0 0x0 0x193c9120 0x1 0x0 0x0 0x193c9180 0x1 0x0 0x0 0x193c9184 0x1 0x0 0x0 0x196c0310 0x1 0x0 0x0 0x196c0400 0x1 0x0 0x0 0x196c0404 0x1 0x0 0x0 0x196c0410 0x1 0x0 0x0 0x196c0414 0x1 0x0 0x0 0x196c0418 0x1 0x0 0x0 0x196c0420 0x1 0x0 0x0 0x196c0424 0x1 0x0 0x0 0x196c0430 0x1 0x0 0x0 0x196c0440 0x1 0x0 0x0 0x196c0448 0x1 0x0 0x0 0x196c04a0 0x1 0x0 0x0 0x196c04b0 0x1 0x0 0x0 0x196c04b4 0x1 0x0 0x0 0x196c04b8 0x1 0x0 0x0 0x196c04d0 0x1 0x0 0x0 0x196c04d4 0x1 0x0 0x0 0x196c341c 0x1 0x0 0x0 0x196c5804 0x1 0x0 0x0 0x196c590c 0x1 0x0 0x0 0x196c5a14 0x1 0x0 0x0 0x196c5c1c 0x1 0x0 0x0 0x196c5c38 0x1 0x0 0x0 0x196c9100 0x1 0x0 0x0 0x196c9110 0x1 0x0 0x0 0x196c9120 0x1 0x0 0x0 0x196c9180 0x1 0x0 0x0 0x196c9184 0x1 0x0 0x0 0x197c0310 0x1 0x0 0x0 0x197c0400 0x1 0x0 0x0 0x197c0404 0x1 0x0 0x0 0x197c0410 0x1 0x0 0x0 0x197c0414 0x1 0x0 0x0 0x197c0418 0x1 0x0 0x0 0x197c0420 0x1 0x0 0x0 0x197c0424 0x1 0x0 0x0 0x197c0430 0x1 0x0 0x0 0x197c0440 0x1 0x0 0x0 0x197c0448 0x1 0x0 0x0 0x197c04a0 0x1 0x0 0x0 0x197c04b0 0x1 0x0 0x0 0x197c04b4 0x1 0x0 0x0 0x197c04b8 0x1 0x0 0x0 0x197c04d0 0x1 0x0 0x0 0x197c04d4 0x1 0x0 0x0 0x197c341c 0x1 0x0 0x0 0x197c5804 0x1 0x0 0x0 0x197c590c 0x1 0x0 0x0 0x197c5a14 0x1 0x0 0x0 0x197c5c1c 0x1 0x0 0x0 0x197c5c38 0x1 0x0 0x0 0x197c9100 0x1 0x0 0x0 0x197c9110 0x1 0x0 0x0 0x197c9120 0x1 0x0 0x0 0x197c9180 0x1 0x0 0x0 0x197c9184 0x1 0x0 0x0 0x192c5cac 0x1 0x0 0x0 0x192c5cb0 0x1 0x0 0x0 0x192c5cb4 0x1 0x0 0x0 0x196c5cac 0x1 0x0 0x0 0x196c5cb0 0x1 0x0 0x0 0x196c5cb4 0x1 0x0 0x0 0x193c5cac 0x1 0x0 0x0 0x193c5cb0 0x1 0x0 0x0 0x193c5cb4 0x1 0x0 0x0 0x197c5cac 0x1 0x0 0x0 0x197c5cb0 0x1 0x0 0x0 0x197c5cb4 0x1 0x0 0x0 0x190ba28c 0x1 0x0 0x0 0x190ba294 0x1 0x0 0x0 0x190ba29c 0x1 0x0 0x0 0x192e0618 0x1 0x0 0x0 0x192e0684 0x1 0x0 0x0 0x192e068c 0x1 0x0 0x0 0x193e0618 0x1 0x0 0x0 0x193e0684 0x1 0x0 0x0 0x193e068c 0x1 0x0 0x0 0x196e0618 0x1 0x0 0x0 0x196e0684 0x1 0x0 0x0 0x196e068c 0x1 0x0 0x0 0x197e0618 0x1 0x0 0x0 0x197e0684 0x1 0x0 0x0 0x197e068c 0x1 0x0 0x0 0x19281e64 0x1 0x0 0x0 0x19281ea0 0x1 0x0 0x0 0x19283e64 0x1 0x0 0x0 0x19283ea0 0x1 0x0 0x0 0x1928527c 0x1 0x0 0x0 0x19285290 0x1 0x0 0x0 0x192854ec 0x1 0x0 0x0 0x192854f4 0x1 0x0 0x0 0x19285514 0x1 0x0 0x0 0x1928551c 0x1 0x0 0x0 0x19285524 0x1 0x0 0x0 0x19285548 0x1 0x0 0x0 0x19285550 0x1 0x0 0x0 0x19285558 0x1 0x0 0x0 0x192855b8 0x1 0x0 0x0 0x192855c0 0x1 0x0 0x0 0x192855ec 0x1 0x0 0x0 0x19285870 0x1 0x0 0x0 0x192858a0 0x1 0x0 0x0 0x192858a8 0x1 0x0 0x0 0x192858b0 0x1 0x0 0x0 0x192858b8 0x1 0x0 0x0 0x192858d8 0x1 0x0 0x0 0x192858dc 0x1 0x0 0x0 0x192858f4 0x1 0x0 0x0 0x192858fc 0x1 0x0 0x0 0x19285920 0x1 0x0 0x0 0x19285928 0x1 0x0 0x0 0x19285944 0x1 0x0 0x0 0x19286314 0x1 0x0 0x0 0x19286454 0x1 0x0 0x0 0x19286594 0x1 0x0 0x0 0x19286604 0x1 0x0 0x0 0x1928660c 0x1 0x0 0x0 0x19381e64 0x1 0x0 0x0 0x19381ea0 0x1 0x0 0x0 0x19383e64 0x1 0x0 0x0 0x19383ea0 0x1 0x0 0x0 0x1938527c 0x1 0x0 0x0 0x19385290 0x1 0x0 0x0 0x193854ec 0x1 0x0 0x0 0x193854f4 0x1 0x0 0x0 0x19385514 0x1 0x0 0x0 0x1938551c 0x1 0x0 0x0 0x19385524 0x1 0x0 0x0 0x19385548 0x1 0x0 0x0 0x19385550 0x1 0x0 0x0 0x19385558 0x1 0x0 0x0 0x193855b8 0x1 0x0 0x0 0x193855c0 0x1 0x0 0x0 0x193855ec 0x1 0x0 0x0 0x19385870 0x1 0x0 0x0 0x193858a0 0x1 0x0 0x0 0x193858a8 0x1 0x0 0x0 0x193858b0 0x1 0x0 0x0 0x193858b8 0x1 0x0 0x0 0x193858d8 0x1 0x0 0x0 0x193858dc 0x1 0x0 0x0 0x193858f4 0x1 0x0 0x0 0x193858fc 0x1 0x0 0x0 0x19385920 0x1 0x0 0x0 0x19385928 0x1 0x0 0x0 0x19385944 0x1 0x0 0x0 0x19386314 0x1 0x0 0x0 0x19386454 0x1 0x0 0x0 0x19386594 0x1 0x0 0x0 0x19386604 0x1 0x0 0x0 0x1938660c 0x1 0x0 0x0 0x19681e64 0x1 0x0 0x0 0x19681ea0 0x1 0x0 0x0 0x19683e64 0x1 0x0 0x0 0x19683ea0 0x1 0x0 0x0 0x1968527c 0x1 0x0 0x0 0x19685290 0x1 0x0 0x0 0x196854ec 0x1 0x0 0x0 0x196854f4 0x1 0x0 0x0 0x19685514 0x1 0x0 0x0 0x1968551c 0x1 0x0 0x0 0x19685524 0x1 0x0 0x0 0x19685548 0x1 0x0 0x0 0x19685550 0x1 0x0 0x0 0x19685558 0x1 0x0 0x0 0x196855b8 0x1 0x0 0x0 0x196855c0 0x1 0x0 0x0 0x196855ec 0x1 0x0 0x0 0x19685870 0x1 0x0 0x0 0x196858a0 0x1 0x0 0x0 0x196858a8 0x1 0x0 0x0 0x196858b0 0x1 0x0 0x0 0x196858b8 0x1 0x0 0x0 0x196858d8 0x1 0x0 0x0 0x196858dc 0x1 0x0 0x0 0x196858f4 0x1 0x0 0x0 0x196858fc 0x1 0x0 0x0 0x19685920 0x1 0x0 0x0 0x19685928 0x1 0x0 0x0 0x19685944 0x1 0x0 0x0 0x19686314 0x1 0x0 0x0 0x19686454 0x1 0x0 0x0 0x19686594 0x1 0x0 0x0 0x19686604 0x1 0x0 0x0 0x1968660c 0x1 0x0 0x0 0x19781e64 0x1 0x0 0x0 0x19781ea0 0x1 0x0 0x0 0x19783e64 0x1 0x0 0x0 0x19783ea0 0x1 0x0 0x0 0x1978527c 0x1 0x0 0x0 0x19785290 0x1 0x0 0x0 0x197854ec 0x1 0x0 0x0 0x197854f4 0x1 0x0 0x0 0x19785514 0x1 0x0 0x0 0x1978551c 0x1 0x0 0x0 0x19785524 0x1 0x0 0x0 0x19785548 0x1 0x0 0x0 0x19785550 0x1 0x0 0x0 0x19785558 0x1 0x0 0x0 0x197855b8 0x1 0x0 0x0 0x197855c0 0x1 0x0 0x0 0x197855ec 0x1 0x0 0x0 0x19785870 0x1 0x0 0x0 0x197858a0 0x1 0x0 0x0 0x197858a8 0x1 0x0 0x0 0x197858b0 0x1 0x0 0x0 0x197858b8 0x1 0x0 0x0 0x197858d8 0x1 0x0 0x0 0x197858dc 0x1 0x0 0x0 0x197858f4 0x1 0x0 0x0 0x197858fc 0x1 0x0 0x0 0x19785920 0x1 0x0 0x0 0x19785928 0x1 0x0 0x0 0x19785944 0x1 0x0 0x0 0x19786314 0x1 0x0 0x0 0x19786454 0x1 0x0 0x0 0x19786594 0x1 0x0 0x0 0x19786604 0x1 0x0 0x0 0x1978660c 0x1 0x0 0x0 0x610110 0x1 0x0 0x0 0x610114 0x1 0x0 0x0 0x610118 0x1 0x0 0x0 0x61011c 0x1 0x0 0x0 0x610120 0x1 0x0 0x0 0x1908e01c 0x1 0x0 0x0 0x1908e030 0x1 0x0 0x0 0x19032020 0x1 0x0 0x0 0x19032024 0x1 0x0 0x1 0x19030040 0x1 0x1 0x1 0x1903005c 0x22c000 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c001 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c002 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c003 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c004 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c005 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c006 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c007 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c008 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c009 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00a 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00b 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00c 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00d 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00e 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c00f 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c010 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c011 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c012 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c013 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c014 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c015 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c016 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c017 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c018 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c019 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01a 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01b 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01c 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01d 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01e 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c01f 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c300 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c341 0x1 0x0 0x19030010 0x1 0x0 0x1 0x1903005c 0x22c7b1 0x1 0x0 0x19030010 0x1 0x0 0x0 0x32302028 0x1 0x0 0x0 0x320a4404 0x1 0x0 0x0 0x320a4408 0x1 0x0 0x0 0x323b0404 0x1 0x0 0x0 0x323b0408 0x1 0x0 0x0 0xb2b1020 0x1 0x0 0x0 0xb2b1024 0x1 0x0>;
			};

			link_list_1 {
				qcom,curr-link-list = <0x4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x190e0010 0x1 0x0 0x0 0x190e0020 0x8 0x0 0x0 0x190e0248 0x1 0x0 0x0 0x195f0010 0x1 0x0 0x0 0x195f0020 0x8 0x0 0x0 0x195f0248 0x1 0x0 0x0 0x199f0010 0x1 0x0 0x0 0x199f0020 0x8 0x0 0x0 0x199f0248 0x1 0x0 0x0 0x190e5018 0x1 0x0 0x0 0x190e5008 0x1 0x0 0x2 0x6 0x0 0x0 0x0 0x190e5010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x195f2018 0x1 0x0 0x0 0x195f2008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x195f2010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x199f2018 0x1 0x0 0x0 0x199f2008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x199f2010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x3c40010 0x1 0x0 0x0 0x3c40020 0x8 0x0 0x0 0x3c4b048 0x1 0x0 0x0 0x3c41018 0x1 0x0 0x0 0x3c41008 0x1 0x0 0x2 0x5 0x0 0x0 0x0 0x3c41010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1740008 0x1 0x0 0x0 0x1740020 0x8 0x0 0x0 0x174c048 0x1 0x0 0x0 0x1741018 0x1 0x0 0x0 0x1741008 0x1 0x0 0x2 0xb 0x0 0x0 0x0 0x1741010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1680010 0x1 0x0 0x0 0x1680020 0x8 0x0 0x0 0x1681048 0x1 0x0 0x0 0x1682018 0x1 0x0 0x0 0x1682008 0x1 0x0 0x2 0x7 0x0 0x0 0x0 0x1682010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16e0010 0x1 0x0 0x0 0x16e0020 0x8 0x0 0x0 0x16e8048 0x1 0x0 0x0 0x1700010 0x1 0x0 0x0 0x1700020 0x8 0x0 0x0 0x1708048 0x1 0x0 0x0 0x16c0010 0x1 0x0 0x0 0x16c0020 0x8 0x0 0x0 0x16cc048 0x1 0x0 0x0 0x16e6018 0x1 0x0 0x0 0x16e6008 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x16e6010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16c2018 0x1 0x0 0x0 0x16c2008 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x16c2010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1706118 0x1 0x0 0x0 0x1706108 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1706110 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1706098 0x1 0x0 0x0 0x1706088 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1706090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1706018 0x1 0x0 0x0 0x1706008 0x1 0x0 0x2 0x5 0x0 0x0 0x0 0x1706010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1500010 0x1 0x0 0x0 0x1500020 0x8 0x0 0x0 0x1500248 0x2 0x0 0x0 0x1500258 0x1 0x0 0x0 0x1500448 0x1 0x0 0x0 0x1510098 0x1 0x0 0x0 0x1510088 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1510090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1513018 0x1 0x0 0x0 0x1513008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1513010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1512018 0x1 0x0 0x0 0x1512008 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x1512010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1511018 0x1 0x0 0x0 0x1511008 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1511010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1514018 0x1 0x0 0x0 0x1514008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1514010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1510018 0x1 0x0 0x0 0x1510008 0x1 0x0 0x2 0xb 0x0 0x0 0x0 0x1510010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x17100104 0x1d 0x0 0x0 0x17100204 0x1d 0x0 0x0 0x17100384 0x1d 0x0 0x0 0xb281024 0x1 0x0 0x0 0xbde1034 0x1 0x0 0x0 0xb201020 0x2 0x0 0x0 0xb211020 0x2 0x0 0x0 0xb221020 0x2 0x0 0x0 0xb231020 0x2 0x0 0x0 0xb204520 0x1 0x0 0x0 0x17a00010 0x1 0x0 0x0 0x17a10010 0x1 0x0 0x0 0x17a20010 0x1 0x0 0x0 0x17a30010 0x1 0x0 0x0 0x17a00030 0x1 0x0 0x0 0x17a10030 0x1 0x0 0x0 0x17a20030 0x1 0x0 0x0 0x17a30030 0x1 0x0 0x0 0x17a00038 0x1 0x0 0x0 0x17a10038 0x1 0x0 0x0 0x17a20038 0x1 0x0 0x0 0x17a30038 0x1 0x0 0x0 0x17a00040 0x1 0x0 0x0 0x17a10040 0x1 0x0 0x0 0x17a20040 0x1 0x0 0x0 0x17a30040 0x1 0x0 0x0 0x17a00048 0x1 0x0 0x0 0x17a00400 0x3 0x0 0x0 0x17a10400 0x3 0x0 0x0 0x17a20400 0x3 0x0 0x0 0x17a30400 0x3 0x0 0x0 0xc230000 0x6 0x0>;
			};
		};

		ddr-freq-table {
			phandle = <0xb2>;
			qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
		};

		ddrqos-freq-table {
			phandle = <0xb5>;
			qcom,freq-tbl = <0x0 0x1>;
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <0x54>;
		};

		dsi_pll_codes {
			label = "dsi_pll_codes";
			phandle = <0x593>;
			reg = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x422>;
			qcom,dummy-sink;

			in-ports {

				port {

					endpoint {
						phandle = <0x219>;
						remote-endpoint = <0x214>;
					};
				};
			};
		};

		ete0 {
			atid = <0x1>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete0";
			cpu = <0x15>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x22c>;
						remote-endpoint = <0x223>;
					};
				};
			};
		};

		ete1 {
			atid = <0x2>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete1";
			cpu = <0x16>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x22d>;
						remote-endpoint = <0x224>;
					};
				};
			};
		};

		ete2 {
			atid = <0x3>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete2";
			cpu = <0x17>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x22e>;
						remote-endpoint = <0x225>;
					};
				};
			};
		};

		ete3 {
			atid = <0x4>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete3";
			cpu = <0x18>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x22f>;
						remote-endpoint = <0x226>;
					};
				};
			};
		};

		ete4 {
			atid = <0x5>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete4";
			cpu = <0x19>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x230>;
						remote-endpoint = <0x227>;
					};
				};
			};
		};

		ete5 {
			atid = <0x6>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete5";
			cpu = <0x1a>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x231>;
						remote-endpoint = <0x228>;
					};
				};
			};
		};

		ete6 {
			atid = <0x7>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete6";
			cpu = <0x1b>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x232>;
						remote-endpoint = <0x229>;
					};
				};
			};
		};

		ete7 {
			atid = <0x8>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete7";
			cpu = <0x1c>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x233>;
						remote-endpoint = <0x22a>;
					};
				};
			};
		};

		funnel@10041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x41d>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x160>;
						remote-endpoint = <0x1fc>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1fb>;
						remote-endpoint = <0x1fe>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x162>;
						remote-endpoint = <0x1fd>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x207>;
						remote-endpoint = <0x1ff>;
					};
				};
			};
		};

		funnel@10042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x41e>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1bc>;
						remote-endpoint = <0x200>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x201>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1de>;
						remote-endpoint = <0x202>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1d5>;
						remote-endpoint = <0x203>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1f8>;
						remote-endpoint = <0x204>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x206>;
						remote-endpoint = <0x205>;
					};
				};
			};
		};

		funnel@10045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qdss";
			phandle = <0x41f>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ff>;
						remote-endpoint = <0x207>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x205>;
						remote-endpoint = <0x206>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x211>;
						remote-endpoint = <0x208>;
					};
				};
			};
		};

		funnel@10804000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x417>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cc>;
						remote-endpoint = <0x1d3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x172>;
						remote-endpoint = <0x1d2>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1d1>;
						remote-endpoint = <0x1d4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x203>;
						remote-endpoint = <0x1d5>;
					};
				};
			};
		};

		funnel@1080c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem_q6";
			phandle = <0x416>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1ce>;
						remote-endpoint = <0x1cf>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x173>;
						remote-endpoint = <0x1d0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1d4>;
						remote-endpoint = <0x1d1>;
					};
				};
			};
		};

		funnel@1080d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem_q6_dup";
			phandle = <0x415>;
			qcom,duplicate-funnel;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x171>;
						remote-endpoint = <0x1cd>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1cf>;
						remote-endpoint = <0x1ce>;
					};
				};
			};
		};

		funnel@10832000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-video";
			phandle = <0x402>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x14f>;
						remote-endpoint = <0x182>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x184>;
						remote-endpoint = <0x183>;
					};
				};
			};
		};

		funnel@10846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x404>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x14a>;
						remote-endpoint = <0x188>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ed>;
						remote-endpoint = <0x189>;
					};
				};
			};
		};

		funnel@10883000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-spss";
			phandle = <0x40c>;
			reg = <0x10883000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						phandle = <0x166>;
						remote-endpoint = <0x1a9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x1aa>;
					};
				};
			};
		};

		funnel@10902000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gfx_dl";
			phandle = <0x401>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						phandle = <0x156>;
						remote-endpoint = <0x180>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1e4>;
						remote-endpoint = <0x181>;
					};
				};
			};
		};

		funnel@10985000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x40b>;
			reg = <0x10985000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x154>;
						remote-endpoint = <0x1a1>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x155>;
						remote-endpoint = <0x1a2>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1a0>;
						remote-endpoint = <0x1a3>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e2>;
						remote-endpoint = <0x1a4>;
						source = <0x1a5>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1e5>;
						remote-endpoint = <0x1a6>;
						source = <0x1a7>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1f7>;
						remote-endpoint = <0x1a8>;
					};
				};
			};
		};

		funnel@10986000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing_dup";
			phandle = <0x40a>;
			qcom,duplicate-funnel;
			reg = <0x10986000 0x1000 0x10985000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x164>;
						remote-endpoint = <0x19f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1a3>;
						remote-endpoint = <0x1a0>;
					};
				};
			};
		};

		funnel@109c2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_south";
			phandle = <0x40f>;
			reg = <0x109c2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1ba>;
						remote-endpoint = <0x1bb>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x200>;
						remote-endpoint = <0x1bc>;
					};
				};
			};
		};

		funnel@10ac2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_north";
			phandle = <0x413>;
			reg = <0x10ac2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c5>;
						remote-endpoint = <0x1c6>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1aa>;
						remote-endpoint = <0x1c7>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1c2>;
						remote-endpoint = <0x1c8>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x201>;
						remote-endpoint = <0x1c9>;
					};
				};
			};
		};

		funnel@10b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-aoss";
			phandle = <0x421>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x17b>;
						remote-endpoint = <0x20f>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x17f>;
						remote-endpoint = <0x210>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x20e>;
						remote-endpoint = <0x212>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x208>;
						remote-endpoint = <0x211>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x215>;
						remote-endpoint = <0x213>;
					};
				};
			};
		};

		funnel@10b24000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ssc";
			phandle = <0x3ff>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x141>;
						remote-endpoint = <0x179>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x145>;
						remote-endpoint = <0x17a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x20f>;
						remote-endpoint = <0x17b>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x400>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x142>;
						remote-endpoint = <0x17c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x144>;
						remote-endpoint = <0x17d>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x143>;
						remote-endpoint = <0x17e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x210>;
						remote-endpoint = <0x17f>;
					};
				};
			};
		};

		funnel@10c0b000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-multimedia";
			phandle = <0x403>;
			reg = <0x10c0b000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x183>;
						remote-endpoint = <0x184>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x150>;
						remote-endpoint = <0x185>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x151>;
						remote-endpoint = <0x186>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ab>;
						remote-endpoint = <0x187>;
					};
				};
			};
		};

		funnel@10c2f000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_center";
			phandle = <0x41b>;
			reg = <0x10c2f000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f4>;
						remote-endpoint = <0x1f5>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x19e>;
						remote-endpoint = <0x1f6>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1a8>;
						remote-endpoint = <0x1f7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x204>;
						remote-endpoint = <0x1f8>;
					};
				};
			};
		};

		funnel@10c3a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_west";
			phandle = <0x40d>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x187>;
						remote-endpoint = <0x1ab>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x152>;
						remote-endpoint = <0x1ac>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x153>;
						remote-endpoint = <0x1ad>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f0>;
						remote-endpoint = <0x1ae>;
						source = <0x1af>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1df>;
						remote-endpoint = <0x1b0>;
						source = <0x1b1>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1e1>;
						remote-endpoint = <0x1b2>;
						source = <0x1b3>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1e0>;
						remote-endpoint = <0x1b4>;
						source = <0x1b5>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1e3>;
						remote-endpoint = <0x1b6>;
						source = <0x1b7>;
					};
				};
			};
		};

		funnel@10cc8000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-tmess";
			phandle = <0x411>;
			reg = <0x10cc8000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						phandle = <0x1c0>;
						remote-endpoint = <0x1c1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x1c2>;
					};
				};
			};
		};

		funnel@10d05000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_dl0";
			phandle = <0x409>;
			reg = <0x10d05000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18b>;
						remote-endpoint = <0x192>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x18d>;
						remote-endpoint = <0x191>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x14d>;
						remote-endpoint = <0x194>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x14e>;
						remote-endpoint = <0x193>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x190>;
						remote-endpoint = <0x195>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ec>;
						remote-endpoint = <0x196>;
						source = <0x197>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1ef>;
						remote-endpoint = <0x198>;
						source = <0x199>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1ee>;
						remote-endpoint = <0x19a>;
						source = <0x19b>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1f1>;
						remote-endpoint = <0x19c>;
						source = <0x19d>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1f6>;
						remote-endpoint = <0x19e>;
					};
				};
			};
		};

		funnel@10d0f000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_dl1";
			phandle = <0x408>;
			reg = <0x10d0f000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x18e>;
						remote-endpoint = <0x18f>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x195>;
						remote-endpoint = <0x190>;
					};
				};
			};
		};

		funnel@10d22000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_ch02";
			phandle = <0x405>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x14b>;
						remote-endpoint = <0x18a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x192>;
						remote-endpoint = <0x18b>;
					};
				};
			};
		};

		funnel@10d32000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_ch13";
			phandle = <0x406>;
			reg = <0x10d32000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x14c>;
						remote-endpoint = <0x18c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x191>;
						remote-endpoint = <0x18d>;
					};
				};
			};
		};

		funnel@13810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x419>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22b>;
						remote-endpoint = <0x1dc>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1db>;
						remote-endpoint = <0x1dd>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x202>;
						remote-endpoint = <0x1de>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x223>;
						remote-endpoint = <0x22c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x224>;
						remote-endpoint = <0x22d>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x225>;
						remote-endpoint = <0x22e>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x226>;
						remote-endpoint = <0x22f>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x227>;
						remote-endpoint = <0x230>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x228>;
						remote-endpoint = <0x231>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x229>;
						remote-endpoint = <0x232>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x22a>;
						remote-endpoint = <0x233>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1dc>;
						remote-endpoint = <0x22b>;
					};
				};
			};
		};

		gladiator {
			atid = <0x60>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-gladiator";
			phandle = <0x407>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x18f>;
						remote-endpoint = <0x18e>;
					};
				};
			};
		};

		gunyah-vsock {
			compatible = "qcom,gunyah-vsock";
			msgq-label = <0x3>;
			peer-name = <0x2>;
			qcom,master;
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src", "ref_clk";
			clocks = <0x1f 0x0 0x23 0x1f>;
			compatible = "qcom,usb-hsphy-snps-femto";
			phandle = <0x139>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x114>;
			reg-names = "hsusb_phy_base";
			reset-names = "phy_reset";
			resets = <0x23 0x15>;
			vdd-supply = <0x13b>;
			vdda18-supply = <0x13c>;
			vdda33-supply = <0x13d>;
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x5b>;
			syscon = <0x96 0x0 0x1000>;
		};

		i2c@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x78 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x0 0x3 0x40 0x0 0x10c 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x175 0x4>;
			phandle = <0x3b7>;
			pinctrl-0 = <0x10a>;
			pinctrl-1 = <0x10b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x880000 0x4000>;
			status = "disabled";
		};

		i2c@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x7a 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x1 0x3 0x40 0x0 0x10c 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x247 0x4>;
			phandle = <0x3bb>;
			pinctrl-0 = <0x116>;
			pinctrl-1 = <0x117>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x884000 0x4000>;
			status = "disabled";
		};

		i2c@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x7c 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x2 0x3 0x40 0x0 0x10c 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x248 0x4>;
			phandle = <0x3bd>;
			pinctrl-0 = <0x11a>;
			pinctrl-1 = <0x11b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x888000 0x4000>;
			status = "disabled";
		};

		i2c@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x7e 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x3 0x3 0x40 0x0 0x10c 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x249 0x4>;
			phandle = <0x3bf>;
			pinctrl-0 = <0x11e>;
			pinctrl-1 = <0x11f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x88c000 0x4000>;
			status = "disabled";
		};

		i2c@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x80 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x4 0x3 0x40 0x0 0x10c 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x24a 0x4>;
			phandle = <0x3c1>;
			pinctrl-0 = <0x122>;
			pinctrl-1 = <0x123>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x890000 0x4000>;
			status = "disabled";
		};

		i2c@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x82 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x5 0x3 0x40 0x0 0x10c 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x24b 0x4>;
			phandle = <0x3c3>;
			pinctrl-0 = <0x126>;
			pinctrl-1 = <0x127>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x894000 0x4000>;
			status = "disabled";
		};

		i2c@898000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x84 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x6 0x3 0x40 0x0 0x10c 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x243 0x4>;
			phandle = <0x3c5>;
			pinctrl-0 = <0x12a>;
			pinctrl-1 = <0x12b>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x898000 0x4000>;
			status = "disabled";
		};

		i2c@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x56 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x0 0x3 0x40 0x0 0xd1 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x399>;
			pinctrl-0 = <0xcf>;
			pinctrl-1 = <0xd0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x980000 0x4000>;
			status = "disabled";
		};

		i2c@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x58 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x1 0x3 0x40 0x0 0xd1 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x39b>;
			pinctrl-0 = <0xd4>;
			pinctrl-1 = <0xd5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x984000 0x4000>;
			status = "disabled";

			dio4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x39c>;
				reg = <0x42>;
				status = "disabled";
			};
		};

		i2c@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x5a 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x2 0x3 0x40 0x0 0xd1 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x39e>;
			pinctrl-0 = <0xd8>;
			pinctrl-1 = <0xd9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x988000 0x4000>;
			status = "disabled";
		};

		i2c@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x5c 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x3 0x3 0x40 0x0 0xd1 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x3a0>;
			pinctrl-0 = <0xdc>;
			pinctrl-1 = <0xdd>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x98c000 0x4000>;
			status = "disabled";
		};

		i2c@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x5e 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x4 0x3 0x40 0x2 0xd1 0x1 0x4 0x3 0x40 0x2>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x3a2>;
			pinctrl-0 = <0xe0>;
			pinctrl-1 = <0xe1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x990000 0x4000>;
			status = "disabled";
		};

		i2c@994000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x60 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x5 0x3 0x40 0x0 0xd1 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x3a4>;
			pinctrl-0 = <0xe4>;
			pinctrl-1 = <0xe5>;
			pinctrl-names = "default", "sleep";
			qcom,shared;
			qcom,wrapper-core = <0xce>;
			reg = <0x994000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x3a5>;
				reg = <0x42>;
			};

			nq@64 {
				compatible = "rtc6226";
				fmint-gpio = <0xa1 0x2c 0x0>;
				reg = <0x64>;
				rtc6226,vdd-load = <0x3a98>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
				vdd-supply = <0xb1>;
				vio-supply = <0xc5>;
			};
		};

		i2c@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x62 0x23 0x86 0x23 0x87>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x6 0x3 0x40 0x0 0xd1 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x3a7>;
			pinctrl-0 = <0xe8>;
			pinctrl-1 = <0xe9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x998000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x68 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x0 0x3 0x40 0x0 0xee 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x3a9>;
			pinctrl-0 = <0xec>;
			pinctrl-1 = <0xed>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6a 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x1 0x3 0x40 0x0 0xee 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x3ab>;
			pinctrl-0 = <0xf2>;
			pinctrl-1 = <0xf3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6c 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x2 0x3 0x40 0x0 0xee 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x3ad>;
			pinctrl-0 = <0xf6>;
			pinctrl-1 = <0xf7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6e 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x3 0x3 0x40 0x0 0xee 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x3af>;
			pinctrl-0 = <0xfa>;
			pinctrl-1 = <0xfb>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x70 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x4 0x3 0x40 0x0 0xee 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x3b1>;
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x72 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x5 0x3 0x40 0x0 0xee 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x3b3>;
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa94000 0x4000>;
			status = "disabled";
		};

		i2c@a98000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x74 0x23 0x88 0x23 0x89>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x6 0x3 0x40 0x0 0xee 0x1 0x6 0x3 0x40 0x0>;
			interrupts = <0x0 0x16b 0x4>;
			phandle = <0x3b5>;
			pinctrl-0 = <0x106>;
			pinctrl-1 = <0x107>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa98000 0x4000>;
			status = "disabled";
		};

		i3c-master@880000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x78 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x175 0x4 0x3d 0x23 0x4 0x3d 0x22 0x4>;
			phandle = <0x3b9>;
			pinctrl-0 = <0x110>;
			pinctrl-1 = <0x111>;
			pinctrl-2 = <0x112>;
			pinctrl-names = "default", "sleep", "disable";
			qcom,ibi-ctrl-id = <0xf>;
			qcom,wrapper-core = <0x10d>;
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			status = "disabled";
		};

		i3c-master@a84000 {
			#address-cells = <0x3>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6a 0x23 0x88 0x23 0x89>;
			compatible = "qcom,geni-i3c";
			interrupts-extended = <0x1 0x0 0x162 0x4 0x3d 0x21 0x4 0x3d 0x20 0x4>;
			phandle = <0x3ba>;
			pinctrl-0 = <0x113>;
			pinctrl-1 = <0x114>;
			pinctrl-2 = <0x115>;
			pinctrl-names = "default", "sleep", "disable";
			qcom,ibi-ctrl-id = <0x9>;
			qcom,wrapper-core = <0xef>;
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			status = "disabled";
		};

		interconnect@0 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-clk_virt";
			phandle = <0xca>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
		};

		interconnect@1 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-mc_virt";
			phandle = <0x43>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x5f 0x60>;
		};

		interconnect@1500000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-config_noc";
			phandle = <0xa0>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x1500000 0x1c000>;
		};

		interconnect@1680000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-system_noc";
			phandle = <0xcb>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x1680000 0x1e200>;
		};

		interconnect@16c0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-pcie_anoc";
			phandle = <0xc6>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x16c0000 0xe280>;
		};

		interconnect@16e0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x23 0xa 0x23 0xc>;
			compatible = "qcom,waipio-aggre1_noc";
			phandle = <0x9e>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x16e0000 0x1c080>;
		};

		interconnect@1700000 {
			#interconnect-cells = <0x1>;
			clocks = <0x23 0x8 0x23 0x9 0x23 0xa 0x1f 0x16>;
			compatible = "qcom,waipio-aggre2_noc";
			phandle = <0x42>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x1700000 0x31080>;
		};

		interconnect@1740000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-mmss_noc";
			phandle = <0x34c>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x5f 0x60>;
			reg = <0x1740000 0x1f080>;
		};

		interconnect@19100000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-gem_noc";
			phandle = <0x9f>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <0x5f 0x60>;
			reg = <0x19100000 0xbb800>;
		};

		interconnect@320C0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-nsp_noc";
			phandle = <0x49>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x320c0000 0x10000>;
		};

		interconnect@3c40000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,waipio-lpass_ag_noc";
			phandle = <0x34d>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x5f>;
			reg = <0x3c40000 0x17200>;
		};

		interrupt-controller@17100000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x1>;
			ranges;
			redistributor-stride = <0x0 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;

			msi-controller@17140000 {
				#msi-cells = <0x1>;
				compatible = "arm,gic-v3-its";
				msi-controller;
				phandle = <0xc1>;
				reg = <0x17140000 0x20000>;
			};
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,pdc";
			interrupt-controller;
			interrupt-parent = <0x1>;
			phandle = <0x3d>;
			qcom,pdc-ranges = <0x0 0x1e0 0xc 0xe 0x1ee 0x18 0x28 0x208 0x36 0x5e 0x261 0x1f 0x7d 0x3f 0x1 0x7e 0x2cc 0xc>;
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
			reg-names = "pdc-interrupt-base", "apss-shared-spi-cfg";
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x9a 0x7e0 0x0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x9a 0x7e0 0x0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x9a 0x7e0 0x0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0x9a 0x7e1 0x0>;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x9a 0x7e0 0x0>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <0xa>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x137 0x7 0x400>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0x137 0x407 0x400>;
			};
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x47 0x3 0x3 0x4>;
			mboxes = <0x47 0x3 0x3>;
			phandle = <0x396>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x47 0x8 0x2 0x4>;
			mboxes = <0x47 0x8 0x2>;
			phandle = <0x394>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x47 0x6 0x3 0x4>;
			mboxes = <0x47 0x6 0x3>;
			phandle = <0x395>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x47 0x4 0x3 0x4>;
			mboxes = <0x47 0x4 0x3>;
			phandle = <0x397>;
		};

		ipclite {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,ipclite";
			hwlocks = <0x5b 0xb>;
			memory-region = <0x5a>;
			ranges;

			apss {
				label = "apss";
				phandle = <0x348>;
				qcom,remote-pid = <0x0>;

				ipclite_signal_0 {
					index = <0x0>;
					interrupt-parent = <0x5c>;
					interrupts = <0x8 0x0 0x1>;
					mboxes = <0x5c 0x8 0x0>;
				};

				ipclite_signal_1 {
					index = <0x1>;
					interrupt-parent = <0x5c>;
					interrupts = <0xf000 0x1 0x1>;
					mboxes = <0x5c 0xf000 0x1>;
				};

				ipclite_signal_2 {
					index = <0x2>;
					interrupt-parent = <0x5c>;
					interrupts = <0x8 0x2 0x1>;
					mboxes = <0x5c 0x8 0x2>;
				};

				ipclite_signal_3 {
					index = <0x3>;
					interrupt-parent = <0x5c>;
					interrupts = <0x8 0x3 0x1>;
					mboxes = <0x5c 0x8 0x3>;
				};
			};

			cdsp {
				label = "cdsp";
				phandle = <0x349>;
				qcom,remote-pid = <0x5>;

				ipclite_signal_0 {
					index = <0x0>;
					interrupt-parent = <0x5c>;
					interrupts = <0x6 0x0 0x1>;
					mboxes = <0x5c 0x6 0x0>;
				};

				ipclite_signal_1 {
					index = <0x1>;
					interrupt-parent = <0x5c>;
					interrupts = <0x6 0x1 0x1>;
					mboxes = <0x5c 0x6 0x1>;
				};

				ipclite_signal_2 {
					index = <0x2>;
					interrupt-parent = <0x5c>;
					interrupts = <0x6 0x2 0x1>;
					mboxes = <0x5c 0x6 0x2>;
				};

				ipclite_signal_3 {
					index = <0x3>;
					interrupt-parent = <0x5c>;
					interrupts = <0x6 0x3 0x1>;
					mboxes = <0x5c 0x6 0x3>;
				};
			};

			cvp {
				label = "cvp";
				phandle = <0x34a>;
				qcom,remote-pid = <0x6>;

				ipclite_signal_0 {
					index = <0x0>;
					interrupt-parent = <0x5c>;
					interrupts = <0xa 0x0 0x1>;
					mboxes = <0x5c 0xa 0x0>;
				};

				ipclite_signal_1 {
					index = <0x1>;
					interrupt-parent = <0x5c>;
					interrupts = <0xa 0x1 0x1>;
					mboxes = <0x5c 0xa 0x1>;
				};

				ipclite_signal_2 {
					index = <0x2>;
					interrupt-parent = <0x5c>;
					interrupts = <0xa 0x2 0x1>;
					mboxes = <0x5c 0xa 0x2>;
				};

				ipclite_signal_3 {
					index = <0x3>;
					interrupt-parent = <0x5c>;
					interrupts = <0xa 0x3 0x1>;
					mboxes = <0x5c 0xa 0x3>;
				};
			};

			vpu {
				label = "vpu";
				phandle = <0x34b>;
				qcom,remote-pid = <0x8>;

				ipclite_signal_0 {
					index = <0x0>;
					interrupt-parent = <0x5c>;
					interrupts = <0xc 0x0 0x1>;
					mboxes = <0x5c 0xc 0x0>;
				};

				ipclite_signal_1 {
					index = <0x1>;
					interrupt-parent = <0x5c>;
					interrupts = <0xc 0x1 0x1>;
					mboxes = <0x5c 0xc 0x1>;
				};

				ipclite_signal_2 {
					index = <0x2>;
					interrupt-parent = <0x5c>;
					interrupts = <0xc 0x2 0x1>;
					mboxes = <0x5c 0xc 0x2>;
				};

				ipclite_signal_3 {
					index = <0x3>;
					interrupt-parent = <0x5c>;
					interrupts = <0xc 0x3 0x1>;
					mboxes = <0x5c 0xc 0x3>;
				};
			};
		};

		kgsl-smmu@3da0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			clocks = <0x27 0x4 0x27 0x16 0x27 0x12 0x23 0x2d 0x23 0x2e 0x27 0x0>;
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";
			dma-coherent;
			interrupts = <0x0 0x2a1 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x1a6 0x4 0x0 0x1dc 0x4 0x0 0x23e 0x4 0x0 0x23f 0x4 0x0 0x240 0x4 0x0 0x241 0x4 0x0 0x293 0x4 0x0 0x295 0x4 0x0 0x298 0x4 0x0 0x299 0x4 0x0 0x29a 0x4 0x0 0x29c 0x4 0x0 0x29d 0x4 0x0 0x2bb 0x4 0x0 0x2bc 0x4>;
			phandle = <0x137>;
			qcom,actlr = <0x0 0x7ff 0x32b>;
			qcom,num-context-banks-override = <0x15>;
			qcom,num-smr-override = <0x18>;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x3da0000 0x40000 0x3de6000 0x20>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0x136>;

			gfx_0_tbu@3de9000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3c8>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x3de9000 0x1000 0x3de6200 0x8>;
				reg-names = "base", "status-reg";
			};

			gfx_1_tbu@3ded000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x3c9>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x3ded000 0x1000 0x3de6208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
			interrupts = <0x1 0x0 0x4 0x0 0x23 0x4>;
		};

		llcc-freq-table {
			phandle = <0xb4>;
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
		};

		llcc-pmu@19095000 {
			compatible = "qcom,llcc-pmu-ver2";
			phandle = <0x384>;
			reg = <0x19095000 0x300>;
			reg-names = "lagg-base";
		};

		lpass_stm {
			atid = <0x19>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			phandle = <0x3d8>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x17d>;
						remote-endpoint = <0x144>;
					};
				};
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x23c>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c100_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c200_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c300_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c400_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c500_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c600_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c700_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_slpi {
				qcom,dump-id = <0xf3>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfslpi_reg {
				qcom,dump-id = <0x103>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr1_reg {
				qcom,dump-id = <0x105>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			fsm_data {
				qcom,dump-id = <0x165>;
				qcom,dump-size = <0x400>;
			};

			l0mopca400 {
				qcom,dump-id = <0x1a4>;
				qcom,dump-size = <0x6100>;
			};

			l0mopca500 {
				qcom,dump-id = <0x1a5>;
				qcom,dump-size = <0x6100>;
			};

			l0mopca600 {
				qcom,dump-id = <0x1a6>;
				qcom,dump-size = <0x6100>;
			};

			l0mopca700 {
				qcom,dump-id = <0x1a7>;
				qcom,dump-size = <0xc100>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x1a100>;
			};

			l1_dtlb400 {
				qcom,dump-id = <0x44>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb500 {
				qcom,dump-id = <0x45>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb600 {
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb700 {
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x600>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x22100>;
			};

			l1_itlb400 {
				qcom,dump-id = <0x24>;
				qcom,dump-size = <0x600>;
			};

			l1_itlb500 {
				qcom,dump-id = <0x25>;
				qcom,dump-size = <0x600>;
			};

			l1_itlb600 {
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x600>;
			};

			l1_itlb700 {
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x600>;
			};

			l1bim400 {
				qcom,dump-id = <0x1d4>;
				qcom,dump-size = <0x2100>;
			};

			l1bim500 {
				qcom,dump-id = <0x1d5>;
				qcom,dump-size = <0x2100>;
			};

			l1bim600 {
				qcom,dump-id = <0x1d6>;
				qcom,dump-size = <0x2100>;
			};

			l1bim700 {
				qcom,dump-id = <0x1d7>;
				qcom,dump-size = <0x4100>;
			};

			l1btb400 {
				qcom,dump-id = <0x1b4>;
				qcom,dump-size = <0x10100>;
			};

			l1btb500 {
				qcom,dump-id = <0x1b5>;
				qcom,dump-size = <0x10100>;
			};

			l1btb600 {
				qcom,dump-id = <0x1b6>;
				qcom,dump-size = <0x10100>;
			};

			l1btb700 {
				qcom,dump-id = <0x1b7>;
				qcom,dump-size = <0x10100>;
			};

			l1dcdirty0 {
				qcom,dump-id = <0x170>;
				qcom,dump-size = <0x1100>;
			};

			l1dcdirty100 {
				qcom,dump-id = <0x171>;
				qcom,dump-size = <0x1100>;
			};

			l1dcdirty200 {
				qcom,dump-id = <0x172>;
				qcom,dump-size = <0x1100>;
			};

			l1dcdirty300 {
				qcom,dump-id = <0x173>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte0 {
				qcom,dump-id = <0x180>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte100 {
				qcom,dump-id = <0x181>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte200 {
				qcom,dump-id = <0x182>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte300 {
				qcom,dump-id = <0x183>;
				qcom,dump-size = <0x1100>;
			};

			l1ghb400 {
				qcom,dump-id = <0x1c4>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb500 {
				qcom,dump-id = <0x1c5>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb600 {
				qcom,dump-id = <0x1c6>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb700 {
				qcom,dump-id = <0x1c7>;
				qcom,dump-size = <0x8100>;
			};

			l2_cache0 {
				qcom,dump-id = <0xc0>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache100 {
				qcom,dump-id = <0xc1>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache200 {
				qcom,dump-id = <0xc2>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache300 {
				qcom,dump-id = <0xc3>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache400 {
				qcom,dump-id = <0xc4>;
				qcom,dump-size = <0xd0100>;
			};

			l2_cache500 {
				qcom,dump-id = <0xc5>;
				qcom,dump-size = <0xd0100>;
			};

			l2_cache600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0xd0100>;
			};

			l2_cache700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0x1a0100>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb200 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb300 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb400 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0xc100>;
			};

			l2_tlb500 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0xc100>;
			};

			l2_tlb600 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0xc100>;
			};

			l2_tlb700 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0xc100>;
			};

			l2dcmte0 {
				qcom,dump-id = <0x190>;
				qcom,dump-size = <0x4100>;
			};

			l2dcmte100 {
				qcom,dump-id = <0x191>;
				qcom,dump-size = <0x4100>;
			};

			l2dcmte200 {
				qcom,dump-id = <0x192>;
				qcom,dump-size = <0x4100>;
			};

			l2dcmte300 {
				qcom,dump-id = <0x193>;
				qcom,dump-size = <0x4100>;
			};

			l2victim400 {
				qcom,dump-id = <0x1e4>;
				qcom,dump-size = <0x2100>;
			};

			l2victim500 {
				qcom,dump-id = <0x1e5>;
				qcom,dump-size = <0x2100>;
			};

			l2victim600 {
				qcom,dump-id = <0x1e6>;
				qcom,dump-size = <0x2100>;
			};

			l2victim700 {
				qcom,dump-id = <0x1e7>;
				qcom,dump-size = <0x4100>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			osm_reg {
				qcom,dump-id = <0x163>;
				qcom,dump-size = <0x400>;
			};

			pcu_reg {
				qcom,dump-id = <0x164>;
				qcom,dump-size = <0x400>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x200000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};
		};

		mhi_dev@01c0b000 {
			compatible = "qcom,msm-mhi-dev";
			dma-names = "tx", "rx";
			dmas = <0x252 0x0 0x0 0x252 0x1 0x0>;
			interrupt-names = "mhi-device-inta";
			interrupts = <0x0 0x1b8 0x0>;
			phandle = <0x469>;
			qcom,mhi-ep-msi = <0x0>;
			qcom,mhi-ifc-id = <0x11117cb>;
			qcom,mhi-interrupt;
			qcom,mhi-version = <0x1000000>;
			qcom,use-pcie-edma;
			reg = <0x1c0b000 0x1000>;
			reg-names = "mhi_mmio_base";
			status = "disabled";
		};

		mhi_qrtr_cnss {
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
			qcom,low-latency;
			qcom,net-id = <0x0>;
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		modem2_etm0 {
			atid = <0x27>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1d2>;
						remote-endpoint = <0x172>;
					};
				};
			};
		};

		modem_diag {
			atid = <0x32>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			phandle = <0x3f9>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x1d0>;
						remote-endpoint = <0x173>;
					};
				};
			};
		};

		modem_etm0 {
			atid = <0x24 0x25>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			out-ports {

				port {

					endpoint {
						phandle = <0x1cd>;
						remote-endpoint = <0x171>;
					};
				};
			};
		};

		mx_rdpm_pe@637000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "qcom,policy-engine";
			interrupts = <0x0 0xed 0x4>;
			phandle = <0x90>;
			reg = <0x637000 0x1000>;
		};

		pinctrl@f000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,waipio-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			phandle = <0xa1>;
			qcom,gpios-reserved = <0x1c 0x1d 0x1e 0x1f 0x24 0x25 0x26 0x27>;
			reg = <0xf000000 0x1000000>;
			wakeup-parent = <0x3d>;

			ap2mdm {

				ap2mdm_active {
					phandle = <0x33b>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio41", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio37";
					};
				};

				ap2mdm_sleep {
					phandle = <0x33c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio41", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio41", "gpio37";
					};
				};
			};

			bt_en_sleep {
				phandle = <0xad>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio81";
				};

				mux {
					function = "gpio";
					pins = "gpio81";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x4b4>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x4b6>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x4b8>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio120";
				};

				mux {
					function = "gpio";
					pins = "gpio120";
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x4ba>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio119";
				};

				mux {
					function = "gpio";
					pins = "gpio119";
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x4bc>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio118";
				};

				mux {
					function = "gpio";
					pins = "gpio118";
				};
			};

			cam_sensor_active_rst6 {
				phandle = <0x4be>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio108";
				};

				mux {
					function = "gpio";
					pins = "gpio108";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x4a6>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x4a7>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x4a8>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x4a9>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x4aa>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x4ab>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x4ac>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x4ad>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x4ae>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio104";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x4af>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio104";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x4b0>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x4b1>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_mclk6_active {
				phandle = <0x4b2>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio106";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio106";
				};
			};

			cam_sensor_mclk6_suspend {
				phandle = <0x4b3>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio106";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio106";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x4b5>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x4b7>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x4b9>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio120";
				};

				mux {
					function = "gpio";
					pins = "gpio120";
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x4bb>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio119";
				};

				mux {
					function = "gpio";
					pins = "gpio119";
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x4bd>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio118";
				};

				mux {
					function = "gpio";
					pins = "gpio118";
				};
			};

			cam_sensor_suspend_rst6 {
				phandle = <0x4bf>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio108";
				};

				mux {
					function = "gpio";
					pins = "gpio108";
				};
			};

			cci0_active {
				phandle = <0x48c>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio110", "gpio111";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio110", "gpio111";
				};
			};

			cci0_suspend {
				phandle = <0x48d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio110", "gpio111";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio110", "gpio111";
				};
			};

			cci1_active {
				phandle = <0x48e>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio112", "gpio113";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio112", "gpio113";
				};
			};

			cci1_suspend {
				phandle = <0x48f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio112", "gpio113";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio112", "gpio113";
				};
			};

			cci2_active {
				phandle = <0x490>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio114", "gpio115";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio114", "gpio115";
				};
			};

			cci2_suspend {
				phandle = <0x491>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio114", "gpio115";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio114", "gpio115";
				};
			};

			cci3_active {
				phandle = <0x492>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio208", "gpio209";
					qcom,apps;
				};

				mux {
					function = "cci_i2c";
					pins = "gpio208", "gpio209";
				};
			};

			cci3_suspend {
				phandle = <0x493>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio208", "gpio209";
					qcom,remote;
				};

				mux {
					function = "cci_i2c";
					pins = "gpio208", "gpio209";
				};
			};

			cnss_pins {
				phandle = <0x32c>;

				cnss_wlan_en_active {
					phandle = <0xc2>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xc3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x33d>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio40", "gpio36";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio36";
					};
				};

				mdm2ap_sleep {
					phandle = <0x33e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio40", "gpio36";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio36";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x2cc>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio45", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio34", "gpio45", "gpio35";
					};
				};

				nfc_enable_suspend {
					phandle = <0x2cd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio45", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio34", "gpio45", "gpio35";
					};
				};

				nfc_int_active {
					phandle = <0x2ca>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio46";
					};

					mux {
						function = "gpio";
						pins = "gpio46";
					};
				};

				nfc_int_suspend {
					phandle = <0x2cb>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio46";
					};

					mux {
						function = "gpio";
						pins = "gpio46";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x23f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "pcie0_clkreqn";
						pins = "gpio95";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x241>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "gpio";
						pins = "gpio95";
					};
				};

				pcie0_perst_default {
					phandle = <0x23e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio94";
					};

					mux {
						function = "gpio";
						pins = "gpio94";
					};
				};

				pcie0_wake_default {
					phandle = <0x240>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio96";
					};

					mux {
						function = "gpio";
						pins = "gpio96";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x248>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "pcie1_clkreqn";
						pins = "gpio98";
					};
				};

				pcie1_clkreq_sleep {
					phandle = <0x24a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "gpio";
						pins = "gpio98";
					};
				};

				pcie1_perst_default {
					phandle = <0x247>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio97";
					};

					mux {
						function = "gpio";
						pins = "gpio97";
					};
				};

				pcie1_wake_default {
					phandle = <0x249>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			pcie_ep {

				pcie_ep_clkreq_default {
					phandle = <0x24e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "pcie1_clkreqn";
						pins = "gpio98";
					};
				};

				pcie_ep_clkreq_sleep {
					phandle = <0x251>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "gpio";
						pins = "gpio98";
					};
				};

				pcie_ep_perst_default {
					phandle = <0x24f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio97";
					};

					mux {
						function = "gpio";
						pins = "gpio97";
					};
				};

				pcie_ep_wake_default {
					phandle = <0x250>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			pm8008i_active {
				phandle = <0x31a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio7";
				};

				mux {
					function = "gpio";
					pins = "gpio7";
				};
			};

			pm8008j_active {
				phandle = <0x31b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio11";
				};

				mux {
					function = "gpio";
					pins = "gpio11";
				};
			};

			pmx_sde {
				phandle = <0x32d>;

				sde_dsi1_active {
					phandle = <0x330>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio4";
					};

					mux {
						function = "gpio";
						pins = "gpio4";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x331>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio4";
					};

					mux {
						function = "gpio";
						pins = "gpio4";
					};
				};

				sde_dsi_active {
					phandle = <0x32e>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio0";
					};

					mux {
						function = "gpio";
						pins = "gpio0";
					};
				};

				sde_dsi_suspend {
					phandle = <0x32f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio0";
					};

					mux {
						function = "gpio";
						pins = "gpio0";
					};
				};
			};

			pmx_sde_te {
				phandle = <0x332>;

				sde_te1_active {
					phandle = <0x335>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio87";
					};
				};

				sde_te1_suspend {
					phandle = <0x336>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio87";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio87";
					};
				};

				sde_te_active {
					phandle = <0x333>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio86";
					};
				};

				sde_te_suspend {
					phandle = <0x334>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio86";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x337>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x339>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio21";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x33a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x338>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio20";
					};

					mux {
						function = "gpio";
						pins = "gpio20";
					};
				};
			};

			pri_aux_pcm_clk {
				phandle = <0x2ce>;

				pri_aux_pcm_clk_active {
					phandle = <0x2d0>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x2cf>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_aux_pcm_din {
				phandle = <0x2d4>;

				pri_aux_pcm_din_active {
					phandle = <0x2d6>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};
				};

				pri_aux_pcm_din_sleep {
					phandle = <0x2d5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_aux_pcm_dout {
				phandle = <0x2d7>;

				pri_aux_pcm_dout_active {
					phandle = <0x2d9>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x2d8>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_aux_pcm_sync {
				phandle = <0x2d1>;

				pri_aux_pcm_sync_active {
					phandle = <0x2d3>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x2d2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			pri_mi2s_mclk {
				phandle = <0x2fc>;

				pri_mi2s_mclk_active {
					phandle = <0x2fe>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio125";
					};

					mux {
						function = "pri_mi2s";
						pins = "gpio125";
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x2fd>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio125";
					};

					mux {
						function = "gpio";
						pins = "gpio125";
					};
				};
			};

			pri_mi2s_sck {
				phandle = <0x2ff>;

				pri_mi2s_sck_active {
					phandle = <0x301>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x300>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_mi2s_sd0 {
				phandle = <0x305>;

				pri_mi2s_sd0_active {
					phandle = <0x307>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x306>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_mi2s_sd1 {
				phandle = <0x308>;

				pri_mi2s_sd1_active {
					phandle = <0x30a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};
				};

				pri_mi2s_sd1_sleep {
					phandle = <0x309>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_mi2s_ws {
				phandle = <0x302>;

				pri_mi2s_ws_active {
					phandle = <0x304>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};
				};

				pri_mi2s_ws_sleep {
					phandle = <0x303>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			pri_tdm_clk {
				phandle = <0x2e5>;

				pri_tdm_clk_active {
					phandle = <0x2e7>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x2e6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			pri_tdm_din {
				phandle = <0x2eb>;

				pri_tdm_din_active {
					phandle = <0x2ed>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};
				};

				pri_tdm_din_sleep {
					phandle = <0x2ec>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			pri_tdm_dout {
				phandle = <0x2ee>;

				pri_tdm_dout_active {
					phandle = <0x2f0>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x2ef>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			pri_tdm_sync {
				phandle = <0x2e8>;

				pri_tdm_sync_active {
					phandle = <0x2ea>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x2e9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x29d>;

				qupv3_se0_i2c_active {
					phandle = <0xcf>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xd0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x29e>;

				qupv3_se0_spi_active {
					phandle = <0xd2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xd3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x2af>;

				qupv3_se10_i2c_active {
					phandle = <0xf6>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "qup10";
						pins = "gpio36", "gpio37";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xf7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x2b0>;

				qupv3_se10_spi_active {
					phandle = <0xf8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "qup10";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xf9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x2b1>;

				qupv3_se11_i2c_active {
					phandle = <0xfa>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "qup11";
						pins = "gpio40", "gpio41";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0xfb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x2b2>;

				qupv3_se11_spi_active {
					phandle = <0xfc>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "qup11";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0xfd>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x2b3>;

				qupv3_se12_i2c_active {
					phandle = <0xfe>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "qup12";
						pins = "gpio44", "gpio45";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0xff>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x2b4>;

				qupv3_se12_spi_active {
					phandle = <0x100>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "qup12";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x101>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x2b5>;

				qupv3_se13_i2c_active {
					phandle = <0x102>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "qup13";
						pins = "gpio48", "gpio49";
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x103>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x2b6>;

				qupv3_se13_spi_active {
					phandle = <0x104>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "qup13";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x105>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x2b7>;

				qupv3_se14_i2c_active {
					phandle = <0x106>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "qup14";
						pins = "gpio52", "gpio53";
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x107>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x2b8>;

				qupv3_se14_spi_active {
					phandle = <0x108>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "qup14";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x109>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x2b9>;

				qupv3_se15_i2c_active {
					phandle = <0x10a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "qup15";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x10b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x2bb>;

				qupv3_se15_i3c_active {
					phandle = <0x110>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se15_i3c_disable {
					phandle = <0x112>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se15_i3c_sleep {
					phandle = <0x111>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio56", "gpio57";
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x2ba>;

				qupv3_se15_spi_active {
					phandle = <0x10e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "qup15";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x10f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x2bd>;

				qupv3_se16_i2c_active {
					phandle = <0x116>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "qup16";
						pins = "gpio60", "gpio61";
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x117>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x2be>;

				qupv3_se16_spi_active {
					phandle = <0x118>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "qup16";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x119>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x2bf>;

				qupv3_se17_i2c_active {
					phandle = <0x11a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio65";
					};

					mux {
						function = "qup17";
						pins = "gpio64", "gpio65";
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x11b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio65";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65";
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x2c0>;

				qupv3_se17_spi_active {
					phandle = <0x11c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					mux {
						function = "qup17";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x11d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x2c1>;

				qupv3_se18_i2c_active {
					phandle = <0x11e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio68", "gpio69";
					};

					mux {
						function = "qup18";
						pins = "gpio68", "gpio69";
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x11f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio68", "gpio69";
					};

					mux {
						function = "gpio";
						pins = "gpio68", "gpio69";
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x2c2>;

				qupv3_se18_spi_active {
					phandle = <0x120>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};

					mux {
						function = "qup18";
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x121>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x2c3>;

				qupv3_se19_i2c_active {
					phandle = <0x122>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio72", "gpio73";
					};

					mux {
						function = "qup19";
						pins = "gpio72", "gpio73";
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x123>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio72", "gpio73";
					};

					mux {
						function = "gpio";
						pins = "gpio72", "gpio73";
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x2c4>;

				qupv3_se19_spi_active {
					phandle = <0x124>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};

					mux {
						function = "qup19";
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x125>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};

					mux {
						function = "gpio";
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x29f>;

				qupv3_se1_i2c_active {
					phandle = <0xd4>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xd5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x2a0>;

				qupv3_se1_spi_active {
					phandle = <0xd6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xd7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se20_4uart_pins {
				phandle = <0x2c9>;

				qupv3_se20_cts {
					phandle = <0x131>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio76";
					};

					mux {
						function = "qup20";
						pins = "gpio76";
					};
				};

				qupv3_se20_default_cts {
					phandle = <0x12e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio76";
					};

					mux {
						function = "gpio";
						pins = "gpio76";
					};
				};

				qupv3_se20_default_rtsrx {
					phandle = <0x12f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio77", "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio77", "gpio79";
					};
				};

				qupv3_se20_default_tx {
					phandle = <0x130>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio78";
					};

					mux {
						function = "gpio";
						pins = "gpio78";
					};
				};

				qupv3_se20_rts {
					phandle = <0x132>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio77";
					};

					mux {
						function = "qup20";
						pins = "gpio77";
					};
				};

				qupv3_se20_rx_active {
					phandle = <0x134>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio79";
					};

					mux {
						function = "qup20";
						pins = "gpio79";
					};
				};

				qupv3_se20_rx_wake {
					phandle = <0x135>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio79";
					};
				};

				qupv3_se20_tx {
					phandle = <0x133>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio78";
					};

					mux {
						function = "qup20";
						pins = "gpio78";
					};
				};
			};

			qupv3_se20_i2c_pins {
				phandle = <0x2c5>;

				qupv3_se20_i2c_active {
					phandle = <0x126>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio76", "gpio77";
					};

					mux {
						function = "qup20";
						pins = "gpio76", "gpio77";
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x127>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio76", "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio76", "gpio77";
					};
				};
			};

			qupv3_se20_spi_pins {
				phandle = <0x2c6>;

				qupv3_se20_spi_active {
					phandle = <0x128>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};

					mux {
						function = "qup20";
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};
				};

				qupv3_se20_spi_sleep {
					phandle = <0x129>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x2c7>;

				qupv3_se21_i2c_active {
					phandle = <0x12a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "qup21";
						pins = "gpio80", "gpio81";
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x12b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81";
					};
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x2c8>;

				qupv3_se21_spi_active {
					phandle = <0x12c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};

					mux {
						function = "qup21";
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};
				};

				qupv3_se21_spi_sleep {
					phandle = <0x12d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x2a1>;

				qupv3_se2_i2c_active {
					phandle = <0xd8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "qup2";
						pins = "gpio8", "gpio9";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xd9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x2a2>;

				qupv3_se2_spi_active {
					phandle = <0xda>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "qup2";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xdb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x2a3>;

				qupv3_se3_i2c_active {
					phandle = <0xdc>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "qup3";
						pins = "gpio12", "gpio13";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xdd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x2a4>;

				qupv3_se3_spi_active {
					phandle = <0xde>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "qup3";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xdf>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2a5>;

				qupv3_se4_i2c_active {
					phandle = <0xe0>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio16", "gpio17";
					};

					mux {
						function = "qup4";
						pins = "gpio16", "gpio17";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xe1>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio16", "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x2a6>;

				qupv3_se4_spi_active {
					phandle = <0xe2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					mux {
						function = "qup4";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xe3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x2a7>;

				qupv3_se5_i2c_active {
					phandle = <0xe4>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio206", "gpio207";
					};

					mux {
						function = "qup5";
						pins = "gpio206", "gpio207";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xe5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio206", "gpio207";
					};

					mux {
						function = "gpio";
						pins = "gpio206", "gpio207";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x2a8>;

				qupv3_se5_spi_active {
					phandle = <0xe6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};

					mux {
						function = "qup5";
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xe7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};

					mux {
						function = "gpio";
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x2a9>;

				qupv3_se6_i2c_active {
					phandle = <0xe8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "qup6";
						pins = "gpio20", "gpio21";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xe9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x2aa>;

				qupv3_se6_spi_active {
					phandle = <0xea>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "qup6";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xeb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x29a>;

				qupv3_se7_2uart_active {
					phandle = <0xcc>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio26", "gpio27";
					};

					mux {
						function = "qup7";
						pins = "gpio26", "gpio27";
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0xcd>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio26", "gpio27";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x2ab>;

				qupv3_se8_i2c_active {
					phandle = <0xec>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "qup8";
						pins = "gpio28", "gpio29";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xed>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x2ac>;

				qupv3_se8_spi_active {
					phandle = <0xf0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "qup8";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0xf1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x2ad>;

				qupv3_se9_i2c_active {
					phandle = <0xf2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "qup9";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xf3>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x2bc>;

				qupv3_se9_i3c_active {
					phandle = <0x113>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se9_i3c_disable {
					phandle = <0x115>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se9_i3c_sleep {
					phandle = <0x114>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio32", "gpio33";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x2ae>;

				qupv3_se9_spi_active {
					phandle = <0xf4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "qup9";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0xf5>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};
			};

			sbu_uart_en_ctrl {

				uart_audio_en_active_cup {
					phandle = <0x297>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio74";
					};

					mux {
						function = "gpio";
						pins = "gpio74";
					};
				};

				uart_audio_en_active_th {
					phandle = <0x299>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio42";
					};
				};

				uart_audio_en_active_ze {
					phandle = <0x295>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio12";
					};

					mux {
						function = "gpio";
						pins = "gpio12";
					};
				};

				uart_audio_en_idle_cup {
					phandle = <0x296>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio74";
					};

					mux {
						function = "gpio";
						pins = "gpio74";
					};
				};

				uart_audio_en_idle_th {
					phandle = <0x298>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio42";
					};

					mux {
						function = "gpio";
						pins = "gpio42";
					};
				};

				uart_audio_en_idle_ze {
					phandle = <0x294>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio12";
					};

					mux {
						function = "gpio";
						pins = "gpio12";
					};
				};
			};

			sdc2_off {
				phandle = <0x29c>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio92";
				};
			};

			sdc2_on {
				phandle = <0x29b>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};

				sd-cd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio92";
				};
			};

			sec_mi2s_mclk {
				phandle = <0x30b>;

				sec_mi2s_mclk_active {
					phandle = <0x30d>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio124";
					};

					mux {
						function = "sec_mi2s";
						pins = "gpio124";
					};
				};

				sec_mi2s_mclk_sleep {
					phandle = <0x30c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			spkr2_1_sd_n {
				phandle = <0x322>;

				spkr2_1_sd_n_active {
					phandle = <0x324>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};

				spkr2_1_sd_n_sleep {
					phandle = <0x323>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			spkr2_2_sd_n {
				phandle = <0x325>;

				spkr2_2_sd_n_active {
					phandle = <0x327>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio3";
					};
				};

				spkr2_2_sd_n_sleep {
					phandle = <0x326>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio3";
					};
				};
			};

			spkr_1_sd_n {
				phandle = <0x31c>;

				spkr_1_sd_n_active {
					phandle = <0x31e>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio1";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x31d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio1";
					};
				};
			};

			spkr_2_sd_n {
				phandle = <0x31f>;

				spkr_2_sd_n_active {
					phandle = <0x321>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio89";
					};

					mux {
						function = "gpio";
						pins = "gpio89";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x320>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio89";
					};

					mux {
						function = "gpio";
						pins = "gpio89";
					};
				};
			};

			tert_aux_pcm {
				phandle = <0x2da>;

				tert_aux_pcm_clk_active {
					phandle = <0x2dc>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};
				};

				tert_aux_pcm_clk_sleep {
					phandle = <0x2db>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x2de>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio123";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x2dd>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			tert_aux_pcm_din {
				phandle = <0x2df>;

				tert_aux_pcm_din_active {
					phandle = <0x2e1>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x2e0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_aux_pcm_dout {
				phandle = <0x2e2>;

				tert_aux_pcm_dout_active {
					phandle = <0x2e4>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_aux_pcm_dout_sleep {
					phandle = <0x2e3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tert_mi2s_sck {
				phandle = <0x30e>;

				tert_mi2s_sck_active {
					phandle = <0x310>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};
				};

				tert_mi2s_sck_sleep {
					phandle = <0x30f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tert_mi2s_sd0 {
				phandle = <0x314>;

				tert_mi2s_sd0_active {
					phandle = <0x316>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x315>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_mi2s_sd1 {
				phandle = <0x317>;

				tert_mi2s_sd1_active {
					phandle = <0x319>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x318>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tert_mi2s_ws {
				phandle = <0x311>;

				tert_mi2s_ws_active {
					phandle = <0x313>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio123";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};
				};

				tert_mi2s_ws_sleep {
					phandle = <0x312>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			tert_tdm {
				phandle = <0x2f1>;

				tert_tdm_clk_active {
					phandle = <0x2f3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						output-high;
						pins = "gpio121";
					};

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};
				};

				tert_tdm_clk_sleep {
					phandle = <0x2f2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};

				tert_tdm_ws_active {
					phandle = <0x2f5>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio123";
					};

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x2f4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			tert_tdm_din {
				phandle = <0x2f6>;

				tert_tdm_din_active {
					phandle = <0x2f8>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};
				};

				tert_tdm_din_sleep {
					phandle = <0x2f7>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tert_tdm_dout {
				phandle = <0x2f9>;

				tert_tdm_dout_active {
					phandle = <0x2fb>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x2fa>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			trigout_a {
				phandle = <0x222>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio2";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio2";
				};
			};

			usb_phy_ps {
				phandle = <0x32a>;

				usb3phy_portselect_default {
					phandle = <0x140>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio91";
					};

					mux {
						function = "usb_phy";
						pins = "gpio91";
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x32b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio91";
					};

					mux {
						function = "gpio";
						pins = "gpio91";
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x328>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio43";
				};

				mux {
					function = "gpio";
					pins = "gpio43";
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x329>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio43";
				};

				mux {
					function = "gpio";
					pins = "gpio43";
				};
			};
		};

		power-controller@c300000 {
			#clock-cells = <0x0>;
			#power-domain-cells = <0x1>;
			compatible = "qcom,waipio-aoss-qmp";
			interrupt-parent = <0x47>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <0x47 0x0 0x0>;
			phandle = <0x41>;
			reg = <0xc300000 0x400>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cluster-pd {
				#power-domain-cells = <0x0>;
				domain-idle-states = <0x38 0x39>;
				phandle = <0x37>;
			};

			cpu-pd0 {
				#power-domain-cells = <0x0>;
				phandle = <0x5>;
				power-domains = <0x37>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x0>;
				phandle = <0x8>;
				power-domains = <0x37>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x0>;
				phandle = <0xa>;
				power-domains = <0x37>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x0>;
				phandle = <0xb>;
				power-domains = <0x37>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x0>;
				phandle = <0xe>;
				power-domains = <0x37>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x0>;
				phandle = <0x10>;
				power-domains = <0x37>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x0>;
				phandle = <0x12>;
				power-domains = <0x37>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x0>;
				phandle = <0x14>;
				power-domains = <0x37>;
			};
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			dma-coherent;
			interconnect-names = "data_path";
			interconnects = <0x42 0x2b 0x43 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x9a 0x584 0x11 0x9a 0x582 0x5 0x9a 0x588 0x1>;
			phandle = <0x353>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-offload-cpb-hlos = <0x1>;
			qcom,bam-pipe-offload-hlos-cpb = <0x3>;
			qcom,bam-pipe-offload-hlos-hlos = <0x4>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,offload-ops-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				dma-coherent;
				iommus = <0x9a 0x593 0x0 0x9a 0x596 0x0 0x9a 0x598 0x5 0x9a 0x59a 0x0 0x9a 0x59f 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				dma-coherent;
				iommus = <0x9a 0x592 0x0 0x9a 0x597 0x0 0x9a 0x59b 0x0 0x9a 0x59e 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
			phandle = <0x557>;
		};

		qcom,bps@ac2c000 {
			bps-vdd-supply = <0x27a>;
			cam_hw_pid = <0xa 0x10>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_fast_ahb_clk", "bps_clk_src", "bps_clk", "cam_cc_cpas_bps_clk";
			clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x26 0x0 0x26 0x3 0x26 0x2 0x26 0x1 0x26 0xd>;
			compatible = "qcom,cam-bps680";
			nrt-device;
			phandle = <0x50c>;
			reg = <0xac2c000 0x7800>;
			reg-cam-base = <0x2c000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x38d>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xb6>;
			reg = <0x19091000 0x1000>;
			reg-names = "base";
		};

		qcom,bwmon-llcc@190b6400 {
			compatible = "qcom,bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x38c>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0xb8>;
			reg = <0x190b6400 0x300 0x190b6300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas@ac13000 {
			arch-compat = "cpas_top";
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x12c00 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			cam-ahb-num-cases = <0x8>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "csid5", "csid6", "csid7", "ife0", "ife1", "ife2", "ife3", "ife4", "ife5", "ife6", "ife7", "sfe0", "sfe1", "custom0", "custom1", "ipe0", "cpas-cdm0", "rt-cdm0", "rt-cdm1", "rt-cdm2", "cam-cdm-intf0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "tpg13", "tpg14", "tpg15";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "cam_cc_slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "cam_cc_fast_ahb_clk_src", "cam_cc_cpas_fast_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x5f5e100 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0xbebc200 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0>;
			clocks = <0x23 0xf 0x23 0x10 0x23 0x11 0x26 0x7b 0x26 0xc 0x26 0xb 0x26 0x2d 0x26 0xe 0x26 0x5 0x26 0x4>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			gdsc-supply = <0x282>;
			interconnect-names = "cam_ahb";
			interconnects = <0x9f 0x2 0xa0 0x204>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			label = "cpas";
			reg = <0xac13000 0x1000 0xac19000 0x9000 0xbbf0000 0x1f00>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			regulator-names = "gdsc";
			rpmh-bcm-info = <0xc 0x4 0x800 0x0 0x4>;
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			sys-cache-names = "small-1", "small-2";
			sys-cache-uids = <0x22 0x26>;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					bps0-all-rd {
						cell-index = <0x2d>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						parent-node = <0x49a>;
						phandle = <0x4ef>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					bps0-all-wr {
						cell-index = <0x2c>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						parent-node = <0x499>;
						phandle = <0x4ee>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x37>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x4a4>;
						phandle = <0x4f9>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-rd {
						cell-index = <0x29>;
						client-name = "custom0";
						node-name = "custom0-rd";
						parent-node = <0x4a1>;
						phandle = <0x4eb>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-wr {
						cell-index = <0x1a>;
						client-name = "custom0";
						node-name = "custom0-wr";
						parent-node = <0x49c>;
						phandle = <0x4dc>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					custom1-rd {
						cell-index = <0x2a>;
						client-name = "custom1";
						node-name = "custom1-rd";
						parent-node = <0x4a1>;
						phandle = <0x4ec>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom1-wr {
						cell-index = <0x21>;
						client-name = "custom1";
						node-name = "custom1-wr";
						parent-node = <0x4a0>;
						phandle = <0x4e3>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					icp0-all-rd {
						cell-index = <0x38>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						parent-node = <0x4a5>;
						phandle = <0x4fa>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ife0-linear-stats-wr {
						cell-index = <0x1e>;
						client-name = "ife0";
						constituent-paths = <0x0 0x3>;
						node-name = "ife0-linear-stats-wr";
						parent-node = <0x49e>;
						phandle = <0x4e0>;
						traffic-data = <0x107>;
						traffic-transaction-type = <0x1>;
					};

					ife0-pdaf-wr {
						cell-index = <0x1b>;
						client-name = "ife0";
						node-name = "ife0-pdaf-wr";
						parent-node = <0x49d>;
						phandle = <0x4dd>;
						traffic-data = <0x8>;
						traffic-transaction-type = <0x1>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x15>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife0-rdi-pixel-raw-wr";
						parent-node = <0x49c>;
						phandle = <0x4d7>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife0-ubwc-wr {
						cell-index = <0x12>;
						client-name = "ife0";
						constituent-paths = <0x1 0x2>;
						node-name = "ife0-ubwc-wr";
						parent-node = <0x49b>;
						phandle = <0x4d4>;
						traffic-data = <0x106>;
						traffic-transaction-type = <0x1>;
					};

					ife1-linear-stats-wr {
						cell-index = <0x1f>;
						client-name = "ife1";
						constituent-paths = <0x0 0x3>;
						node-name = "ife1-linear-stats-wr";
						parent-node = <0x49e>;
						phandle = <0x4e1>;
						traffic-data = <0x107>;
						traffic-transaction-type = <0x1>;
					};

					ife1-pdaf-wr {
						cell-index = <0x1c>;
						client-name = "ife1";
						node-name = "ife1-pdaf-wr";
						parent-node = <0x49d>;
						phandle = <0x4de>;
						traffic-data = <0x8>;
						traffic-transaction-type = <0x1>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x16>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife1-rdi-pixel-raw-wr";
						parent-node = <0x49c>;
						phandle = <0x4d8>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife1-ubwc-wr {
						cell-index = <0x13>;
						client-name = "ife1";
						constituent-paths = <0x1 0x2>;
						node-name = "ife1-ubwc-wr";
						parent-node = <0x49b>;
						phandle = <0x4d5>;
						traffic-data = <0x106>;
						traffic-transaction-type = <0x1>;
					};

					ife2-linear-stats-wr {
						cell-index = <0x20>;
						client-name = "ife2";
						constituent-paths = <0x0 0x3>;
						node-name = "ife2-linear-stats-wr";
						parent-node = <0x49f>;
						phandle = <0x4e2>;
						traffic-data = <0x107>;
						traffic-transaction-type = <0x1>;
					};

					ife2-pdaf-wr {
						cell-index = <0x1d>;
						client-name = "ife2";
						node-name = "ife2-pdaf-wr";
						parent-node = <0x49d>;
						phandle = <0x4df>;
						traffic-data = <0x8>;
						traffic-transaction-type = <0x1>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x17>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						node-name = "ife2-rdi-pixel-raw-wr";
						parent-node = <0x49c>;
						phandle = <0x4d9>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife2-ubwc-wr {
						cell-index = <0x14>;
						client-name = "ife2";
						constituent-paths = <0x1 0x2>;
						node-name = "ife2-ubwc-wr";
						parent-node = <0x49b>;
						phandle = <0x4d6>;
						traffic-data = <0x106>;
						traffic-transaction-type = <0x1>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						cell-index = <0x26>;
						client-name = "ife3";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						parent-node = <0x4a0>;
						phandle = <0x4e8>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						cell-index = <0x25>;
						client-name = "ife4";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						parent-node = <0x4a0>;
						phandle = <0x4e7>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ife5-rdi-stats-pixel-raw-wr {
						cell-index = <0x24>;
						client-name = "ife5";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife5-rdi-stats-pixel-raw-wr";
						parent-node = <0x4a0>;
						phandle = <0x4e6>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ife6-rdi-stats-pixel-raw-wr {
						cell-index = <0x23>;
						client-name = "ife6";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife6-rdi-stats-pixel-raw-wr";
						parent-node = <0x4a0>;
						phandle = <0x4e5>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ife7-rdi-stats-pixel-raw-wr {
						cell-index = <0x22>;
						client-name = "ife7";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife7-rdi-stats-pixel-raw-wr";
						parent-node = <0x4a0>;
						phandle = <0x4e4>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-all-wr {
						cell-index = <0x2b>;
						client-name = "ipe0";
						constituent-paths = <0x22 0x23 0x24>;
						node-name = "ipe0-all-wr";
						parent-node = <0x499>;
						phandle = <0x4ed>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-in-rd {
						cell-index = <0x33>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						parent-node = <0x49a>;
						phandle = <0x4f5>;
						traffic-data = <0x20>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-ref-rd {
						cell-index = <0x32>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						parent-node = <0x49a>;
						phandle = <0x4f4>;
						traffic-data = <0x21>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-rd {
						cell-index = <0x2f>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-rd";
						parent-node = <0x4a2>;
						phandle = <0x4f1>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x31>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						parent-node = <0x4a3>;
						phandle = <0x4f3>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-enc0-all-rd {
						cell-index = <0x2e>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-rd";
						parent-node = <0x4a2>;
						phandle = <0x4f0>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x30>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						parent-node = <0x4a3>;
						phandle = <0x4f2>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					rt-cdm0-all-rd {
						cell-index = <0x34>;
						client-name = "rt-cdm0";
						node-name = "rt-cdm0-all-rd";
						parent-node = <0x4a4>;
						phandle = <0x4f6>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm1-all-rd {
						cell-index = <0x35>;
						client-name = "rt-cdm1";
						node-name = "rt-cdm1-all-rd";
						parent-node = <0x4a4>;
						phandle = <0x4f7>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm2-all-rd {
						cell-index = <0x36>;
						client-name = "rt-cdm2";
						node-name = "rt-cdm2-all-rd";
						parent-node = <0x4a4>;
						phandle = <0x4f8>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					sfe0-all-rd {
						cell-index = <0x27>;
						client-name = "sfe0";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						node-name = "sfe0-all-rd";
						parent-node = <0x4a1>;
						phandle = <0x4e9>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					sfe0-rdi-stats-nrdi-wr {
						cell-index = <0x18>;
						client-name = "sfe0";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						node-name = "sfe0-rdi-stats-nrdi-wr";
						parent-node = <0x49c>;
						phandle = <0x4da>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					sfe1-all-rd {
						cell-index = <0x28>;
						client-name = "sfe1";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						node-name = "sfe1-all-rd";
						parent-node = <0x4a1>;
						phandle = <0x4ea>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					sfe1-rdi-stats-nrdi-wr {
						cell-index = <0x19>;
						client-name = "sfe1";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						node-name = "sfe1-rdi-stats-nrdi-wr";
						parent-node = <0x49c>;
						phandle = <0x4db>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd0 {
						cell-index = <0x10>;
						node-name = "level1-nrt0-rd0";
						parent-node = <0x49a>;
						phandle = <0x4a2>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-rd1 {
						cell-index = <0x11>;
						node-name = "level1-nrt0-rd1";
						parent-node = <0x49a>;
						phandle = <0x4a4>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt0-wr0 {
						cell-index = <0xf>;
						node-name = "level1-nrt0-wr0";
						parent-node = <0x499>;
						phandle = <0x4a3>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-rd0 {
						cell-index = <0xe>;
						node-name = "level1-sfe-rd";
						parent-node = <0x498>;
						phandle = <0x4a1>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr0 {
						cell-index = <0x8>;
						node-name = "level1-ife-ubwc-wr";
						parent-node = <0x497>;
						phandle = <0x49b>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr1 {
						cell-index = <0x9>;
						node-name = "level1-ife-rdi-wr";
						parent-node = <0x497>;
						phandle = <0x49c>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr2 {
						cell-index = <0xa>;
						node-name = "level1-ife-pdaf";
						parent-node = <0x497>;
						phandle = <0x49d>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr3 {
						cell-index = <0xb>;
						node-name = "level1-ife01-linear-stats";
						parent-node = <0x497>;
						phandle = <0x49e>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr4 {
						cell-index = <0xc>;
						node-name = "level1-ife2-linear-stats";
						parent-node = <0x497>;
						phandle = <0x49f>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-wr5 {
						cell-index = <0xd>;
						node-name = "level1-ifelite";
						parent-node = <0x497>;
						phandle = <0x4a0>;
						traffic-merge-type = <0x0>;
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-nrt0-rd {
						cell-index = <0x6>;
						node-name = "level2-nrt0-rd";
						parent-node = <0x495>;
						phandle = <0x49a>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt0-wr {
						cell-index = <0x5>;
						node-name = "level2-nrt0-wr";
						parent-node = <0x495>;
						phandle = <0x499>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt1-rd {
						bus-width-factor = <0x4>;
						cell-index = <0x7>;
						node-name = "level2-nrt1-rd";
						parent-node = <0x496>;
						phandle = <0x4a5>;
						traffic-merge-type = <0x0>;
					};

					level2-rt0-rd {
						cell-index = <0x4>;
						node-name = "level2-rt0-rd";
						parent-node = <0x494>;
						phandle = <0x498>;
						traffic-merge-type = <0x1>;
					};

					level2-rt0-wr {
						cell-index = <0x3>;
						node-name = "level2-rt0-wr";
						parent-node = <0x494>;
						phandle = <0x497>;
						traffic-merge-type = <0x1>;
					};
				};

				level3-nodes {
					level-index = <0x3>;

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						phandle = <0x495>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x34c 0x12 0x43 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						phandle = <0x496>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x34c 0x11 0x43 0x200>;
						};
					};

					level3-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level3-rt0-rd-wr-sum";
						phandle = <0x494>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x34c 0x10 0x43 0x200>;
						};
					};
				};
			};
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,lx7", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			icp_use_pil;
			ipe_bps_pc_en;
			num-bps = <0x1>;
			num-ipe = <0x1>;
			num-lx7 = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			force_cache_allocs;
			need_shared_buffer_padding;
			status = "ok";

			msm_cam_smmu_cpas_cdm {
				cam-smmu-label = "cpas-cdm", "rt-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x9a 0x20c0 0x400 0x9a 0x24c0 0x400 0x9a 0x20a0 0x400 0x9a 0x24a0 0x400>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x4d3>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				cam-smmu-label = "icp";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x9a 0x2020 0x420 0x9a 0x2000 0x420 0x9a 0x2420 0x420 0x9a 0x2400 0x420 0x9a 0x2040 0x420 0x9a 0x2060 0x420 0x9a 0x2440 0x420 0x9a 0x2460 0x420 0x9a 0x2100 0x420 0x9a 0x2500 0x420 0x9a 0x2080 0x400 0x9a 0x2480 0x400 0x9a 0x2120 0x420 0x9a 0x2520 0x420>;
				iova-region-discard = <0xe0000000 0x800000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;

				iova-mem-map {
					phandle = <0x4d2>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x13d00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-fwuncached-region {
						iova-region-id = <0x6>;
						iova-region-len = <0x700000>;
						iova-region-name = "fw_uncached";
						iova-region-start = <0x13600000>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-discard = <0xe0000000 0x800000>;
						iova-region-id = <0x3>;
						iova-region-len = <0xeb100000>;
						iova-region-name = "io";
						iova-region-start = <0x13e00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x12e00000>;
						iova-region-name = "shared";
						iova-region-start = <0x800000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				cam-smmu-label = "ife", "sfe";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x9a 0x800 0x460 0x9a 0x820 0x460 0x9a 0xc00 0x460 0x9a 0xc20 0x460 0x9a 0x840 0x460 0x9a 0x860 0x460 0x9a 0xc40 0x460 0x9a 0xc60 0x460>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x4d0>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				cam-smmu-label = "jpeg";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x9a 0x20e0 0x400 0x9a 0x24e0 0x400>;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;

				iova-mem-map {
					phandle = <0x4d1>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,secure-cb;
			};
		};

		qcom,cci0@ac15000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x26 0x8 0x26 0x7>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x282>;
			interrupt-names = "cci0";
			interrupts = <0x0 0x1cc 0x1>;
			pctrl-idx-mapping = <0x0 0x1>;
			pctrl-map-names = "m0", "m1";
			phandle = <0x4c6>;
			pinctrl-0 = <0x48c>;
			pinctrl-1 = <0x48d>;
			pinctrl-2 = <0x48e>;
			pinctrl-3 = <0x48f>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			reg = <0xac15000 0x1000>;
			reg-cam-base = <0x15000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x4c9>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x4c8>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x4ca>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x4c7>;
				status = "ok";
			};
		};

		qcom,cci1@ac16000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x26 0xa 0x26 0x9>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x282>;
			interrupt-names = "cci1";
			interrupts = <0x0 0x10f 0x1>;
			pctrl-idx-mapping = <0x0 0x1>;
			pctrl-map-names = "m0", "m1";
			phandle = <0x4cb>;
			pinctrl-0 = <0x490>;
			pinctrl-1 = <0x491>;
			pinctrl-2 = <0x492>;
			pinctrl-3 = <0x493>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			reg = <0xac16000 0x1000>;
			reg-cam-base = <0x16000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x4ce>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x4cd>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x4cf>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x4cc>;
				status = "ok";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
		};

		qcom,cnss-qca6490@b0000000 {
			clock-names = "rf_clk";
			clocks = <0x1f 0xc>;
			cnss-enable-self-recovery;
			compatible = "qcom,cnss-qca6490";
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			interconnects = <0xc6 0x33 0xc6 0x23c 0x9f 0x1d 0x43 0x200>;
			mboxes = <0xa7 0x0>;
			phandle = <0x38e>;
			pinctrl-0 = <0xc2>;
			pinctrl-1 = <0xc3>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,bt-en-gpio = <0xa1 0x51 0x0>;
			qcom,bus-bw-cfg = <0x0 0x0 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x2ab98 0x626380 0x2ab98 0x822080 0x1d4c 0x30d400 0x0 0x0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x2ab98 0x7faf80 0x2ab98 0xc35000 0x1d4c 0x216600>;
			qcom,bus-bw-cfg-count = <0x9>;
			qcom,icc-path-count = <0x2>;
			qcom,same-dt-multi-dev;
			qcom,sw-ctrl-gpio = <0xa1 0x52 0x0>;
			qcom,vdd-wlan-aon-config = <0xf7120 0xf7120 0x0 0x0 0x0>;
			qcom,vdd-wlan-dig-config = <0xebd70 0xebd70 0x0 0x0 0x0>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa1-config = <0x1cfde0 0x200b20 0x0 0x0 0x1>;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x0 0x0 0x1>;
			qcom,vreg_ipa = "s3e";
			qcom,wlan;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0x0 0x0 0x1>;
			qcom,wlan-cbc-enabled;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-rc-num = <0x0>;
			qcom,xo-clk-gpio = <0xa1 0xcc 0x0>;
			reg = <0xb0000000 0x10000>;
			reg-names = "smmu_iova_ipa";
			use-nv-mac;
			use-pm-domain;
			vdd-wlan-aon-supply = <0xc4>;
			vdd-wlan-dig-supply = <0xae>;
			vdd-wlan-io-supply = <0xc5>;
			vdd-wlan-rfa1-supply = <0xaf>;
			vdd-wlan-rfa2-supply = <0xb0>;
			wlan-ant-switch-supply = <0xb1>;
			wlan-en-gpio = <0xa1 0x50 0x0>;
		};

		qcom,cpas-cdm0@ac24000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x18>;
			cdm-client-names = "ife3", "ife4", "ife5", "ife6", "ife7";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x26 0xc>;
			compatible = "qcom,cam-cpas-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x282>;
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1cd 0x1>;
			label = "cpas-cdm";
			nrt-device;
			reg = <0xac24000 0x400>;
			reg-cam-base = <0x24000>;
			reg-names = "cpas-cdm";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x471>;
				qcom,cpu = <0x15>;
			};

			cpu1-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x472>;
				qcom,cpu = <0x16>;
			};

			cpu2-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x473>;
				qcom,cpu = <0x17>;
			};

			cpu3-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x474>;
				qcom,cpu = <0x18>;
			};

			cpu5-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x475>;
				qcom,cpu = <0x1a>;
			};

			cpu6-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x476>;
				qcom,cpu = <0x1b>;
			};

			cpu7-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x477>;
				qcom,cpu = <0x1c>;
			};
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			apc1-pause {
				#cooling-cells = <0x2>;
				phandle = <0x46f>;
				qcom,cpus = <0x1a 0x1b 0x1c>;
			};

			cpu-6-7-pause {
				#cooling-cells = <0x2>;
				phandle = <0x470>;
				qcom,cpus = <0x1b 0x1c>;
			};

			cpu0-pause {
				#cooling-cells = <0x2>;
				phandle = <0x72>;
				qcom,cpus = <0x15>;
			};

			cpu1-pause {
				#cooling-cells = <0x2>;
				phandle = <0x74>;
				qcom,cpus = <0x16>;
			};

			cpu2-pause {
				#cooling-cells = <0x2>;
				phandle = <0x76>;
				qcom,cpus = <0x17>;
			};

			cpu3-pause {
				#cooling-cells = <0x2>;
				phandle = <0x78>;
				qcom,cpus = <0x18>;
			};

			cpu5-pause {
				#cooling-cells = <0x2>;
				phandle = <0x64>;
				qcom,cpus = <0x1a>;
			};

			cpu6-pause {
				#cooling-cells = <0x2>;
				phandle = <0x67>;
				qcom,cpus = <0x1b>;
			};

			cpu7-pause {
				#cooling-cells = <0x2>;
				phandle = <0x6a>;
				qcom,cpus = <0x1c>;
			};

			pause-cpu0 {
				qcom,cdev-alias = "pause-cpu0";
				qcom,cpus = <0x15>;
			};

			pause-cpu1 {
				qcom,cdev-alias = "pause-cpu1";
				qcom,cpus = <0x16>;
			};

			pause-cpu2 {
				qcom,cdev-alias = "pause-cpu2";
				qcom,cpus = <0x17>;
			};

			pause-cpu3 {
				qcom,cdev-alias = "pause-cpu3";
				qcom,cpus = <0x18>;
			};

			pause-cpu5 {
				qcom,cdev-alias = "pause-cpu5";
				qcom,cpus = <0x1a>;
			};

			pause-cpu6 {
				qcom,cdev-alias = "pause-cpu6";
				qcom,cpus = <0x1b>;
			};

			pause-cpu7 {
				qcom,cdev-alias = "pause-cpu7";
				qcom,cpus = <0x1c>;
			};
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x292>;
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			qcom,apc1-cluster {
				#cooling-cells = <0x2>;
				phandle = <0x478>;
				qcom,cpus = <0x19 0x1c>;
			};
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x15 0x19 0x1c>;
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x2>;
			clock-names = "xo", "alternate";
			clocks = <0x1f 0x0 0x23 0x26>;
			compatible = "qcom,cpufreq-hw-epss";
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			phandle = <0x6>;
			qcom,lut-row-size = <0x4>;
			qcom,perf-lock-support;
			qcom,skip-enable-check;
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d09804 0x4 0x17d09808 0x4 0x17d0980c 0x4>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2", "pdmem-domain0", "pdmem-domain1", "pdmem-domain2";
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x6 0x0 0x6 0x1 0x6 0x2>;
		};

		qcom,csid-lite0@acc6000 {
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0>;
			clocks = <0x26 0x3e 0x26 0x43 0x26 0x42 0x26 0x41 0x26 0x3f 0x26 0x12>;
			compatible = "qcom,csid-lite680";
			gdsc-supply = <0x282>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x1>;
			phandle = <0x503>;
			reg = <0xacc6000 0xa00>;
			reg-cam-base = <0xc6000>;
			reg-names = "csid-lite";
			regulator-names = "gdsc";
			shared-clks = <0x0 0x1 0x0 0x0 0x0 0x0>;
			src-clock-name = "ife_lite_csid_clk_src";
			status = "ok";
		};

		qcom,csid-lite1@acca000 {
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0>;
			clocks = <0x26 0x3e 0x26 0x43 0x26 0x42 0x26 0x41 0x26 0x3f 0x26 0x12>;
			compatible = "qcom,csid-lite680";
			gdsc-supply = <0x282>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x167 0x1>;
			phandle = <0x505>;
			reg = <0xacca000 0xa00>;
			reg-cam-base = <0xca000>;
			reg-names = "csid-lite";
			regulator-names = "gdsc";
			shared-clks = <0x0 0x1 0x0 0x0 0x0 0x0>;
			src-clock-name = "ife_lite_csid_clk_src";
			status = "ok";
		};

		qcom,csid0@acb7000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x25 0x26 0x24 0x26 0x26>;
			compatible = "qcom,csid680";
			gdsc-supply = <0x282>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x1>;
			phandle = <0x4fd>;
			reg = <0xacb7000 0xd00 0xacb6000 0x1000>;
			reg-cam-base = <0xb7000 0xb6000>;
			reg-names = "csid", "csid_top";
			regulator-names = "gdsc";
			rt-wrapper-base = <0x62000>;
			shared-clks = <0x1 0x0 0x0>;
			src-clock-name = "csid_clk_src";
			status = "ok";
		};

		qcom,csid1@acb9000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x25 0x26 0x24 0x26 0x26>;
			compatible = "qcom,csid680";
			gdsc-supply = <0x282>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x1>;
			phandle = <0x4ff>;
			reg = <0xacb9000 0xd00 0xacb6000 0x1000>;
			reg-cam-base = <0xb9000 0xb6000>;
			reg-names = "csid", "csid_top";
			regulator-names = "gdsc";
			rt-wrapper-base = <0x62000>;
			shared-clks = <0x1 0x0 0x0>;
			src-clock-name = "csid_clk_src";
			status = "ok";
		};

		qcom,csid2@acbb000 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x25 0x26 0x24 0x26 0x26>;
			compatible = "qcom,csid680";
			gdsc-supply = <0x282>;
			interrupt-names = "csid";
			interrupts = <0x0 0x280 0x1>;
			phandle = <0x501>;
			reg = <0xacbb000 0xd00 0xacb6000 0x1000>;
			reg-cam-base = <0xbb000 0xb6000>;
			reg-names = "csid", "csid_top";
			regulator-names = "gdsc";
			rt-wrapper-base = <0x62000>;
			shared-clks = <0x1 0x0 0x0>;
			src-clock-name = "csid_clk_src";
			status = "ok";
		};

		qcom,csiphy0@ace4000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x26 0x17 0x26 0x27 0x26 0x19 0x26 0x18>;
			compatible = "qcom,csiphy-v2.1.0", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x13b>;
			csi-vdd-1p2-supply = <0x13f>;
			gdscr-supply = <0x282>;
			interrupt-names = "CSIPHY0";
			interrupts = <0x0 0x1dd 0x1>;
			phandle = <0x4c0>;
			reg = <0xace4000 0x2000>;
			reg-cam-base = <0xe4000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0xe808 0x23e38>;
			rgltr-max-voltage = <0x0 0x130b00 0xdea80>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1@ace6000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x26 0x17 0x26 0x28 0x26 0x1b 0x26 0x1a>;
			compatible = "qcom,csiphy-v2.1.0", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x13b>;
			csi-vdd-1p2-supply = <0x13f>;
			gdscr-supply = <0x282>;
			interrupt-names = "CSIPHY1";
			interrupts = <0x0 0x1de 0x1>;
			phandle = <0x4c1>;
			reg = <0xace6000 0x2000>;
			reg-cam-base = <0xe6000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0xe808 0x23e38>;
			rgltr-max-voltage = <0x0 0x130b00 0xdea80>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy2@ace8000 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x26 0x17 0x26 0x29 0x26 0x1d 0x26 0x1c>;
			compatible = "qcom,csiphy-v2.1.0", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x13b>;
			csi-vdd-1p2-supply = <0x13f>;
			gdscr-supply = <0x282>;
			interrupt-names = "CSIPHY2";
			interrupts = <0x0 0x1df 0x1>;
			phandle = <0x4c2>;
			reg = <0xace8000 0x2000>;
			reg-cam-base = <0xe8000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0xe808 0x23e38>;
			rgltr-max-voltage = <0x0 0x130b00 0xdea80>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy3@acea000 {
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x26 0x17 0x26 0x2a 0x26 0x1f 0x26 0x1e>;
			compatible = "qcom,csiphy-v2.1.0", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x13b>;
			csi-vdd-1p2-supply = <0x13f>;
			gdscr-supply = <0x282>;
			interrupt-names = "CSIPHY3";
			interrupts = <0x0 0x1c0 0x1>;
			phandle = <0x4c3>;
			reg = <0xacea000 0x2000>;
			reg-cam-base = <0xea000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0xe808 0x23e38>;
			rgltr-max-voltage = <0x0 0x130b00 0xdea80>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy4@acec000 {
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x26 0x17 0x26 0x2b 0x26 0x21 0x26 0x20>;
			compatible = "qcom,csiphy-v2.1.0", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x13b>;
			csi-vdd-1p2-supply = <0x13f>;
			gdscr-supply = <0x282>;
			interrupt-names = "CSIPHY4";
			interrupts = <0x0 0x7a 0x1>;
			phandle = <0x4c4>;
			reg = <0xacec000 0x2000>;
			reg-cam-base = <0xec000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0xe808 0x23e38>;
			rgltr-max-voltage = <0x0 0x130b00 0xdea80>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi4phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy5@acee000 {
			cell-index = <0x5>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x26 0x17 0x26 0x2c 0x26 0x23 0x26 0x22>;
			compatible = "qcom,csiphy-v2.1.0", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x13b>;
			csi-vdd-1p2-supply = <0x13f>;
			gdscr-supply = <0x282>;
			interrupt-names = "CSIPHY5";
			interrupts = <0x0 0x59 0x1>;
			phandle = <0x4c5>;
			reg = <0xacee000 0x2000>;
			reg-cam-base = <0xee000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-enable-sync = <0x1>;
			rgltr-load-current = <0x0 0xe808 0x23e38>;
			rgltr-max-voltage = <0x0 0x130b00 0xdea80>;
			rgltr-min-voltage = <0x0 0x124f80 0xd6d80>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi5phytimer_clk_src";
			status = "ok";
		};

		qcom,dcvs {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,dcvs";
			phandle = <0x386>;
			ranges;

			ddr {
				compatible = "qcom,dcvs-hw";
				phandle = <0xb6>;
				qcom,bus-width = <0x4>;
				qcom,dcvs-hw-type = <0x0>;
				qcom,freq-tbl = <0xb2>;

				fp {
					compatible = "qcom,dcvs-path";
					phandle = <0xb7>;
					qcom,dcvs-path-type = <0x1>;
					qcom,fp-voter = <0xb3>;
				};

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x43 0x3 0x43 0x200>;
					phandle = <0x387>;
					qcom,dcvs-path-type = <0x0>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				phandle = <0xbc>;
				qcom,bus-width = <0x1>;
				qcom,dcvs-hw-type = <0x3>;
				qcom,freq-tbl = <0xb5>;

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x43 0x3 0x43 0x200>;
					phandle = <0xbd>;
					qcom,dcvs-path-type = <0x0>;
				};
			};

			l3 {
				compatible = "qcom,dcvs-hw";
				phandle = <0xba>;
				qcom,bus-width = <0x20>;
				qcom,dcvs-hw-type = <0x2>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base", "l3tbl-base";

				sp {
					compatible = "qcom,dcvs-path";
					phandle = <0xbb>;
					qcom,dcvs-path-type = <0x0>;
					qcom,shared-offset = <0x90>;
				};
			};

			llcc {
				compatible = "qcom,dcvs-hw";
				phandle = <0xb8>;
				qcom,bus-width = <0x10>;
				qcom,dcvs-hw-type = <0x1>;
				qcom,freq-tbl = <0xb4>;

				fp {
					compatible = "qcom,dcvs-path";
					phandle = <0xb9>;
					qcom,dcvs-path-type = <0x1>;
					qcom,fp-voter = <0xb3>;
				};

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x9f 0x2 0x9f 0x235>;
					phandle = <0x388>;
					qcom,dcvs-path-type = <0x0>;
				};
			};
		};

		qcom,ddr-cdev {
			#cooling-cells = <0x2>;
			compatible = "qcom,ddr-cooling-device";
			interconnects = <0x43 0x3 0x43 0x200>;
			phandle = <0x7e>;
			qcom,bus-width = <0x4>;
			qcom,freq-table = <0xb2>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x6e>;
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,adsp {
				memory-region = <0x234>;
				qcom,dma-heap-name = "qcom,adsp";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,audio_ml {
				memory-region = <0x23b>;
				phandle = <0x463>;
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,demura {
				memory-region = <0x23a>;
				qcom,dma-heap-name = "qcom,demura";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
			};

			qcom,display {
				memory-region = <0x239>;
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
			};

			qcom,qseecom {
				memory-region = <0x97>;
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,qseecom_ta {
				memory-region = <0x98>;
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,secure_cdsp {
				memory-region = <0x235>;
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,dma-heap-type = <0x0>;
				qcom,token = <0x20000000>;
			};

			qcom,secure_sp_modem {
				memory-region = <0x237>;
				qcom,dma-heap-name = "qcom,secure-sp-modem";
				qcom,dma-heap-type = <0x0>;
				qcom,token = <0x10800000>;
			};

			qcom,secure_sp_tz {
				memory-region = <0x238>;
				qcom,dma-heap-name = "qcom,secure-sp-tz";
				qcom,dma-heap-type = <0x0>;
				qcom,token = <0x1000000>;
			};

			qcom,sp_hlos {
				memory-region = <0x236>;
				qcom,dma-heap-name = "qcom,sp-hlos";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,user_contig {
				memory-region = <0x99>;
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x2>;
			};
		};

		qcom,dp_display@ae90000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-mmrm = <0x0 0x0 0x0 0x0 0x0 0xf 0x0 0x0 0x0 0x0 0x0 0x0>;
			clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_clk_src", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x25 0xb 0x1f 0x0 0x23 0xaf 0x23 0xb3 0x25 0xe 0x25 0xf 0x25 0x11 0x25 0x13 0x595 0x1 0x25 0x15 0x25 0x12 0x25 0x14>;
			compatible = "qcom,dp-display";
			interrupt-parent = <0x592>;
			interrupts = <0xc 0x0>;
			phandle = <0x595>;
			qcom,altmode-dev = <0x346 0x0>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-aux-switch = <0x3a5>;
			qcom,dsc-feature-enable;
			qcom,ext-disp = <0x594>;
			qcom,fec-feature-enable;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,phy-version = <0x420>;
			qcom,pll-revision = "5nm-v1";
			qcom,qos-cpu-latency-us = <0x12c>;
			qcom,qos-cpu-mask = <0xf>;
			qcom,widebus-enable;
			reg = <0xae90000 0xfc 0xae90200 0xc0 0xae90400 0x770 0xae91000 0x98 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf08000 0x1f4 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x98 0xaf09000 0x14>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			usb-controller = <0x3d6>;
			usb-phy = <0x13a>;
			vdd_mx-supply = <0x1e>;
			vdda-0p9-supply = <0x13e>;
			vdda-1p2-supply = <0x13f>;
			vdda_usb-0p9-supply = <0x13b>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};

				qcom,phy-supply-entry@1 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x4edb8>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda_usb-0p9";
					reg = <0x1>;
				};
			};

			qcom,pll-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-name = "vdd_mx";
					reg = <0x0>;
				};
			};
		};

		qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			phandle = <0x2e>;
			proxy-supply = <0x2e>;
			qcom,gds-timeout = <0x1f4>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			reg = <0x149004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
		};

		qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1d>;
			phandle = <0x242>;
			qcom,collapse-vote = <0x2c 0x0>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x17b004 0x4>;
			regulator-name = "gcc_pcie_0_gdsc";
		};

		qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1d>;
			phandle = <0x2d>;
			proxy-supply = <0x2d>;
			qcom,gds-timeout = <0x1f4>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			reg = <0x187004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
		};

		qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			parent-supply = <0x1d>;
			phandle = <0x24b>;
			qcom,collapse-vote = <0x2c 0x1>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x19d004 0x4>;
			regulator-name = "gcc_pcie_1_gdsc";
		};

		qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			domain-addr = <0x30>;
			parent-supply = <0x34>;
			phandle = <0x258>;
			qcom,gds-timeout = <0x1f4>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			reg = <0x3d9905c 0x4>;
			regulator-name = "gpu_cc_gx_gdsc";
			sw-reset = <0x31 0x32 0x33>;
		};

		qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x2f>;
			parent-supply = <0x1d>;
			phandle = <0x136>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x3d99108 0x4>;
			regulator-name = "gpu_cc_cx_gdsc";
		};

		qcom,gdsc@aaf804c {
			clock-names = "ahb_clk";
			clocks = <0x23 0xb5>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x35>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xaaf804c 0x4>;
			regulator-name = "video_cc_mvs0c_gdsc";
		};

		qcom,gdsc@aaf8074 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xb5>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x36>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xaaf8074 0x4>;
			regulator-name = "video_cc_mvs1c_gdsc";
		};

		qcom,gdsc@aaf809c {
			clock-names = "ahb_clk";
			clocks = <0x23 0xb5>;
			compatible = "qcom,gdsc";
			parent-supply = <0x35>;
			phandle = <0x284>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaaf809c 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
		};

		qcom,gdsc@aaf80c0 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xb5>;
			compatible = "qcom,gdsc";
			parent-supply = <0x36>;
			phandle = <0x285>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaaf80c0 0x4>;
			regulator-name = "video_cc_mvs1_gdsc";
		};

		qcom,gdsc@adf0004 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x27a>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xadf0004 0x4>;
			regulator-name = "cam_cc_bps_gdsc";
		};

		qcom,gdsc@adf0078 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x27e>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xadf0078 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
		};

		qcom,gdsc@adf00d0 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x27f>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf00d0 0x4>;
			regulator-name = "cam_cc_sbi_gdsc";
		};

		qcom,gdsc@adf1004 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x27b>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf1004 0x4>;
			regulator-name = "cam_cc_ife_0_gdsc";
		};

		qcom,gdsc@adf2004 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x27c>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf2004 0x4>;
			regulator-name = "cam_cc_ife_1_gdsc";
		};

		qcom,gdsc@adf2050 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x27d>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf2050 0x4>;
			regulator-name = "cam_cc_ife_2_gdsc";
		};

		qcom,gdsc@adf3050 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x280>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf3050 0x4>;
			regulator-name = "cam_cc_sfe_0_gdsc";
		};

		qcom,gdsc@adf3098 {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x281>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf3098 0x4>;
			regulator-name = "cam_cc_sfe_1_gdsc";
		};

		qcom,gdsc@adf31dc {
			clock-names = "ahb_clk";
			clocks = <0x23 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a>;
			phandle = <0x282>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			reg = <0xadf31dc 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
		};

		qcom,gdsc@af09000 {
			clock-names = "ahb_clk";
			clocks = <0x23 0x1b>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x2b>;
			proxy-supply = <0x2b>;
			qcom,gds-timeout = <0x1f4>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf09000 0x4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
		};

		qcom,gdsc@af0b000 {
			clock-names = "ahb_clk";
			clocks = <0x23 0x1b>;
			compatible = "qcom,gdsc";
			parent-supply = <0x21>;
			phandle = <0x283>;
			qcom,gds-timeout = <0x1f4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			reg = <0xaf0b000 0x4>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
		};

		qcom,gh_vm_loader_sec@e0600000 {
			compatible = "qcom,gh-vm-loader-sec";
			memory-region = <0x4f>;
			qcom,firmware-name = "cpusys_vm";
			qcom,no-shutdown;
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
		};

		qcom,gh_vm_loader_sec@e0b00000 {
			compatible = "qcom,gh-vm-loader-sec";
			memory-region = <0x50>;
			qcom,firmware-name = "trustedvm";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gmu@3d69000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk", "apb_pclk";
			clocks = <0x27 0x4 0x27 0x7 0x23 0x19 0x23 0x2d 0x27 0x0 0x27 0x16 0x41>;
			compatible = "qcom,gen7-gmu";
			interrupt-names = "hfi", "gmu";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			iommus = <0x137 0x5 0x400>;
			mbox-names = "aop";
			mboxes = <0xa7 0x0>;
			phandle = <0x46e>;
			qcom,iommu-dma = "disabled";
			reg = <0x3d68000 0x37000 0xb290000 0x10000 0x3d40000 0x10000>;
			reg-names = "gmu", "gmu_pdc", "gmu_ao_blk_dec0";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x258>;
			vddcx-supply = <0x136>;
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0x24c 0x4 0x0 0x24d 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4 0x0 0x256 0x4 0x0 0x257 0x4>;
			iommus = <0x9a 0x496 0x0>;
			phandle = <0x10c>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x3f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@900000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			iommus = <0x9a 0x5b6 0x0>;
			phandle = <0xd1>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x7e>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			qcom,static-gpii-mask = <0x1>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			iommus = <0x9a 0x56 0x0>;
			phandle = <0xee>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x3f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			memory-region = <0x4f>;
			qcom,firmware-name = "cpusys_vm";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			qcom,firmware-name = "trustedvm";
			qcom,isolate-cpus;
			qcom,pas-id = <0x1c>;
			qcom,reserved-cpus = <0x5 0x6>;
			qcom,unisolate-timeout-ms = <0x2ee0>;
			qcom,vmid = <0x2d>;
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			phandle = <0x347>;
			status = "ok";
		};

		qcom,ife-lite0@acc6000 {
			cam_hw_pid = <0x0>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x3e 0x26 0x42 0x26 0x41 0x26 0x40 0x26 0x3f 0x26 0x12>;
			compatible = "qcom,vfe-lite680";
			gdsc-supply = <0x282>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x1>;
			phandle = <0x504>;
			reg = <0xacc6000 0x2800>;
			reg-cam-base = <0xc6000>;
			reg-names = "ife-lite";
			regulator-names = "gdsc";
			shared-clks = <0x0 0x0 0x0 0x1 0x0 0x0>;
			src-clock-name = "ife_lite_clk_src";
			status = "ok";
		};

		qcom,ife-lite1@acca000 {
			cam_hw_pid = <0x1>;
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x26 0x3e 0x26 0x42 0x26 0x41 0x26 0x40 0x26 0x3f 0x26 0x12>;
			compatible = "qcom,vfe-lite680";
			gdsc-supply = <0x282>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x168 0x1>;
			phandle = <0x506>;
			reg = <0xacca000 0x2800>;
			reg-cam-base = <0xca000>;
			reg-names = "ife-lite";
			regulator-names = "gdsc";
			shared-clks = <0x0 0x0 0x0 0x1 0x0 0x0>;
			src-clock-name = "ife_lite_clk_src";
			status = "ok";
		};

		qcom,ife0@ac62000 {
			cam_hw_pid = <0x10 0x1c 0x14 0x8>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_0_fast_ahb", "ife_0_clk_src", "ife_0_clk", "cam_cc_cpas_ife_0_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x19bfcc00 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clock-rates-option = <0x2367b880>;
			clocks = <0x26 0x35 0x26 0x33 0x26 0x32 0x26 0xf>;
			clocks-option = <0x26 0x34>;
			compatible = "qcom,vfe680";
			gdsc-supply = <0x282>;
			ife0-supply = <0x27b>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x1>;
			phandle = <0x4fe>;
			reg = <0xac62000 0xf000 0xac19000 0x9000>;
			reg-cam-base = <0x62000 0x19000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "gdsc", "ife0";
			rt-wrapper-base = <0x62000>;
			src-clock-name = "ife_0_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife1@ac71000 {
			cam_hw_pid = <0x11 0x1d 0x15 0x9>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_1_fast_ahb", "ife_1_clk_src", "ife_1_clk", "cam_cc_cpas_ife_1_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x19bfcc00 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clock-rates-option = <0x2367b880>;
			clocks = <0x26 0x39 0x26 0x37 0x26 0x36 0x26 0x10>;
			clocks-option = <0x26 0x38>;
			compatible = "qcom,vfe680";
			gdsc-supply = <0x282>;
			ife1-supply = <0x27c>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x1>;
			phandle = <0x500>;
			reg = <0xac71000 0xf000 0xac19000 0x9000>;
			reg-cam-base = <0x71000 0x19000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "gdsc", "ife1";
			rt-wrapper-base = <0x62000>;
			src-clock-name = "ife_1_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife2@ac80000 {
			cam_hw_pid = <0x12 0x1e 0x16 0xa>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_2_fast_ahb", "ife_2_clk_src", "ife_2_clk", "cam_cc_cpas_ife_2_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x19bfcc00 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clock-rates-option = <0x2367b880>;
			clocks = <0x26 0x3d 0x26 0x3b 0x26 0x3a 0x26 0x11>;
			clocks-option = <0x26 0x3c>;
			compatible = "qcom,vfe680";
			gdsc-supply = <0x282>;
			ife2-supply = <0x27d>;
			interrupt-names = "ife";
			interrupts = <0x0 0x281 0x1>;
			phandle = <0x502>;
			reg = <0xac80000 0xf000 0xac19000 0x9000>;
			reg-cam-base = <0x80000 0x19000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "gdsc", "ife2";
			rt-wrapper-base = <0x62000>;
			src-clock-name = "ife_2_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ipa@3e00000 {
			clock-names = "core_clk";
			clocks = <0x1f 0x16>;
			compatible = "qcom,ipa";
			firmware-names = "ipa_fws";
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			interconnects = <0x42 0x2c 0x9f 0x235 0x43 0x3 0x43 0x200 0x9f 0x2 0xa0 0x210>;
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			memory-regions = <0xc7>;
			pas-ids = <0xf>;
			phandle = <0x38f>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,ipa-cfg-offset = <0x140000>;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0xa>;
			qcom,ipa-holb-monitor-poll-period = <0x5>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x16>;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-ulso-wa;
			qcom,ipa-wdi3-over-gsi;
			qcom,lan-rx-napi;
			qcom,max_num_smmu_cb = <0x4>;
			qcom,mhi-event-ring-id-limits = <0x9 0xb>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,nominal = <0x249f00 0x0 0x249f00 0x53ec60 0x0 0x61a80>;
			qcom,non-tn-collection-on-crash;
			qcom,platform-type = <0x1>;
			qcom,register-collection-on-crash;
			qcom,rmnet-ctl-enable;
			qcom,rmnet-ll-enable;
			qcom,scaling-exceptions;
			qcom,smmu-fast-map;
			qcom,svs = <0x124f80 0x0 0x124f80 0x2ab980 0x0 0x249f0>;
			qcom,svs2 = <0x900b0 0x0 0x900b0 0x1cfde0 0x0 0x12c00>;
			qcom,testbus-collection-on-crash;
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			qcom,turbo = <0x36ee80 0x0 0x36ee80 0x53ec60 0x0 0x61a80>;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-linux-val = <0x0>;
			qcom,ulso-ip-id-min-windows-val = <0x0>;
			qcom,ulso-supported;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-use-skb-page;
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base", "gsi-base";

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				dma-coherent;
				iommus = <0x9a 0x5c4 0x0>;
				phandle = <0x393>;
				qcom,iommu-group;
				qcom,shared-cb;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				dma-coherent;
				iommus = <0x9a 0x5c0 0x0>;
				phandle = <0x390>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,ipa-q6-smem-size = <0x9000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				dma-coherent;
				iommus = <0x9a 0x5c2 0x0>;
				phandle = <0x392>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				dma-coherent;
				iommus = <0x9a 0x5c1 0x0>;
				phandle = <0x391>;
				qcom,iommu-dma = "atomic";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0xc9 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0xc8 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
			status = "disabled";
		};

		qcom,ipcc@ed18000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			phandle = <0x47>;
			reg = <0xed18000 0x1000>;
		};

		qcom,ipcc_compute_l0@408000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe6 0x4>;
			phandle = <0x5c>;
			reg = <0x408000 0x1000>;
		};

		qcom,ipe0@ac42000 {
			cam_hw_pid = <0x16 0x17 0x1e>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_nps_ahb_clk", "ipe_nps_fast_ahb_clk", "ipe_pps_fast_ahb_clk", "ipe_nps_clk_src", "ipe_nps_clk", "ipe_pps_clk", "cam_cc_cpas_ipe_nps_clk";
			clock-rates = <0x0 0x0 0x0 0x15b23300 0x0 0x0 0x0 0x0 0x0 0x0 0x1dcd6500 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x0 0x0 0x29b92700 0x0 0x0 0x0 0x0 0x0 0x0 0x29b92700 0x0 0x0 0x0>;
			clocks = <0x26 0x44 0x26 0x47 0x26 0x49 0x26 0x46 0x26 0x45 0x26 0x48 0x26 0x13>;
			compatible = "qcom,cam-ipe680";
			ipe0-vdd-supply = <0x27e>;
			nrt-device;
			phandle = <0x50b>;
			reg = <0xac42000 0x16000>;
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_nps_clk_src";
			status = "ok";
		};

		qcom,jpegdma@ac2b000 {
			cam_hw_pid = <0xd 0xf>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x26 0x4b 0x26 0x4a>;
			compatible = "qcom,cam_jpeg_dma_680";
			gdsc-supply = <0x282>;
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x1>;
			nrt-device;
			phandle = <0x50e>;
			reg = <0xac2b000 0x1000 0xac19000 0x9000>;
			reg-cam-base = <0x2b000 0x19000>;
			reg-names = "jpegdma_hw", "cam_camnoc";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc@ac2a000 {
			cam_hw_pid = <0xc 0xe>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x26 0x4b 0x26 0x4a>;
			compatible = "qcom,cam_jpeg_enc_680";
			gdsc-supply = <0x282>;
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x1>;
			nrt-device;
			phandle = <0x50d>;
			reg = <0xac2a000 0x1000 0xac19000 0x9000>;
			reg-cam-base = <0x2a000 0x19000>;
			reg-names = "jpege_hw", "cam_camnoc";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@3d00000 {
			#cooling-cells = <0x2>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "apb_pclk";
			clocks = <0x23 0x2d 0x23 0x2e 0x27 0x0 0x41 0x0>;
			compatible = "qcom,adreno-gpu-gen7-0-1", "qcom,kgsl-3d0";
			interconnect-names = "gpu_icc_path";
			interconnects = <0x9f 0x15 0x43 0x200>;
			interrupt-names = "kgsl_3d0_irq", "freq_limiter_irq";
			interrupts = <0x0 0x12c 0x4 0x0 0x11e 0x4>;
			phandle = <0x6e>;
			qcom,bus-table-cnoc = <0x0 0x64>;
			qcom,bus-table-ddr = <0x0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17 0xc7acf1>;
			qcom,gpu-model = "Adreno730v2";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,initial-pwrlevel = <0xa>;
			qcom,min-access-length = <0x20>;
			qcom,no-nap;
			qcom,tzone-names = "gpuss-0", "gpuss-1";
			qcom,ubwc-mode = <0x4>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d50000 0x10000 0x3d8b000 0x2000 0x3d9e000 0x1000 0x10900000 0x80000 0x634000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "cx_misc", "qdss_gfx", "rdpm_cx";
			reset-names = "freq_limiter_irq_clear";
			resets = <0x27 0x8>;
			status = "ok";

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
					reg = <0x3>;
				};

				qcom,gpu-mempool@4 {
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
					reg = <0x4>;
				};

				qcom,gpu-mempool@5 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x5>;
				};
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					qcom,acd-level = <0x882c5ffd>;
					qcom,bus-freq = <0xb>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0xb>;
					qcom,gpu-freq = <0x30c1b080>;
					qcom,level = <0x180>;
					reg = <0x0>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,acd-level = <0x882c5ffd>;
					qcom,bus-freq = <0xb>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0xa>;
					qcom,gpu-freq = <0x2f25b3c0>;
					qcom,level = <0x140>;
					reg = <0x1>;
				};

				qcom,gpu-pwrlevel@10 {
					qcom,acd-level = <0x882f5ffd>;
					qcom,bus-freq = <0x2>;
					qcom,bus-max = <0x5>;
					qcom,bus-min = <0x1>;
					qcom,gpu-freq = <0x10fcc140>;
					qcom,level = <0x38>;
					reg = <0xa>;
				};

				qcom,gpu-pwrlevel@11 {
					qcom,bus-freq = <0x2>;
					qcom,bus-max = <0x5>;
					qcom,bus-min = <0x1>;
					qcom,gpu-freq = <0xd1cef00>;
					qcom,level = <0x38>;
					reg = <0xb>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,acd-level = <0x882d5ffd>;
					qcom,bus-freq = <0xa>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0x9>;
					qcom,gpu-freq = <0x2bbff380>;
					qcom,level = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,acd-level = <0xa82d5ffd>;
					qcom,bus-freq = <0xa>;
					qcom,bus-max = <0xb>;
					qcom,bus-min = <0x6>;
					qcom,gpu-freq = <0x2625a000>;
					qcom,level = <0xe0>;
					reg = <0x3>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,acd-level = <0x882e5ffd>;
					qcom,bus-freq = <0x8>;
					qcom,bus-max = <0x9>;
					qcom,bus-min = <0x6>;
					qcom,gpu-freq = <0x23b403c0>;
					qcom,level = <0xc0>;
					reg = <0x4>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,acd-level = <0x882e5ffd>;
					qcom,bus-freq = <0x8>;
					qcom,bus-max = <0x9>;
					qcom,bus-min = <0x6>;
					qcom,gpu-freq = <0x207c0a40>;
					qcom,level = <0x90>;
					reg = <0x5>;
				};

				qcom,gpu-pwrlevel@6 {
					qcom,acd-level = <0x882e5ffd>;
					qcom,bus-freq = <0x6>;
					qcom,bus-max = <0x8>;
					qcom,bus-min = <0x6>;
					qcom,gpu-freq = <0x1d535300>;
					qcom,level = <0x80>;
					reg = <0x6>;
				};

				qcom,gpu-pwrlevel@7 {
					qcom,acd-level = <0xa82e5ffd>;
					qcom,bus-freq = <0x6>;
					qcom,bus-max = <0x8>;
					qcom,bus-min = <0x3>;
					qcom,gpu-freq = <0x1917f340>;
					qcom,level = <0x50>;
					reg = <0x7>;
				};

				qcom,gpu-pwrlevel@8 {
					qcom,acd-level = <0x882f5ffd>;
					qcom,bus-freq = <0x3>;
					qcom,bus-max = <0x6>;
					qcom,bus-min = <0x1>;
					qcom,gpu-freq = <0x14dc9380>;
					qcom,level = <0x40>;
					reg = <0x8>;
				};

				qcom,gpu-pwrlevel@9 {
					qcom,bus-freq = <0x2>;
					qcom,bus-max = <0x6>;
					qcom,bus-min = <0x1>;
					qcom,gpu-freq = <0x12e50940>;
					qcom,level = <0x40>;
					reg = <0x9>;
				};
			};

			zap-shader {
				memory-region = <0x257>;
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x46a>;
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <0x136>;

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x137 0x1 0x400>;
				phandle = <0x46c>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x137 0x2 0x400>;
				phandle = <0x46d>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x137 0x0 0x400>;
				phandle = <0x46b>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,limits-dcvs {
			compatible = "qcom,msm-hw-limits";
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
			isens_vref_0p8-supply = <0x259>;
			isens_vref_1p8-supply = <0x25a>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x293>;
		};

		qcom,lx7 {
			cam_hw_pid = <0x9>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "icp_ahb_clk", "icp_clk_src", "icp_clk", "camcc_debug_clk";
			clock-rates = <0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x26 0x2f 0x26 0x31 0x26 0x30 0x26 0x70>;
			compatible = "qcom,cam-lx7";
			fw_name = "CAMERA_ICP";
			gdsc-supply = <0x282>;
			interrupt-names = "lx7";
			interrupts = <0x0 0x1cf 0x1>;
			memory-region = <0x26a>;
			nrt-device;
			phandle = <0x50a>;
			qos-val = <0xa0a>;
			reg = <0xac01000 0x400 0xac01800 0x400 0xac04000 0x1000>;
			reg-cam-base = <0x1000 0x1800 0x4000>;
			reg-names = "lx7_csr", "lx7_cirq", "lx7_wd0";
			regulator-names = "gdsc";
			src-clock-name = "icp_clk_src";
			status = "ok";
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x25 0x3 0x25 0x4 0x25 0x6 0x25 0x41 0x25 0x42 0x25 0x37 0x1f 0x0>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x592>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x596>;
			qcom,split-link-supported;
			reg = <0xae94000 0x400 0xaf0f000 0x4 0xae36000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x13f>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x25 0x7 0x25 0x8 0x25 0xa 0x25 0x43 0x25 0x44 0x25 0x39 0x1f 0x0>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x592>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x597>;
			qcom,split-link-supported;
			reg = <0xae96000 0x400 0xaf0f000 0x4 0xae37000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x13f>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94900 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v4.3";
			label = "dsi-phy-0";
			phandle = <0x598>;
			pll-label = "dsi_pll_5nm";
			pll_codes_region = <0x593>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0xa00 0xae94900 0x400 0xae94200 0xa0>;
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x13b>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v4.3";
			label = "dsi-phy-1";
			phandle = <0x599>;
			pll-label = "dsi_pll_5nm";
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae96400 0xa00 0xae96900 0x400 0xae96200 0xa0>;
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x13b>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#cooling-cells = <0x2>;
			#interrupt-cells = <0x1>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x11e1a300>;
			clock-mmrm = <0x0 0x0 0x0 0x0 0x0 0x3d 0x0 0x0 0x0>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x124f800>;
			clocks = <0x23 0x1b 0x23 0x1c 0x23 0x1d 0x25 0x1 0x25 0x3c 0x25 0x3d 0x25 0x4b 0x25 0x3f 0x25 0x46>;
			compatible = "qcom,sde-kms";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			interconnects = <0x34c 0x17 0x9f 0x235 0x34c 0x17 0x9f 0x235 0x43 0x3 0x43 0x200 0x9f 0x2 0xa0 0x20d>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			mmcx-supply = <0x21>;
			phandle = <0x592>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-creq-lut = <0x112234 0x45566777 0x112236 0x67777777 0x112234 0x45566777 0x112236 0x67777777 0x0 0x0 0x0 0x0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x0 0x77776541 0x0 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x0 0x0 0x0 0x0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x0 0x77776541 0x0 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none", "none";
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-ctl-size = <0x204>;
			qcom,sde-cwb-dither = <0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
			qcom,sde-danger-lut = <0x3ffff 0x3ffff 0x0 0x0 0x0 0x3fffff 0x3fffff 0x3ffffff 0x3ffffff 0x0 0x0 0x0 0x3ffffff 0x3fffff>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dsc-native422-supp = <0x0 0x0 0x1 0x1>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dsc-pair-mask = <0x2 0x1 0x4 0x3>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x8 0x3 0x7 0x2>;
			qcom,sde-ib-bw-vote = <0x2625a0 0x0 0xc3500>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-intf-size = <0x2c4>;
			qcom,sde-intf-tear-irq-off = <0x0 0x36800 0x37800 0x0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-len = <0x494>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-macrotile-mode = <0x1>;
			qcom,sde-max-bw-high-kbps = <0x8 0x115b5c0 0x7 0x115b5c0>;
			qcom,sde-max-bw-low-kbps = <0x8 0xcf8500 0x7 0xcf8500>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-max-trusted-vm-displays = <0x1>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x66f00>;
			qcom,sde-merge-3d-size = <0x10>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none", "none", "none", "dcwb", "dcwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000 0xf0f 0xf0f>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5 0x8 0x7>;
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-cwb = <0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2 0x3 0x3>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000 0x66800 0x66c00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-mask-performance = <0xf>;
			qcom,sde-qos-refresh-rates = <0x78 0xf0>;
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12110 0x0 0x4c4b40 0x0 0x9402a0>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-id = <0x0 0x1>;
			qcom,sde-reg-dma-off = <0x0 0x400>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut = <0xfe00 0xfe00 0xffff 0x1 0x3ff 0xf800 0xf800 0xe000 0xe000 0xffff 0x1 0x3ff 0xe000 0xf800>;
			qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2bc 0x0 0x2c4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-clk-status = <0x2b0 0x0 0x2b8 0x0 0x2c0 0x0 0x2c8 0x0 0x2b0 0xc 0x2b8 0xc 0x2c8 0xc 0x2c8 0xe>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x6 0x7 0x8 0x1 0x2 0x3 0x4>;
			qcom,sde-sspp-src-size = <0x328>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x2 0x76a7000 0x6 0x1da9c000 0x10>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-vdc-ctl-size = <0x10>;
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-vdc-size = <0x10>;
			qcom,sde-wakeup-with-touch;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "mmcx";
					reg = <0x0>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					cell-index = <0x0>;
					qcom,sde-dma-csc-off = <0x800>;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-igc = <0xa00 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-top-off = <0x800>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
				};

				dgm@1 {
					cell-index = <0x1>;
					qcom,sde-dma-csc-off = <0x1800>;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-igc = <0x1a00 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
				};
			};

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					cell-index = <0x0>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-top-off = <0xa00>;
				};

				vcm@1 {
					cell-index = <0x1>;
					qcom,sde-fp16-csc = <0x280 0x10000>;
					qcom,sde-fp16-gc = <0x280 0x10000>;
					qcom,sde-fp16-igc = <0x280 0x10000>;
					qcom,sde-fp16-unmult = <0x280 0x10000>;
				};
			};
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x3>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x389>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x1000>;
				qcom,sampling-path = <0xb7>;
				qcom,target-dev = <0xb6>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x143700 0x17ba38 0x1cb600 0x1febe0 0x282300 0x29bf80 0x2db400 0x30c460>;
					qcom,cpulist = <0x19 0x1a 0x1b>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x858b8 0x2db400 0x17ba38>;
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x143700 0x17ba38 0x1cb600 0x1febe0 0x282300 0x29bf80 0x2db400 0x30c460>;
					qcom,cpulist = <0x1c>;
					qcom,sampling-enabled;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x282300 0x858b8 0x2db400 0x30c460>;
					qcom,cpulist = <0x1c>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x11df00 0x858b8 0x168f00 0xbb800 0x1b3f00 0x17ba38>;
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,sampling-enabled;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x1000>;
				qcom,sampling-path = <0xbd>;
				qcom,target-dev = <0xbc>;

				gold {
					compatible = "qcom,memlat-mon";
					phandle = <0x38a>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x0 0x2db400 0x1>;
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,sampling-enabled;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					phandle = <0x38b>;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x0 0x2db400 0x1>;
					qcom,cpulist = <0x1c>;
					qcom,sampling-enabled;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x17>;
				qcom,sampling-path = <0xbb>;
				qcom,target-dev = <0xba>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x9ab00 0x83400 0xd7a00 0x9ab00 0x10fe00 0xc9900 0x143700 0xf3c00 0x193200 0x135600 0x1e7800 0x164400 0x261600 0x17bb00 0x2db400 0x193200>;
					qcom,cpulist = <0x19 0x1a 0x1b>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x9ab00 0x83400 0xd7a00 0x9ab00 0x10fe00 0xc9900 0x143700 0xf3c00 0x193200 0x135600 0x1e7800 0x164400 0x261600 0x17bb00 0x2db400 0x193200>;
					qcom,cpulist = <0x1c>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x4b000 0x2db400 0x193200>;
					qcom,cpulist = <0x1c>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x62700 0x67200 0x96000 0x83400 0xb2200 0x9ab00 0xce400 0xb2200 0xea600 0xc9900 0x106800 0xf3c00 0x135600 0x10b300 0x14cd00 0x135600 0x168f00 0x164400 0x180600 0x17bb00 0x1b3f00 0x193200>;
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,sampling-enabled;
				};
			};

			llcc {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x37>;
				qcom,sampling-path = <0xb9>;
				qcom,target-dev = <0xb8>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x493e0 0x10fe00 0x71c50 0x143700 0x927c0 0x1cb600 0xc4c70 0x282300 0xe3c88 0x2db400 0x104410>;
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x493e0 0x2db400 0x927c0>;
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x96000 0x493e0 0x168f00 0x71c50 0x1b3f00 0x927c0>;
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,sampling-enabled;
				};
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mmrm {
			compatible = "qcom,msm-mmrm", "qcom,waipio-mmrm";
			mm-rail-corners = "lowsvs", "svs", "svsl1", "nom", "turbo";
			mm-rail-fact-volt = <0x8e57 0xa0c5 0xaf1b 0xc000 0xd4fe>;
			mmrm-client-info = <0x1 0x33 0x229999a 0x3fae2 0x1 0x1 0x37 0x229999a 0x3fae2 0x1 0x1 0x3b 0x229999a 0x3fae2 0x1 0x1 0x25 0x20f852 0x0 0x3 0x1 0x74 0x13de667 0x211ec 0x1 0x1 0x77 0x13de667 0x211ec 0x1 0x1 0x46 0x404cccd 0x94a3e 0x1 0x1 0x2 0x4350a3e 0x34000 0x1 0x1 0x40 0x19ea7f 0x4e57 0x5 0x1 0x4b 0xf70a4 0x0 0x2 0x1 0x5 0x340000 0x90000 0x1 0x1 0x43 0x40000 0x0 0x5 0x1 0x31 0x4cccd 0x0 0x1 0x1 0x17 0x36667 0x0 0x9 0x1 0x19 0x199a 0x0 0x1 0x1 0x1b 0x199a 0x0 0x1 0x1 0x1d 0x199a 0x0 0x1 0x1 0x1f 0x199a 0x0 0x1 0x1 0x21 0x199a 0x0 0x1 0x1 0x23 0x199a 0x0 0x1 0x1 0x8 0x290 0x0 0x1 0x1 0xa 0x290 0x0 0x1 0x1 0x7b 0x111ec 0x0 0x1 0x1 0x2d 0x8a3e 0x0 0x1 0x2 0x8 0x4d63d71 0x77334 0x1 0x3 0x3d 0x14f0000 0x2d1ec 0x1 0x3 0xf 0xf547b 0x1334 0x1 0x4 0x3 0x1ba0ccd 0x8e290 0x1>;
			phandle = <0x591>;
			scaling-fact-dyn = <0x8a3e 0xb334 0xd47b 0x10290 0x14290>;
			scaling-fact-leak = <0x6e3d8 0x85eb9 0x9a8f6 0xb63d8 0xe0a3e>;
			status = "okay";
		};

		qcom,mmrm-test {
			clock-names = "cam_cc_ife_0_clk_src", "cam_cc_ife_1_clk_src", "cam_cc_ife_2_clk_src", "cam_cc_csid_clk_src", "cam_cc_sfe_0_clk_src", "cam_cc_sfe_1_clk_src", "cam_cc_ipe_nps_clk_src", "cam_cc_bps_clk_src", "cam_cc_ife_lite_clk_src", "cam_cc_jpeg_clk_src", "cam_cc_camnoc_axi_clk_src", "cam_cc_ife_lite_csid_clk_src", "cam_cc_icp_clk_src", "cam_cc_cphy_rx_clk_src", "cam_cc_csi0phytimer_clk_src", "cam_cc_csi1phytimer_clk_src", "cam_cc_csi2phytimer_clk_src", "cam_cc_csi3phytimer_clk_src", "cam_cc_csi4phytimer_clk_src", "cam_cc_csi5phytimer_clk_src", "cam_cc_cci_0_clk_src", "cam_cc_cci_1_clk_src", "cam_cc_slow_ahb_clk_src", "cam_cc_fast_ahb_clk_src", "video_cc_mvs1_clk_src", "disp_cc_mdss_mdp_clk_src", "disp_cc_mdss_dptx0_link_clk_src", "video_cc_mvs0_clk_src";
			clock_rates = <0x1 0x33 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x37 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x3b 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x25 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x74 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x77 0x15b23300 0x1dcd6500 0x23c34600 0x29b92700 0x29b92700 0x1 0x46 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x2 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x40 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x4b 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x5 0x11e1a300 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x43 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x31 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x23c34600 0x1 0x17 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x19 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x1b 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x1d 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x1f 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x21 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x23 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x8 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0xa 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0x7b 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x1 0x2d 0x5f5e100 0xbebc200 0x11e1a300 0x17d78400 0x17d78400 0x2 0x8 0x3e95ba80 0x50775d80 0x59682f00 0x62590080 0x62590080 0x3 0x3d 0xbebc200 0x135f1b40 0x165a0bc0 0x1dcd6500 0x1dcd6500 0x3 0xf 0x41eb0 0x41eb0 0x83d60 0xc5c10 0xc5c10 0x4 0x3 0x2aea5400 0x3c706980 0x41722680 0x4f64b500 0x4f64b500>;
			clocks = <0x26 0x33 0x26 0x37 0x26 0x3b 0x26 0x25 0x26 0x74 0x26 0x77 0x26 0x46 0x26 0x2 0x26 0x40 0x26 0x4b 0x26 0x5 0x26 0x43 0x26 0x31 0x26 0x17 0x26 0x19 0x26 0x1b 0x26 0x1d 0x26 0x1f 0x26 0x21 0x26 0x23 0x26 0x8 0x26 0xa 0x26 0x7b 0x26 0x2d 0x24 0x8 0x25 0x3d 0x25 0xf 0x24 0x3>;
			compatible = "qcom,msm-mmrm-test", "qcom,waipio-mmrm-test";
			phandle = <0x590>;
			status = "disable";
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x55f>;
			qcom,adsp-state = <0x0>;
			qcom,rproc-handle = <0xac>;
			status = "ok";
		};

		qcom,msm-adsp-notify {
			compatible = "qcom,adsp-notify";
			phandle = <0x560>;
			qcom,rproc-handle = <0xac>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xa9>;
			restrict-access;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <0xa8>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x513>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x518>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x52a>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x533>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x534>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x535>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x536>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x537>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x538>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x539>;
				qcom,msm-cdc-dma-data-align = <0x1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x53a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x53b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x53c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x53d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x53e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x53f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x540>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x530>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x531>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x532>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x52b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x52c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x52d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x52e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x52f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x523>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x524>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x527>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x528>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x525>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x529>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x526>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x54b>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x54c>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x551>;
				qcom,msm-dai-q6-dev-id = <0xf2>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x549>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x54a>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x545>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x546>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x550>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x54f>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x54d>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x54e>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x547>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x548>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x552>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x553>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x542>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x543>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x544>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x554>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x555>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x57d>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x51e>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x51f>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x51d>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x579>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x57a>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x57b>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x57c>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x561>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x562>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x563>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x564>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x56d>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x56e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x56f>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x570>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x571>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x572>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x573>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x574>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x565>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x566>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x567>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x568>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x575>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x576>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x577>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x578>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x569>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x56a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x56b>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x56c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@88e0000 {
			clock-names = "eud_clkref_clk";
			clocks = <0x23 0x1f>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x3d>;
			interrupts = <0xb 0x4>;
			phandle = <0x138>;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x594>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x59a>;
			};
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x55e>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146aa000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146aa000 0x1000>;
			reg = <0x146aa000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x541>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x511>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x51c>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x516>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x522>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x556>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x520>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x521>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x514>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x512>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x51a>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x558>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x55b>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x55c>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x559>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x55d>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			phandle = <0x341>;
			qcom,firmware-name = "slpi";
			qcom,rproc-handle = <0x51>;
			status = "ok";
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x51b>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x55a>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x517>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x515>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x519>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x380>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,fastrpc-slpi-sensors-pdr;
			qcom,qos-cores = <0x0 0x1 0x2 0x3>;
			qcom,rpc-latency-us = <0xeb>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2161 0x400 0x9a 0x1021 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x1803 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x1804 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x1805 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x541 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x542 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x543 0x0>;
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x4>;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x102b 0x1420 0x9a 0x216b 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb17 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x102c 0x1420 0x9a 0x216c 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb18 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x102d 0x1420 0x9a 0x216d 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb19 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x102e 0x1420 0x9a 0x216e 0x400>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2162 0x400 0x9a 0x1022 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2163 0x400 0x9a 0x1023 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2164 0x400 0x9a 0x1024 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2165 0x400 0x9a 0x1025 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2166 0x400 0x9a 0x1026 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2167 0x400 0x9a 0x1027 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2168 0x400 0x9a 0x1028 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x9a 0x2169 0x400 0x9a 0x1029 0x1420>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
			msi-parent = <0xc1 0x5480>;
			qcom,num-msi = <0x2>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x59b>;
		};

		qcom,pcie0_msi@0x17110040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x467>;
			reg = <0x17110040 0x0>;
			status = "disabled";
		};

		qcom,pcie1_edma@40002000 {
			#dma-cells = <0x2>;
			compatible = "qcom,pci-edma";
			interrupt-names = "pci-edma-int";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x56 0x4>;
			phandle = <0x252>;
			reg = <0x40002000 0x2000>;
			status = "disabled";
		};

		qcom,pcie1_msi@17110040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x320 0x1 0x0 0x321 0x1 0x0 0x322 0x1 0x0 0x323 0x1 0x0 0x324 0x1 0x0 0x325 0x1 0x0 0x326 0x1 0x0 0x327 0x1 0x0 0x328 0x1 0x0 0x329 0x1 0x0 0x32a 0x1 0x0 0x32b 0x1 0x0 0x32c 0x1 0x0 0x32d 0x1 0x0 0x32e 0x1 0x0 0x32f 0x1 0x0 0x330 0x1 0x0 0x331 0x1 0x0 0x332 0x1 0x0 0x333 0x1 0x0 0x334 0x1 0x0 0x335 0x1 0x0 0x336 0x1 0x0 0x337 0x1 0x0 0x338 0x1 0x0 0x339 0x1 0x0 0x33a 0x1 0x0 0x33b 0x1 0x0 0x33c 0x1 0x0 0x33d 0x1 0x0 0x33e 0x1 0x0 0x33f 0x1>;
			msi-controller;
			phandle = <0x246>;
			reg = <0x17110040 0x0>;
			status = "disabled";
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			clocks = <0x23 0x36 0x1f 0x0 0x23 0x2f 0x23 0x31 0x23 0x33 0x23 0x38 0x23 0x32 0x23 0x39 0x23 0x34 0x23 0x1a 0x23 0x8 0x23 0x9 0x23 0x37 0x23 0x1>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x242>;
			interconnect-names = "icc_path";
			interconnects = <0xc6 0x33 0x43 0x200>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x8c 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x95 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x96 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x97 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x98 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x23d>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x9a 0x1c00 0x1 0x100 0x9a 0x1c01 0x1>;
			linux,pci-domain = <0x0>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0>;
			msi-map = <0x0 0xc1 0x5980 0x1 0x100 0xc1 0x5981 0x20>;
			perst-gpio = <0xa1 0x5e 0x0>;
			phandle = <0x23d>;
			pinctrl-0 = <0x23e 0x23f 0x240>;
			pinctrl-1 = <0x23e 0x241 0x240>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk-freq = <0x14>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x100 0x5f5e100>;
			qcom,config-recovery;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x204 0x730 0x734 0x738 0x73c>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x96>;
			qcom,no-l0s-supported;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x0>;
			qcom,pcie-phy-ver = <0x69>;
			qcom,phy-debug-reg = <0x68 0x140 0x144 0x148 0x14c 0x150 0x160 0x178 0xed0 0xedc 0xf34 0xf38 0xf3c 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0x11e8 0xa00 0xa04 0xa08 0xa0c 0xa10 0xa14 0xa18 0xc20 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x600 0x604 0x1204 0x1210>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xca 0x0 0x1b8 0x18 0x0 0x1b4 0xa2 0x0 0x50 0x7 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0xee4 0x20 0x0 0xe84 0x75 0x0 0xe90 0x3f 0x0 0x115c 0x7f 0x0 0x1160 0xff 0x0 0x1164 0xbf 0x0 0x1168 0x3f 0x0 0x116c 0xd8 0x0 0x1170 0xdc 0x0 0x1174 0xdc 0x0 0x1178 0x5c 0x0 0x117c 0x34 0x0 0x1180 0xa6 0x0 0x1190 0x34 0x0 0x1194 0x38 0x0 0x10d8 0xf 0x0 0xe3c 0x12 0x0 0xe40 0x1 0x0 0x10dc 0x0 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x1044 0xf0 0x0 0x11a4 0x38 0x0 0x10cc 0xf0 0x0 0x10f4 0x7 0x0 0x1008 0x9 0x0 0x1014 0x5 0x0 0x694 0x0 0x0 0x654 0x0 0x0 0x6a8 0xf 0x0 0x48 0x90 0x0 0x620 0xc1 0x0 0x388 0x77 0x0 0x398 0xb 0x0 0x2dc 0x5 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x214>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1c00>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x13c04>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x4718>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x23 0x4 0x23 0x7>;
			vreg-0p9-supply = <0x13b>;
			vreg-1p8-supply = <0x13f>;
			vreg-cx-supply = <0x1d>;
			vreg-mx-supply = <0x1e>;
			wake-gpio = <0xa1 0x60 0x0>;

			pcie0_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x465>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x244>;
					phandle = <0x466>;
					qcom,iommu-group = <0x243>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group {
						phandle = <0x243>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			cell-index = <0x1>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src", "pcie_phy_aux_clk", "pcie_phy_aux_clk_mux", "pcie_phy_aux_clk_ext_src";
			clocks = <0x23 0x43 0x1f 0x0 0x23 0x3a 0x23 0x3c 0x23 0x3e 0x23 0x45 0x23 0x3d 0x23 0x46 0x23 0x41 0x23 0x1a 0x23 0x9 0x23 0x44 0x23 0x3 0x23 0x3f 0x23 0x40 0x23 0x2>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-vdd-supply = <0x24b>;
			interconnect-names = "icc_path";
			interconnects = <0xc6 0x34 0x43 0x200>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x132 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x1b2 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x1b3 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x1b6 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x1b7 0x4>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupt-parent = <0x245>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			iommu-map = <0x0 0x9a 0x1c80 0x1 0x100 0x9a 0x1c81 0x1>;
			linux,pci-domain = <0x1>;
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			msi-parent = <0x246>;
			perst-gpio = <0xa1 0x61 0x0>;
			phandle = <0x245>;
			pinctrl-0 = <0x247 0x248 0x249>;
			pinctrl-1 = <0x247 0x24a 0x249>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk-freq = <0x11>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x204 0x730 0x734 0x738 0x73c>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-supported;
			qcom,ep-latency = <0xa>;
			qcom,eq-fmdc-t-min-phase23 = <0x1>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x96>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x0>;
			qcom,pcie-phy-ver = <0x6c>;
			qcom,phy-debug-reg = <0x1068 0x1140 0x1144 0x1148 0x114c 0x1150 0x1160 0x1178 0xb8 0x8b8 0xc4 0x8c4 0x478 0xc78 0x1800 0x1c00 0x1804 0x1c04 0x1808 0x1c08 0x180c 0x1c0c 0x1810 0x1c10 0x1814 0x1c14 0x1818 0x1c18 0x1a20 0x1e20 0x1214 0x1218 0x121c 0x1220 0x1224 0x1228 0x122c 0x1230 0x1234 0x1238 0x123c 0x1400 0x1404>;
			qcom,phy-power-down-offset = <0x1240>;
			qcom,phy-sequence = <0x1240 0x3 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0x97 0x0 0x1034 0xc 0x0 0x1044 0x14 0x0 0x1048 0x90 0x0 0x1058 0xf 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x8 0x0 0x10a4 0x46 0x0 0x10a8 0x4 0x0 0x10ac 0xa 0x0 0x10b0 0x1a 0x0 0x10b4 0x14 0x0 0x10b8 0x34 0x0 0x10bc 0x82 0x0 0x10c4 0xd0 0x0 0x10cc 0x55 0x0 0x10d0 0x55 0x0 0x10d4 0x3 0x0 0x10d8 0x55 0x0 0x10dc 0x55 0x0 0x10e0 0x5 0x0 0x110c 0x2 0x0 0x1154 0x34 0x0 0x1158 0x12 0x0 0x115c 0x0 0x0 0x1168 0xa 0x0 0x116c 0x4 0x0 0x119c 0x88 0x0 0x1174 0x60 0x0 0x117c 0x6 0x0 0x11a0 0x14 0x0 0x11a8 0xf 0x0 0x220 0x16 0x0 0x3c0 0x38 0x0 0xa20 0x16 0x0 0xbc0 0x38 0x0 0x364 0xcc 0x0 0x368 0x12 0x0 0x36c 0xcc 0x0 0x374 0x4a 0x0 0x378 0x29 0x0 0x37c 0xc5 0x0 0x380 0xad 0x0 0x384 0xb6 0x0 0x388 0xc0 0x0 0x38c 0x1f 0x0 0x390 0xfb 0x0 0x394 0xf 0x0 0x398 0xc7 0x0 0x39c 0xef 0x0 0x3a0 0xbf 0x0 0x3a4 0xa0 0x0 0x3a8 0x81 0x0 0x3ac 0xde 0x0 0x3b0 0x7f 0x0 0xb64 0xcc 0x0 0xb68 0x12 0x0 0xb6c 0xcc 0x0 0xb74 0x4a 0x0 0xb78 0x29 0x0 0xb7c 0xc5 0x0 0xb80 0xad 0x0 0xb84 0xb6 0x0 0xb88 0xc0 0x0 0xb8c 0x1f 0x0 0xb90 0xfb 0x0 0xb94 0xf 0x0 0xb98 0xc7 0x0 0xb9c 0xef 0x0 0xba0 0xbf 0x0 0xba4 0xa0 0x0 0xba8 0x81 0x0 0xbac 0xde 0x0 0xbb0 0x7f 0x0 0x3b4 0x20 0x0 0x22c 0x3f 0x0 0x230 0x37 0x0 0xbb4 0x20 0x0 0xa2c 0x3f 0x0 0xa30 0x37 0x0 0x78 0x5 0x0 0x7c 0xf6 0x0 0x878 0x5 0x0 0x87c 0xf6 0x0 0x290 0x5 0x0 0xa90 0x5 0x0 0x3f8 0x1f 0x0 0x400 0x1f 0x0 0x408 0x1f 0x0 0x410 0x1f 0x0 0x418 0x1f 0x0 0x420 0x1f 0x0 0x3f4 0x1f 0x0 0x3fc 0x1f 0x0 0x404 0x1f 0x0 0xbf8 0x1f 0x0 0xc00 0x1f 0x0 0xc08 0x1f 0x0 0xc10 0x1f 0x0 0xc18 0x1f 0x0 0xc20 0x1f 0x0 0xbf4 0x1f 0x0 0xbfc 0x1f 0x0 0xc04 0x1f 0x0 0x208 0xc 0x0 0xa08 0xc 0x0 0x20c 0xa 0x0 0xa0c 0xa 0x0 0x2dc 0xa 0x0 0xadc 0xa 0x0 0x308 0xb 0x0 0xb08 0xb 0x0 0x27c 0x10 0x0 0xa7c 0x10 0x0 0x2b4 0x0 0x0 0xab4 0x0 0x0 0x2ec 0xf 0x0 0xaec 0xf 0x0 0x2c4 0x0 0x0 0x2c8 0x1f 0x0 0xac4 0x0 0x0 0xac8 0x1f 0x0 0x30 0x1a 0x0 0x34 0xc 0x0 0x830 0x1a 0x0 0x834 0xc 0x0 0x141c 0xc1 0x0 0x1490 0x0 0x0 0x13e0 0x16 0x0 0x13e4 0x22 0x0 0x1508 0x2 0x0 0x14a0 0x16 0x0 0x1584 0x28 0x0 0x1370 0x2e 0x0 0x155c 0x2e 0x0 0x140c 0x1d 0x0 0x1388 0x99 0x0 0x1200 0x0 0x0 0x1244 0x3 0x0>;
			qcom,phy-status-bit = <0x7>;
			qcom,phy-status-offset = <0x1214>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,smmu-sid-base = <0x1c80>;
			qcom,target-link-speed = <0x3>;
			qcom,vreg-0p9-voltage-level = <0xdea80 0xdea80 0x2f1e8>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x65f4>;
			qcom,vreg-cx-voltage-level = <0xffff 0x40 0x0>;
			qcom,vreg-mx-voltage-level = <0xffff 0x40 0x0>;
			qcom,vreg-qref-voltage-level = <0xd6d80 0xd6d80 0x6464>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			resets = <0x23 0x9 0x23 0xc>;
			status = "disabled";
			vreg-0p9-supply = <0x24c>;
			vreg-1p8-supply = <0x13f>;
			vreg-cx-supply = <0x1d>;
			vreg-mx-supply = <0x1e>;
			vreg-qref-supply = <0x13b>;
			wake-gpio = <0xa1 0x63 0x0>;

			pcie1_rp {
				phandle = <0x468>;
				reg = <0x0 0x0 0x0 0x0 0x0>;
			};
		};

		qcom,pcie@40002000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clkreq-gpio = <0xa1 0x62 0x0>;
			clock-names = "pcie_pipe_clk", "pcie_cfg_ahb_clk", "pcie_mstr_axi_clk", "pcie_slv_axi_clk", "pcie_aux_clk", "pcie_ldo", "pcie_slv_q2a_axi_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src", "pcie_0_ref_clk_src";
			clocks = <0x23 0x43 0x23 0x3c 0x23 0x3e 0x23 0x45 0x23 0x3a 0x23 0x3d 0x23 0x46 0x23 0x1a 0x23 0x9 0x23 0x41 0x23 0x3f 0x23 0x44 0x23 0x3 0x1f 0x0>;
			compatible = "qcom,pcie-ep";
			edma-parent = <0x252>;
			gdsc-vdd-supply = <0x24b>;
			interconnect-names = "icc_path";
			interconnects = <0xc6 0x34 0x43 0x200>;
			interrupt-map = <0x0 0x1 0x0 0x132 0x0>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "int_global";
			interrupt-parent = <0x24d>;
			interrupts = <0x0>;
			iommus = <0x9a 0x1c80 0x0>;
			perst-gpio = <0xa1 0x61 0x0>;
			phandle = <0x24d>;
			pinctrl-0 = <0x24e 0x24f 0x250>;
			pinctrl-1 = <0x251 0x24f 0x250>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk = <0x11>;
			qcom,iommu-dma = "bypass";
			qcom,pcie-active-config;
			qcom,pcie-aggregated-irq;
			qcom,pcie-device-id = [01 11];
			qcom,pcie-edma;
			qcom,pcie-link-speed = <0x3>;
			qcom,pcie-mhi-a7-irq;
			qcom,pcie-phy-ver = <0x6>;
			qcom,pcie-vendor-id = [17 cb];
			qcom,phy-init = <0x1240 0x1 0x0 0x100c 0x2 0x0 0x1044 0x14 0x0 0x104c 0x7 0x0 0x1058 0xf 0x0 0x1074 0x27 0x0 0x1078 0xa 0x0 0x107c 0x17 0x0 0x1080 0x19 0x0 0x1084 0x0 0x0 0x1088 0x3 0x0 0x1094 0x0 0x0 0x10a4 0x46 0x0 0x10a8 0x4 0x0 0x10ac 0xff 0x0 0x10b0 0x4 0x0 0x10b4 0xff 0x0 0x10b8 0x9 0x0 0x10bc 0x19 0x0 0x10c4 0x28 0x0 0x117c 0x6 0x0 0x10ec 0xfb 0x0 0x10f0 0x1 0x0 0x10f4 0xfb 0x0 0x10f8 0x1 0x0 0x110c 0x2 0x0 0x1158 0x12 0x0 0x115c 0x0 0x0 0x1168 0xa 0x0 0x116c 0x4 0x0 0x119c 0x88 0x0 0x1174 0x60 0x0 0x11a0 0x14 0x0 0x11a8 0xf 0x0 0x220 0x16 0x0 0x3c0 0x38 0x0 0xa20 0x16 0x0 0xbc0 0x38 0x0 0x364 0xcc 0x0 0x368 0x12 0x0 0x36c 0xcc 0x0 0x374 0x4a 0x0 0x378 0x29 0x0 0x37c 0xc5 0x0 0x380 0xad 0x0 0x384 0xb6 0x0 0x388 0xc0 0x0 0x38c 0x1f 0x0 0x390 0xfb 0x0 0x394 0xf 0x0 0x398 0xc7 0x0 0x39c 0xef 0x0 0x3a0 0xbf 0x0 0x3a4 0xa0 0x0 0x3a8 0x81 0x0 0x3ac 0xde 0x0 0x3b0 0x7f 0x0 0xb64 0xcc 0x0 0xb68 0x12 0x0 0xb6c 0xcc 0x0 0xb74 0x4a 0x0 0xb78 0x29 0x0 0xb7c 0xc5 0x0 0xb80 0xad 0x0 0xb84 0xb6 0x0 0xb88 0xc0 0x0 0xb8c 0x1f 0x0 0xb90 0xfb 0x0 0xb94 0xf 0x0 0xb98 0xc7 0x0 0xb9c 0xef 0x0 0xba0 0xbf 0x0 0xba4 0xa0 0x0 0xba8 0x81 0x0 0xbac 0xde 0x0 0xbb0 0x7f 0x0 0x3b4 0x20 0x0 0x22c 0x3f 0x0 0x230 0x37 0x0 0xbb4 0x20 0x0 0xa2c 0x3f 0x0 0xa30 0x37 0x0 0x78 0x5 0x0 0x7c 0xf6 0x0 0x878 0x5 0x0 0x87c 0xf6 0x0 0x290 0x5 0x0 0xa90 0x5 0x0 0x3f8 0x1f 0x0 0x400 0x1f 0x0 0x408 0x1f 0x0 0x410 0x1f 0x0 0x418 0x1f 0x0 0x420 0x1f 0x0 0x3f4 0x1f 0x0 0x3fc 0x1f 0x0 0x404 0x1f 0x0 0xbf8 0x1f 0x0 0xc00 0x1f 0x0 0xc08 0x1f 0x0 0xc10 0x1f 0x0 0xc18 0x1f 0x0 0xc20 0x1f 0x0 0xbf4 0x1f 0x0 0xbfc 0x1f 0x0 0xc04 0x1f 0x0 0x208 0xc 0x0 0xa08 0xc 0x0 0x20c 0xa 0x0 0xa0c 0xa 0x0 0x2dc 0xa 0x0 0xadc 0xa 0x0 0x308 0xb 0x0 0xb08 0xb 0x0 0x27c 0x10 0x0 0xa7c 0x10 0x0 0x2b4 0x0 0x0 0xab4 0x0 0x0 0x2ec 0xf 0x0 0xaec 0xf 0x0 0x2c4 0x0 0x0 0x2c8 0x1f 0x0 0xac4 0x0 0x0 0xac8 0x1f 0x0 0x30 0x1a 0x0 0x34 0xc 0x0 0x830 0x1a 0x0 0x834 0xc 0x0 0x13e0 0x16 0x0 0x13e4 0x22 0x0 0x1508 0x2 0x0 0x14a0 0x16 0x0 0x1584 0x28 0x0 0x1370 0x2e 0x0 0x155c 0x2e 0x0 0x1484 0x8 0x0 0x1388 0x99 0x0 0x1200 0x0 0x0 0x1244 0x3 0x0>;
			qcom,phy-status-reg2 = <0x1214>;
			qcom,tcsr-not-supported;
			qcom,vreg-0p9-voltage-level = <0xdea80 0xdea80 0x2f1e8>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x7530>;
			qcom,vreg-cx-voltage-level = <0xffff 0x40 0x0>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x0>;
			reg = <0x40002000 0x1000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40002000 0x2000 0x1c08000 0x3000 0x1c0e000 0x2000 0x1c0b000 0x1000>;
			reg-names = "msi", "dm_core", "elbi", "iatu", "edma", "parf", "phy", "mmio";
			reset-names = "pcie_core_reset", "pcie_phy_reset";
			resets = <0x23 0x9 0x23 0xc>;
			status = "disabled";
			vreg-0p9-supply = <0x24c>;
			vreg-1p8-supply = <0x13f>;
			vreg-cx-supply = <0x1d>;
			vreg-mx-supply = <0x1e>;
			wake-gpio = <0xa1 0x63 0x0>;
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			depends-on-supply = <0x47>;
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			qcom,subsys-name = "lpass";

			qcom,altmode {
				#altmode-cells = <0x1>;
				compatible = "qcom,altmode-glink";
				phandle = <0x346>;
			};

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x344>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				phandle = <0x345>;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,spmi_glink_debug {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-glink-debug";
				depends-on-supply = <0x59>;

				spmi@0 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x0>;

					qcom,pm8350b-debug@3 {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0x3 0x0>;
					};
				};

				spmi@1 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x1>;

					qcom,smb1394-debug@9 {
						compatible = "qcom,spmi-pmic";
						phandle = <0xab>;
						qcom,can-sleep;
						reg = <0x9 0x0>;
					};

					qcom,smb1394-debug@b {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xb 0x0>;
					};

					qcom,smb1396-debug@d {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xd 0x0>;
					};
				};
			};
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			phandle = <0x385>;
			qcom,long-counter;
			qcom,pmu-events-tbl = <0x8 0xff 0x2 0xff 0x11 0xff 0x1 0xff 0x17 0xff 0xff 0xff 0x37 0xff 0xff 0xff 0x1000 0xff 0xff 0xff>;
		};

		qcom,qmp-aop {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			label = "aop";
			phandle = <0xa7>;
			qcom,qmp = <0x41>;
		};

		qcom,qmp-tme {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupt-parent = <0x47>;
			interrupts = <0x17 0x0 0x1>;
			label = "tme";
			mbox-desc-offset = <0x0>;
			mbox-names = "tme_qmp";
			mboxes = <0x47 0x17 0x0>;
			phandle = <0x5d>;
			priority = <0x0>;
			qcom,early-boot;
			qcom,remote-pid = <0xe>;
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <0x47>;
				interrupts = <0x10 0x1 0x1>;
				label = "spss";
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		qcom,qup_uart@894000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x82 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x1 0x0 0x24b 0x4 0xa1 0x4f 0x4>;
			phandle = <0x3c7>;
			pinctrl-0 = <0x12e 0x12f 0x130>;
			pinctrl-1 = <0x131 0x132 0x133 0x134>;
			pinctrl-2 = <0x131 0x132 0x133 0x135>;
			pinctrl-3 = <0x12e 0x12f 0x130>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x10d>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@99c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x64 0x23 0x86 0x23 0x87>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x260 0x4>;
			phandle = <0x398>;
			pinctrl-0 = <0xcc>;
			pinctrl-1 = <0xcd>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			dma-coherent;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0xca 0x28 0xca 0x23f 0xcb 0xf 0x9f 0x235 0x42 0x9 0x43 0x200>;
			iommus = <0x9a 0x5a3 0x0>;
			phandle = <0xce>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x3>;
			reg = <0x9c0000 0x2000>;
			status = "ok";
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			dma-coherent;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0xca 0x29 0xca 0x240 0xcb 0xe 0x9f 0x235 0x9e 0xa 0x43 0x200>;
			iommus = <0x9a 0x43 0x0>;
			phandle = <0xef>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x3>;
			reg = <0xac0000 0x2000>;
			status = "ok";
		};

		qcom,qupv3_2_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			dma-coherent;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0xca 0x2a 0xca 0x241 0xcb 0xf 0x9f 0x235 0x42 0xb 0x43 0x200>;
			iommus = <0x9a 0x483 0x0>;
			phandle = <0x10d>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,msm-bus,num-paths = <0x3>;
			reg = <0x8c0000 0x2000>;
			status = "ok";
		};

		qcom,rimps@17400000 {
			#address-cells = <0x2>;
			#mbox-cells = <0x1>;
			#size-cells = <0x2>;
			compatible = "qcom,rimps";
			interrupts = <0x0 0x3e 0x4>;
			phandle = <0x3b>;
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
		};

		qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			mboxes = <0x3b 0x1>;
			phandle = <0x290>;
			reg = <0x17d09c00 0x200 0x17d09e00 0x200>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			reg = <0x0 0x280000>;
			reg-names = "rmtfs";
		};

		qcom,rt-cdm0@ac25000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x19>;
			cdm-client-names = "ife0", "dualife0";
			cell-index = <0x0>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x26 0xc>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x282>;
			interrupt-names = "rt-cdm0";
			interrupts = <0x0 0x1c8 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac25000 0x400>;
			reg-cam-base = <0x25000>;
			reg-names = "rt-cdm0";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm1@ac26000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1a>;
			cdm-client-names = "ife1", "dualife1";
			cell-index = <0x1>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x26 0xc>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x282>;
			interrupt-names = "rt-cdm1";
			interrupts = <0x0 0x11f 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac26000 0x400>;
			reg-cam-base = <0x26000>;
			reg-names = "rt-cdm1";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm2@ac27000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1b>;
			cdm-client-names = "ife2", "dualife2";
			cell-index = <0x2>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x26 0xc>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x282>;
			interrupt-names = "rt-cdm2";
			interrupts = <0x0 0x282 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac27000 0x400>;
			reg-cam-base = <0x27000>;
			reg-names = "rt-cdm2";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx";
			mboxes = <0x3b 0x0>;
			phandle = <0x28a>;
			shmem = <0x3c>;

			protocol@80 {
				#clock-cells = <0x1>;
				phandle = <0x28b>;
				reg = <0x80>;
			};

			protocol@81 {
				#clock-cells = <0x1>;
				phandle = <0x28c>;
				reg = <0x81>;
			};

			protocol@85 {
				#clock-cells = <0x1>;
				phandle = <0x28d>;
				reg = <0x85>;
			};

			protocol@86 {
				#clock-cells = <0x1>;
				phandle = <0x28e>;
				reg = <0x86>;
			};

			protocol@87 {
				#clock-cells = <0x1>;
				phandle = <0x28f>;
				reg = <0x87>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x25 0x49 0x25 0x40 0x25 0x48>;
			compatible = "qcom,sde-rsc";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1";
			interconnects = <0x34c 0x3e9 0x43 0x5e8 0x34c 0x3e9 0x43 0x5e8>;
			phandle = <0x59c>;
			qcom,msm-bus,active-only;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x4>;
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x2b>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,sfe0@ac9e000 {
			cam_hw_pid = <0xb 0x18>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "sfe_0_fast_ahb", "sfe_0_clk_src", "sfe_0_clk", "cam_cc_cpas_sfe_0_clk";
			clock-rates = <0x0 0x19bfcc00 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clocks = <0x26 0x75 0x26 0x74 0x26 0x73 0x26 0x15>;
			compatible = "qcom,sfe680";
			gdsc-supply = <0x282>;
			interrupt-names = "sfe";
			interrupts = <0x0 0x1ce 0x1>;
			phandle = <0x4fb>;
			reg = <0xac9e000 0x8000>;
			reg-cam-base = <0x9e000>;
			reg-names = "sfe0";
			regulator-names = "gdsc", "sfe0";
			rt-wrapper-base = <0x62000>;
			sfe0-supply = <0x280>;
			src-clock-name = "sfe_0_clk_src";
			status = "ok";
		};

		qcom,sfe1@aca6000 {
			cam_hw_pid = <0xc 0x19>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "sfe_1_fast_ahb", "sfe_1_clk_src", "sfe_1_clk", "cam_cc_cpas_sfe_1_clk";
			clock-rates = <0x0 0x19bfcc00 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clocks = <0x26 0x78 0x26 0x77 0x26 0x76 0x26 0x16>;
			compatible = "qcom,sfe680";
			gdsc-supply = <0x282>;
			interrupt-names = "sfe";
			interrupts = <0x0 0x28d 0x1>;
			phandle = <0x4fc>;
			reg = <0xaca6000 0x8000>;
			reg-cam-base = <0xa6000>;
			reg-names = "sfe1";
			regulator-names = "gdsc", "sfe1";
			rt-wrapper-base = <0x62000>;
			sfe1-supply = <0x281>;
			src-clock-name = "sfe_1_clk_src";
			status = "ok";
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x5b 0x3>;
			memory-region = <0x9b>;
			phandle = <0x355>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x9a 0x2801 0x0 0x9a 0x2c01 0x0>;
			phandle = <0x59e>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			dma-coherent;
			iommus = <0x9a 0x2800 0x402>;
			phandle = <0x59d>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x47>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x47 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x46>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x254>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x253>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x45>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x47>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x47 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x4b>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x256>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x255>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x4a>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-dsps {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x47>;
			interrupts = <0x4 0x2 0x1>;
			mboxes = <0x47 0x4 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x3>;
			qcom,smem = <0x1e1 0x1ae>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x4e>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xa4>;
				qcom,entry-name = "sleepstate_see";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x4d>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xa3>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x47>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x47 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x56>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xc9>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xc8>;
				qcom,entry-name = "ipa";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x55>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x254 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x253 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x256 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x255 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0xa4>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0xa3 0x0>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,boot-enabled;
			qcom,rproc-handle = <0x58>;
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x0>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			status = "disabled";
		};

		qcom,spmi-debug@10b14000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x41>;
			compatible = "qcom,spmi-pmic-arb-debug";
			depends-on-supply = <0x59>;
			depends-on2-supply = <0xab>;
			phandle = <0x381>;
			qcom,fuse-enable-bit = <0x12>;
			reg = <0x10b14000 0x60 0x221c8784 0x4>;
			reg-names = "core", "fuse";

			qcom,pm8010-debug@8 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x8 0x0>;
			};

			qcom,pm8010-debug@9 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x9 0x0>;
			};

			qcom,pm8350-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8350b-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};

			qcom,pm8350c-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pm8450-debug@7 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x7 0x0>;
			};

			qcom,pmk8350-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pmr735a-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pmr735b-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};
		};

		qcom,spmi@c42d000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x3d 0x1 0x4>;
			phandle = <0xaa>;
			qcom,bus-id = <0x0>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
		};

		qcom,spmi@c432000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			depends-on-supply = <0xaa>;
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x3d 0x3 0x4>;
			phandle = <0x59>;
			qcom,bus-id = <0x1>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			phandle = <0x343>;
			pil-mem = <0x57>;
			qcom,pil-size = <0xf0000>;
			qcom,rproc-handle = <0x58>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-debug-reg-addr1 = <0x1888020>;
			qcom,spss-debug-reg-addr3 = <0x188c020>;
			qcom,spss-dev-firmware-name = "spss1d.mdt";
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			qcom,spss-fuse1-addr = <0x221c8214>;
			qcom,spss-fuse1-bit = <0x8>;
			qcom,spss-fuse2-addr = <0x221c8214>;
			qcom,spss-fuse2-bit = <0x7>;
			qcom,spss-prod-firmware-name = "spss1p.mdt";
			qcom,spss-test-firmware-name = "spss1t.mdt";
			status = "disabled";
		};

		qcom,test-dbl {
			compatible = "qcom,gh-dbl";
			qcom,label = <0x4>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			depends-on-supply = <0x5d>;
			label = "tmecom";
			mbox-names = "tmecom";
			mboxes = <0x5d 0x0>;
		};

		qcom,tpg13@acf6000 {
			cell-index = <0xd>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x26 0x17 0x26 0x26>;
			compatible = "qcom,cam-tpg103";
			gdsc-supply = <0x282>;
			interrupt-names = "tpg0";
			interrupts = <0x0 0x19d 0x1>;
			phandle = <0x507>;
			phy-id = <0x0>;
			reg = <0xacf6000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf6000 0x13000>;
			reg-names = "tpg0", "cam_cpas_top";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg14@acf7000 {
			cell-index = <0xe>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x26 0x17 0x26 0x26>;
			compatible = "qcom,cam-tpg103";
			gdsc-supply = <0x282>;
			interrupt-names = "tpg1";
			interrupts = <0x0 0x1a0 0x1>;
			phandle = <0x508>;
			phy-id = <0x1>;
			reg = <0xacf7000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf7000 0x13000>;
			reg-names = "tpg1", "cam_cpas_top";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg15@acf8000 {
			cell-index = <0xf>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x26 0x17 0x26 0x26>;
			compatible = "qcom,cam-tpg103";
			gdsc-supply = <0x282>;
			interrupt-names = "tpg2";
			interrupts = <0x0 0x1a1 0x1>;
			phandle = <0x509>;
			phy-id = <0x2>;
			reg = <0xacf8000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf8000 0x13000>;
			reg-names = "tpg2", "cam_cpas_top";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,trust_ui_vm@e55fc000 {
			phandle = <0xc0>;
			reg = <0xe55fc000 0x104000>;
			shared-buffers = <0xbe 0xbf>;
			vm_name = "trustedvm";
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				#cooling-cells = <0x2>;
				phandle = <0x48b>;
				qcom,max-level = <0x4>;
			};
		};

		qcom,vidc@aa00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			cache-slice-names = "vidsc0";
			clock-ids = <0xb6 0x5 0x2 0x3>;
			clock-names = "video_ctl_axi0_clk", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			clocks = <0x23 0xb6 0x24 0x5 0x24 0x2 0x24 0x3>;
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-waipio", "qcom,msm-vidc-iris2";
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			interconnects = <0x9f 0x2 0xa0 0x22b 0x43 0x3 0x43 0x200 0x34c 0x24 0x9f 0x235>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x35>;
			memory-region = <0x267>;
			pas-id = <0x9>;
			phandle = <0x58f>;
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			qcom,clock-configs = <0x0 0x0 0x0 0x1>;
			qcom,proxy-clock-names = "video_ctl_axi0_clk", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			qcom,reg-presets = <0xb0088 0x0 0x11>;
			reg = <0xaa00000 0xf0000>;
			reset-names = "video_axi_reset", "video_core_reset";
			resets = <0x23 0x22 0x24 0x2>;
			status = "okay";
			vcodec-supply = <0x284>;
			vidc,firmware-name = "vpu20_4v";

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent;
				iommus = <0x9a 0x2180 0x400>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			non_secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent;
				iommus = <0x9a 0x2187 0x400>;
				label = "venus_ns_pixel";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				virtual-addr-pool = <0x100000 0xdff00000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x9a 0x2181 0x404>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x9a 0x2184 0x400>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x9a 0x2183 0x400>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,label = <0x11>;
			qcom,vm = <0xc0>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x479>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_hw {
					#cooling-cells = <0x2>;
					phandle = <0x95>;
					qcom,qmi-dev-name = "cdsp_hw";
				};

				cdsp_kr {
					#cooling-cells = <0x2>;
					phandle = <0x7a>;
					qcom,qmi-dev-name = "cdsp_sw";
				};
			};

			cdsp_usr {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				mmodem_lte_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x80>;
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				mmw0_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x484>;
					qcom,qmi-dev-name = "mmw0_dsc";
				};

				mmw1_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x485>;
					qcom,qmi-dev-name = "mmw1_dsc";
				};

				mmw2_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x486>;
					qcom,qmi-dev-name = "mmw2_dsc";
				};

				mmw3_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x487>;
					qcom,qmi-dev-name = "mmw3_dsc";
				};

				mmw_ific_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x488>;
					qcom,qmi-dev-name = "mmw_ific_dsc";
				};

				modem_nr_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x82>;
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x81>;
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x48a>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				pa_lte_sdr0_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x47e>;
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_lte_sdr1_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x47f>;
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				pa_nr_sdr0_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x480>;
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_nr_sdr0_scg_kr {
					#cooling-cells = <0x2>;
					phandle = <0x482>;
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				pa_nr_sdr1_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x481>;
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				pa_nr_sdr1_scg_kr {
					#cooling-cells = <0x2>;
					phandle = <0x483>;
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				sdr0_lte_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x47a>;
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				sdr0_nr_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x47c>;
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				sdr1_lte_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x47b>;
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				sdr1_nr_dsc_kr {
					#cooling-cells = <0x2>;
					phandle = <0x47d>;
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};

				wlan {
					#cooling-cells = <0x2>;
					phandle = <0x489>;
					qcom,qmi-dev-name = "wlan";
				};
			};

			modem_usr {
				qcom,instance-id = <0x0>;

				mmodem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				mmw0_dsc {
					qcom,qmi-dev-name = "mmw0_dsc";
				};

				mmw1_dsc {
					qcom,qmi-dev-name = "mmw1_dsc";
				};

				mmw2_dsc {
					qcom,qmi-dev-name = "mmw2_dsc";
				};

				mmw3_dsc {
					qcom,qmi-dev-name = "mmw3_dsc";
				};

				mmw_ific_dsc {
					qcom,qmi-dev-name = "mmw_ific_dsc";
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_lte_sdr1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_nr_sdr0_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				pa_nr_sdr1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				pa_nr_sdr1_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				sdr1_lte_dsc {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				sdr1_nr_dsc {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};
			};
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x61>;

			cdsp {
				qcom,instance-id = <0x43>;
				qcom,qmi-sensor-names = "isense_trim";
			};

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "sys_therm1", "sys_therm2", "modem_bcl_warn", "modem_tsens", "modem_tsens1", "sdr0_pa0", "sdr0", "sdr1_pa0", "sdr1", "sdr_mmw_therm", "mmw0", "mmw1", "mmw2", "mmw3", "mmw_pa1", "mmw_pa2", "mmw_pa3", "mmw_ific0", "sub1_modem_cfg", "sub1_lte_cc", "sub1_mcg_fr1_cc", "sub1_mcg_fr2_cc", "sub1_scg_fr1_cc", "sub1_scg_fr2_cc", "sdr0_pa", "sdr1_pa";
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			phandle = <0x354>;
			qcom,no-clock-support;
			qcom,no-qrng-config;
			reg = <0x10c3000 0x1000>;
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			gunyah-label = <0x3>;
			peer-name = <0x2>;
			qcom,master;
			shared-buffer = <0x5e>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0x97>;
			phandle = <0x352>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qseecom_mem = <0x97>;
			qseecom_ta_mem = <0x98>;
			user_contig_mem = <0x99>;
		};

		remoteproc-adsp@03000000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,waipio-adsp-pas";
			cx-supply = <0x3f>;
			cx-uV-uA = <0x180 0x0>;
			interconnect-names = "crypto_ddr";
			interconnects = <0x42 0x2b 0x43 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x3d 0x6 0x1 0x45 0x0 0x0 0x45 0x2 0x0 0x45 0x1 0x0 0x45 0x3 0x0 0x45 0x7 0x0>;
			memory-region = <0x44>;
			mx-supply = <0x40>;
			mx-uV-uA = <0x180 0x0>;
			phandle = <0xac>;
			qcom,qmp = <0x41>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x46 0x0>;
			reg = <0x3000000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x47>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x47 0x3 0x0>;
				phandle = <0x33f>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					phandle = <0x58d>;
					qcom,glink-channels = "adsp_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x2>;

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					q6prm {
						compatible = "qcom,audio_prm";
						phandle = <0x58e>;
						reg = <0x7>;
					};

					spf_core {
						compatible = "qcom,spf_core";
						reg = <0x3>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x5 0xc00 0x3 0x2000 0x1>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};
			};
		};

		remoteproc-cdsp@32300000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,waipio-cdsp-pas";
			cx-supply = <0x1d>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			interconnects = <0x49 0x2e 0x43 0x200 0x42 0x2b 0x43 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x242 0x1 0x4a 0x0 0x0 0x4a 0x2 0x0 0x4a 0x1 0x0 0x4a 0x3 0x0 0x4a 0x7 0x0>;
			memory-region = <0x48>;
			mx-supply = <0x22>;
			mx-uV-uA = <0x180 0x186a0>;
			phandle = <0xa8>;
			qcom,qmp = <0x41>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x4b 0x0>;
			reg = <0x32300000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x47>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0x47 0x6 0x0>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x340>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		remoteproc-mss@04080000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,waipio-modem-pas";
			cx-supply = <0x1d>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			interconnects = <0x43 0x3 0x43 0x200 0x42 0x2b 0x43 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x108 0x1 0x55 0x0 0x0 0x55 0x2 0x0 0x55 0x1 0x0 0x55 0x3 0x0 0x55 0x7 0x0>;
			memory-region = <0x53 0x54>;
			mx-supply = <0x52>;
			mx-uV-uA = <0x180 0x186a0>;
			phandle = <0x342>;
			qcom,qmp = <0x41>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x56 0x0>;
			reg = <0x4080000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x47>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x47 0x2 0x0>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};
			};
		};

		remoteproc-slpi@02400000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,waipio-slpi-pas";
			cx-supply = <0x3f>;
			cx-uV-uA = <0x180 0x0>;
			interconnect-names = "crypto_ddr";
			interconnects = <0x42 0x2b 0x43 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			interrupts-extended = <0x3d 0x9 0x1 0x4d 0x0 0x0 0x4d 0x2 0x0 0x4d 0x1 0x0 0x4d 0x3 0x0>;
			memory-region = <0x4c>;
			mx-supply = <0x40>;
			mx-uV-uA = <0x180 0x0>;
			phandle = <0x51>;
			qcom,qmp = <0x41>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x4e 0x0>;
			reg = <0x2400000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x47>;
				interrupts = <0x4 0x0 0x1>;
				label = "slpi";
				mbox-names = "dsps_smem";
				mboxes = <0x47 0x4 0x0>;
				qcom,glink-label = "dsps";
				qcom,remote-pid = <0x3>;
				transport = "smem";

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
					qcom,net-id = <0x2>;
					qcom,no-wake-svc = <0x190>;
				};
			};
		};

		remoteproc-spss@1880000 {
			clock-names = "xo";
			clocks = <0x1f 0x0>;
			compatible = "qcom,waipio-spss-pas";
			cx-supply = <0x1d>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "crypto_ddr";
			interconnects = <0x42 0x2b 0x43 0x200>;
			interrupts = <0x0 0x160 0x1>;
			memory-region = <0x57>;
			phandle = <0x58>;
			qcom,extra-size = <0x1000>;
			qcom,proxy-clock-names = "xo";
			qcom,spss-scsr-bits = <0x18 0x19>;
			ranges;
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1881100 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_general_purpose", "rmb_err_spare2";
			status = "disabled";

			glink-edge {
				interrupt-parent = <0x47>;
				interrupts = <0x10 0x0 0x1>;
				label = "spss";
				mbox-names = "spss_spss";
				mboxes = <0x47 0x10 0x0>;
				qcom,glink-label = "spss";
				qcom,remote-pid = <0x8>;
				reg = <0x1885008 0x8 0x1885010 0x4>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
			};
		};

		replicator@10046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_qdss";
			phandle = <0x425>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x218>;
						remote-endpoint = <0x21a>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						phandle = <0x21c>;
						remote-endpoint = <0x21b>;
					};
				};
			};
		};

		replicator@1004e000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_etr";
			phandle = <0x426>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x21b>;
						remote-endpoint = <0x21c>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x220>;
						remote-endpoint = <0x21d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x221>;
						remote-endpoint = <0x21e>;
					};
				};
			};
		};

		replicator@10b06000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_swao";
			phandle = <0x424>;
			qcom,replicator-loses-context;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x216>;
						remote-endpoint = <0x217>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						phandle = <0x21a>;
						remote-endpoint = <0x218>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x214>;
						remote-endpoint = <0x219>;
					};
				};
			};
		};

		rsc@17a00000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			label = "apps_rsc";
			phandle = <0x357>;
			power-domains = <0x37>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x4 0x1>;
			qcom,tcs-offset = <0xd00>;
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000 0x17a30000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2", "drv-3";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x5f>;
			};

			qcom,dcvs-fp {
				compatible = "qcom,dcvs-fp";
				phandle = <0xb3>;
				qcom,ddr-bcm-name = "MC3";
				qcom,llcc-bcm-name = "SH5";
			};

			qcom,rpmhclk {
				#clock-cells = <0x1>;
				compatible = "qcom,waipio-rpmh-clk";
				phandle = <0x1f>;
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0xf4240>;
				qcom,regulator-type = "pmic5-bob";
				qcom,resource-name = "bobc1";
				qcom,send-defaults;
				qcom,supported-modes = <0x0 0x3>;

				regulator-pm8350c-bob {
					phandle = <0x36d>;
					qcom,init-mode = <0x0>;
					qcom,init-voltage = <0x324b00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_bob";
				};

				regulator-pm8350c-bob-ao {
					phandle = <0x36e>;
					qcom,init-mode = <0x3>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x3c6cc0>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_bob_ao";
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x1d>;
				qcom,resource-name = "cx.lvl";

				regulator-pm8350c-s6-level {
					phandle = <0x1d>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level";
				};

				regulator-pm8350c-s6-level-ao {
					phandle = <0x358>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s6_level_ao";
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					phandle = <0xa5>;
					qcom,init-voltage-level = <0x30>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x30>;
					regulator-name = "pm8350c_s6_mmcx_sup_level";
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm8450-s2-level {
					phandle = <0x359>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8450_s2_level";
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350-s5-level {
					phandle = <0xa6>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_s5_level";
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm8350-l8-level {
					phandle = <0x3f>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350_l8_level";
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l1 {
					phandle = <0x13e>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe09c0>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pm8350_l1";
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l2 {
					phandle = <0x13d>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2ee000>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ee000>;
					regulator-min-microvolt = <0x2ee000>;
					regulator-name = "pm8350_l2";
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l3 {
					phandle = <0x35d>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdcb40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdcb40>;
					regulator-min-microvolt = <0xdcb40>;
					regulator-name = "pm8350_l3";
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l5 {
					phandle = <0x13b>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdea80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5";
				};

				regulator-pm8350-l5-ao {
					phandle = <0x259>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5_ao";
				};

				regulator-pm8350-l5-so {
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8350_l5_so";
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l6 {
					phandle = <0x13f>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l6";
				};

				regulator-pm8350-l6-ao {
					phandle = <0x25a>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l6_ao";
				};

				regulator-pm8350-l6-so {
					qcom,init-enable = <0x0>;
					qcom,init-mode = <0x2>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l6_so";
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l7 {
					phandle = <0x35e>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x263540>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x263540>;
					regulator-min-microvolt = <0x263540>;
					regulator-name = "pm8350_l7";
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350-l9 {
					phandle = <0x35f>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350_l9";
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l1 {
					phandle = <0x13c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l1";
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l10 {
					phandle = <0x369>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350c_l10";
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l11 {
					phandle = <0x36a>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x263540>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm8350c_l11";
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc12";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l12 {
					phandle = <0x36b>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e0780>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l12";
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc13";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l13 {
					phandle = <0x36c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm8350c_l13";
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l2 {
					phandle = <0x361>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l2";
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l3 {
					phandle = <0x362>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x324b00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x326a40>;
					regulator-min-microvolt = <0x324b00>;
					regulator-name = "pm8350c_l3";
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l4 {
					phandle = <0x363>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b9680>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8350c_l4";
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l5 {
					phandle = <0x364>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b9680>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x1a0040>;
					regulator-name = "pm8350c_l5";
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l6 {
					phandle = <0x365>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l6";
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l7 {
					phandle = <0x366>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2de600>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2de600>;
					regulator-name = "pm8350c_l7";
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc8";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l8 {
					phandle = <0x367>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_l8";
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350c-l9 {
					phandle = <0x368>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2d2a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2de600>;
					regulator-min-microvolt = <0x2d2a80>;
					regulator-name = "pm8350c_l9";
				};
			};

			rpmh-regulator-ldod1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldod1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8350b-l1 {
					phandle = <0x36f>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13c680>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm8350b_l1";
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l1 {
					phandle = <0x372>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pmr735a_l1";
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l2 {
					phandle = <0x373>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdea80>;
					regulator-min-microvolt = <0x75300>;
					regulator-name = "pmr735a_l2";
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l3 {
					phandle = <0x374>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_l3";
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l4 {
					phandle = <0x375>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b1980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b1980>;
					regulator-min-microvolt = <0x1b1980>;
					regulator-name = "pmr735a_l4";
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l5 {
					phandle = <0x376>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pmr735a_l5";
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l6 {
					phandle = <0x377>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_l6";
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoe7";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735a-l7 {
					phandle = <0xb1>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x2ab980>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "pmr735a_l7";
				};
			};

			rpmh-regulator-ldof1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof1";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735b-l1 {
					phandle = <0x378>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdea80>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pmr735b_l1";
				};
			};

			rpmh-regulator-ldof2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735b-l2 {
					phandle = <0x379>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735b_l2";
				};
			};

			rpmh-regulator-ldof4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x2710>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof4";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735b-l4 {
					phandle = <0x37a>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pmr735b_l4";
				};
			};

			rpmh-regulator-ldof5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof5";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735b-l5 {
					phandle = <0x37b>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xc3500>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pmr735b_l5";
				};
			};

			rpmh-regulator-ldof6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldof6";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pmr735b-l6 {
					phandle = <0x37c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xbb800>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdcb40>;
					regulator-min-microvolt = <0x75300>;
					regulator-name = "pmr735b_l6";
				};
			};

			rpmh-regulator-ldoh2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoh2";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8450-l2 {
					phandle = <0x24c>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xd6d80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdea80>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-name = "pm8450_l2";
				};
			};

			rpmh-regulator-ldoh3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,mode-threshold-currents = <0x0 0x7530>;
				qcom,regulator-type = "pmic5-ldo";
				qcom,resource-name = "ldoh3";
				qcom,supported-modes = <0x2 0x4>;

				regulator-pm8450-l3 {
					phandle = <0x37e>;
					qcom,init-mode = <0x4>;
					qcom,init-voltage = <0xdea80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xdea80>;
					regulator-min-microvolt = <0xdea80>;
					regulator-name = "pm8450_l3";
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm8450-l1-level {
					phandle = <0x40>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8450_l1_level";
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x21>;
				qcom,resource-name = "mmcx.lvl";

				regulator-pm8450-s4-level {
					phandle = <0x21>;
					pm8450_s4_level-parent-supply = <0xa5>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8450_s4_level";
				};

				regulator-pm8450-s4-level-ao {
					phandle = <0x35a>;
					qcom,init-voltage-level = <0x40>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8450_s4_level_ao";
				};

				regulator-pm8450-s4-level-so {
					qcom,init-voltage-level = <0x40>;
					qcom,set = <0x2>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x40>;
					regulator-name = "pm8450_s4_level_so";
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s4-level {
					phandle = <0x52>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s4_level";
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x22>;
				qcom,resource-name = "mxc.lvl";

				regulator-pm8350c-s2-gfx-voter-level {
					phandle = <0x34>;
					pm8350c_s2_gfx_voter_level-parent-supply = <0xa6>;
					qcom,init-voltage-level = <0x30>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x30>;
					regulator-name = "pm8350c_s2_gfx_voter_level";
				};

				regulator-pm8350c-s2-level {
					phandle = <0x22>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s2_level";
				};

				regulator-pm8350c-s2-level-ao {
					phandle = <0x35b>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8350c_s2_level_ao";
				};

				regulator-pm8350c-s2-mmcx-voter-level {
					phandle = <0x2a>;
					qcom,init-voltage-level = <0x30>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x30>;
					regulator-name = "pm8350c_s2_mmcx_voter_level";
					vin-supply = <0x21>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				proxy-supply = <0x1e>;
				qcom,resource-name = "mx.lvl";

				regulator-pm8450-s6-level {
					phandle = <0x1e>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8450_s6_level";
				};

				regulator-pm8450-s6-level-ao {
					phandle = <0x35c>;
					qcom,init-voltage-level = <0x10>;
					qcom,set = <0x1>;
					regulator-max-microvolt = <0xffff>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm8450_s6_level_ao";
				};
			};

			rpmh-regulator-smpb10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb10";

				regulator-pm8350-s10 {
					phandle = <0xc5>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350_s10";
				};
			};

			rpmh-regulator-smpb11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb11";

				regulator-pm8350-s11 {
					phandle = <0xae>;
					qcom,init-voltage = <0xe86c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x10d880>;
					regulator-min-microvolt = <0xcf080>;
					regulator-name = "pm8350_s11";
				};
			};

			rpmh-regulator-smpb12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb12";

				regulator-pm8350-s12 {
					phandle = <0xb0>;
					qcom,init-voltage = <0x132a40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x155cc0>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-name = "pm8350_s12";
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					phandle = <0xaf>;
					qcom,init-voltage = <0x1c5200>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1ee240>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "pm8350c_s1";
				};
			};

			rpmh-regulator-smpc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc10";

				regulator-pm8350c-s10 {
					phandle = <0x360>;
					qcom,init-voltage = <0x100d60>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "pm8350c_s10";
				};
			};

			rpmh-regulator-smpe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe1";

				regulator-pmr735a-s1 {
					phandle = <0x370>;
					qcom,init-voltage = <0x132a40>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13c680>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pmr735a_s1";
				};
			};

			rpmh-regulator-smpe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe2";

				regulator-pmr735a-s2 {
					phandle = <0xc4>;
					qcom,init-voltage = <0xd0020>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xfde80>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "pmr735a_s2";
				};
			};

			rpmh-regulator-smpe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe3";

				regulator-pmr735a-s3 {
					phandle = <0x371>;
					qcom,init-voltage = <0x2191c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x23e380>;
					regulator-min-microvolt = <0x6a338>;
					regulator-name = "pmr735a_s3";
				};
			};

			rpmh-regulator-smph3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smph3";

				regulator-pm8450-s3 {
					phandle = <0x37d>;
					qcom,init-voltage = <0x7b0c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x927c0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "pm8450_s3";
				};
			};
		};

		rsc@af20000 {
			clocks = <0x25 0x48>;
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x81 0x4>;
			label = "disp_rsc";
			phandle = <0x37f>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0 0x4 0x0>;
			qcom,tcs-offset = <0x1c00>;
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x60>;
				qcom,tcs-wait = <0x1>;
			};

			sde_rsc_rpmh {
				cell-index = <0x0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xa2>;

			opp-100000000 {
				opp-avg-kBps = <0x13880 0xc350>;
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x27100 0x186a0>;
			};

			opp-202000000 {
				opp-avg-kBps = <0x13880 0xc350>;
				opp-hz = <0x0 0xc0a4680>;
				opp-peak-kBps = <0x30d40 0x1d4c0>;
			};
		};

		sdhci@8804000 {
			bus-width = <0x4>;
			clock-names = "iface", "core";
			clocks = <0x23 0x8c 0x23 0x8d>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x42 0x37 0x43 0x200 0x9f 0x2 0xa0 0x223>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			iommus = <0x9a 0x4a0 0x0>;
			no-mmc;
			no-sdio;
			operating-points-v2 = <0xa2>;
			phandle = <0x356>;
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			qcom,iommu-dma = "fastmap";
			qcom,restore-after-cx-collapse;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		sensor_stm {
			atid = <0x17>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-sensor-stm";
			phandle = <0x3d9>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x17a>;
						remote-endpoint = <0x145>;
					};
				};
			};
		};

		slim@3340000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,slim-ngd-v1.5.0";
			dma-names = "rx", "tx";
			dmas = <0x3a 0x3 0x3a 0x4>;
			interrupts = <0x0 0xa3 0x4>;
			phandle = <0x286>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x3c0>;
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			status = "ok";

			ngd@1 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x1>;

				btfmslim-driver {
					compatible = "slim217,221";
					phandle = <0x287>;
					reg = <0x1 0x0>;
				};
			};
		};

		snoc {
			atid = <0x7d>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			phandle = <0x3e9>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x1fc>;
						remote-endpoint = <0x160>;
					};
				};
			};
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			ddr-freq-update;
			mboxes = <0xa7 0x0>;
			reg = <0xc3f0000 0x400>;
			ss-name = "modem", "adsp", "adsp_island", "cdsp", "slpi", "slpi_island", "apss";
		};

		spf_core_platform {
			compatible = "qcom,spf-core-platform";
			phandle = <0x57e>;

			lpass-cdc {
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				clocks = <0x50f 0x0 0x510 0x0>;
				compatible = "qcom,lpass-cdc";
				phandle = <0x582>;

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};

				rx-macro@3200000 {
					phandle = <0x586>;

					rx_swr_master {
						phandle = <0x587>;
					};
				};

				tx-macro@3220000 {
					phandle = <0x585>;
				};

				va-macro@33F0000 {
					phandle = <0x583>;

					va_swr_master {
						phandle = <0x584>;
					};
				};

				wsa-macro@3240000 {
					phandle = <0x588>;

					wsa_swr_master {
						phandle = <0x589>;
					};
				};

				wsa2-macro@31E0000 {
					phandle = <0x58a>;

					wsa2_swr_master {
						phandle = <0x58b>;
					};
				};
			};

			lpi_pinctrl@3440000 {
				#gpio-cells = <0x2>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				clocks = <0x50f 0x0 0x510 0x0>;
				compatible = "qcom,lpi-pinctrl";
				gpio-controller;
				phandle = <0x581>;
				qcom,gpios-count = <0x17>;
				qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x10 0x12 0x0 0x0 0x6 0x14 0x16 0x0 0x0 0x0 0x0 0x0 0x0>;
				qcom,slew-reg = <0x34da000 0x0>;
				reg = <0x3440000 0x0>;
			};

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				dma-coherent;
				iommus = <0x9a 0x1801 0x0>;
				phandle = <0x57f>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x580>;
			};

			sound {
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x510 0x0>;
				compatible = "qcom,waipio-asoc-snd";
				fsa4480-i2c-handle = <0x3a5>;
				phandle = <0x58c>;
				qcom,afe-rxtx-lb = <0x0>;
				qcom,auxpcm-audio-intf = <0x1>;
				qcom,ext-disp-audio-rx = <0x0>;
				qcom,mi2s-audio-intf = <0x1>;
				qcom,wcn-bt = <0x0>;
			};
		};

		spi@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x78 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x0 0x1 0x40 0x0 0x10c 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x175 0x4>;
			phandle = <0x3b8>;
			pinctrl-0 = <0x10e>;
			pinctrl-1 = <0x10f>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x7a 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x1 0x1 0x40 0x0 0x10c 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x247 0x4>;
			phandle = <0x3bc>;
			pinctrl-0 = <0x118>;
			pinctrl-1 = <0x119>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x7c 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x2 0x1 0x40 0x0 0x10c 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x248 0x4>;
			phandle = <0x3be>;
			pinctrl-0 = <0x11c>;
			pinctrl-1 = <0x11d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x7e 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x3 0x1 0x40 0x0 0x10c 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x249 0x4>;
			phandle = <0x3c0>;
			pinctrl-0 = <0x120>;
			pinctrl-1 = <0x121>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x80 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x4 0x1 0x40 0x0 0x10c 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x24a 0x4>;
			phandle = <0x3c2>;
			pinctrl-0 = <0x124>;
			pinctrl-1 = <0x125>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x82 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x5 0x1 0x40 0x0 0x10c 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x24b 0x4>;
			phandle = <0x3c4>;
			pinctrl-0 = <0x128>;
			pinctrl-1 = <0x129>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@898000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x84 0x23 0x8a 0x23 0x8b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x6 0x1 0x40 0x0 0x10c 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x243 0x4>;
			phandle = <0x3c6>;
			pinctrl-0 = <0x12c>;
			pinctrl-1 = <0x12d>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0x10d>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@980000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x56 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x0 0x1 0x40 0x0 0xd1 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x39a>;
			pinctrl-0 = <0xd2>;
			pinctrl-1 = <0xd3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@984000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x58 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x1 0x1 0x40 0x0 0xd1 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x39d>;
			pinctrl-0 = <0xd6>;
			pinctrl-1 = <0xd7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@988000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x5a 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x2 0x1 0x40 0x0 0xd1 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x39f>;
			pinctrl-0 = <0xda>;
			pinctrl-1 = <0xdb>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@98c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x5c 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x3 0x1 0x40 0x0 0xd1 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x3a1>;
			pinctrl-0 = <0xde>;
			pinctrl-1 = <0xdf>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@990000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x5e 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x4 0x1 0x40 0x2 0xd1 0x1 0x4 0x1 0x40 0x2>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x3a3>;
			pinctrl-0 = <0xe2>;
			pinctrl-1 = <0xe3>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x990000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@994000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x60 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x5 0x1 0x40 0x0 0xd1 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x3a6>;
			pinctrl-0 = <0xe6>;
			pinctrl-1 = <0xe7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@998000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x62 0x23 0x86 0x23 0x87>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xd1 0x0 0x6 0x1 0x40 0x0 0xd1 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x25f 0x4>;
			phandle = <0x3a8>;
			pinctrl-0 = <0xea>;
			pinctrl-1 = <0xeb>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xce>;
			reg = <0x998000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x68 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x0 0x1 0x40 0x0 0xee 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x3aa>;
			pinctrl-0 = <0xf0>;
			pinctrl-1 = <0xf1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6a 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x1 0x1 0x40 0x0 0xee 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x3ac>;
			pinctrl-0 = <0xf4>;
			pinctrl-1 = <0xf5>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6c 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x2 0x1 0x40 0x0 0xee 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x3ae>;
			pinctrl-0 = <0xf8>;
			pinctrl-1 = <0xf9>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x6e 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x3 0x1 0x40 0x0 0xee 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x3b0>;
			pinctrl-0 = <0xfc>;
			pinctrl-1 = <0xfd>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x70 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x4 0x1 0x40 0x0 0xee 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x3b2>;
			pinctrl-0 = <0x100>;
			pinctrl-1 = <0x101>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x72 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x5 0x1 0x40 0x0 0xee 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x3b4>;
			pinctrl-0 = <0x104>;
			pinctrl-1 = <0x105>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a98000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x23 0x74 0x23 0x88 0x23 0x89>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xee 0x0 0x6 0x1 0x40 0x0 0xee 0x1 0x6 0x1 0x40 0x0>;
			interrupts = <0x0 0x16b 0x4>;
			phandle = <0x3b6>;
			pinctrl-0 = <0x108>;
			pinctrl-1 = <0x109>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xef>;
			reg = <0xa98000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssc_etm0 {
			atid = <0x22>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x8>;

			out-ports {

				port {

					endpoint {
						phandle = <0x179>;
						remote-endpoint = <0x141>;
					};
				};
			};
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk", "ref_clk";
			clocks = <0x23 0xb0 0x23 0xb3 0x23 0xb4 0x23 0x7 0x1f 0x0 0x23 0xb2 0x23 0xaf>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x13f>;
			phandle = <0x13a>;
			pinctrl-0 = <0x140>;
			pinctrl-names = "default";
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x101c 0x31 0x1020 0x1 0x1024 0xde 0x1028 0x7 0x1030 0xde 0x1034 0x7 0x1050 0xa 0x1060 0x20 0x1074 0x6 0x1078 0x6 0x107c 0x16 0x1080 0x16 0x1084 0x36 0x1088 0x36 0x1094 0x1a 0x10a4 0x4 0x10ac 0x14 0x10b0 0x34 0x10b4 0x34 0x10b8 0x82 0x10bc 0x82 0x10c4 0x82 0x10cc 0xab 0x10d0 0xea 0x10d4 0x2 0x10d8 0xab 0x10dc 0xea 0x10e0 0x2 0x110c 0x2 0x1110 0x24 0x1118 0x24 0x111c 0x2 0x1158 0x1 0x116c 0x8 0x11ac 0xca 0x11b0 0x1e 0x11b4 0xca 0x11b8 0x1e 0x11bc 0x11 0x1234 0x0 0x1238 0x0 0x123c 0x16 0x1240 0xe 0x1284 0x35 0x128c 0x3f 0x1290 0x7f 0x1294 0x3f 0x12a4 0x12 0x12e4 0x21 0x1408 0x9 0x1414 0x4 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0xf 0x1444 0x99 0x144c 0x8 0x1450 0x8 0x1454 0x0 0x1458 0x4 0x14d4 0x54 0x14d8 0xf 0x14ec 0xf 0x14f0 0x4a 0x14f4 0xa 0x14f8 0xc0 0x14fc 0x0 0x1510 0x47 0x151c 0x4 0x1524 0xe 0x155c 0xbb 0x1560 0x7b 0x1564 0xbb 0x1568 0x3d 0x156c 0xdb 0x1570 0x64 0x1574 0x24 0x1578 0xd2 0x157c 0x13 0x1580 0xa9 0x15a0 0x4 0x15a4 0x38 0x1460 0xa0 0x15a8 0xc 0x14dc 0x0 0x15b0 0x10 0x1634 0x0 0x1638 0x0 0x163c 0x16 0x1640 0xe 0x1684 0x35 0x168c 0x3f 0x1690 0x7f 0x1694 0x3f 0x16a4 0x12 0x16e4 0x21 0x1808 0x9 0x1814 0x4 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0xf 0x1844 0x99 0x184c 0x8 0x1850 0x8 0x1854 0x0 0x1858 0x4 0x18d4 0x54 0x18d8 0xf 0x18ec 0xf 0x18f0 0x4a 0x18f4 0xa 0x18f8 0xc0 0x18fc 0x0 0x1910 0x47 0x191c 0x4 0x1924 0xe 0x195c 0xbb 0x1960 0x7b 0x1964 0xbb 0x1968 0x3c 0x196c 0xdb 0x1970 0x64 0x1974 0x24 0x1978 0xd2 0x197c 0x13 0x1980 0xa9 0x19a0 0x4 0x19a4 0x38 0x1860 0xa0 0x19a8 0xc 0x18dc 0x0 0x1f40 0x40 0x1f44 0x0 0x1d90 0xe7 0x1d94 0x3 0x19b0 0x10 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0xaa 0x1db0 0xa 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0xc 0x1ddc 0x4b 0x1dec 0x10 0x1f18 0xf8 0x1f3c 0x7>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1c8c>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x23 0x1b 0x23 0x1d>;
			vdd-supply = <0x13e>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x2e>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			clocks = <0x23 0xa9 0x23 0x14 0x23 0xc 0x23 0xab 0x23 0xae>;
			compatible = "qcom,dwc-usb3-msm";
			extcon = <0x138>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x9e 0x3a 0x43 0x200 0x9e 0x3a 0xa0 0x210 0x9f 0x2 0xa0 0x22a>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts-extended = <0x3d 0xe 0x1 0x1 0x0 0x82 0x4 0x3d 0x11 0x4 0x3d 0xf 0x1>;
			phandle = <0x3d6>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x2>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x23 0x1a>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dma-coherent;
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x4>;
				iommus = <0x9a 0x0 0x0>;
				maximum-speed = "super-speed-plus";
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				reg = <0xa600000 0xd93c>;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				usb-phy = <0x139 0x13a>;
				usb-role-switch;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x18000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x10064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		stm@10002000 {
			arm,primecell-periphid = <0xbb962>;
			atid = <0x10>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x3eb>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1fd>;
						remote-endpoint = <0x162>;
					};
				};
			};
		};

		subsystem-sleep-stats {
			compatible = "qcom,subsystem-sleep-stats";
			ddr-freq-update;
			reg = <0xc3f0000 0x400>;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-waipio";
			mbox-names = "aop";
			mboxes = <0xa7 0x0>;
			reg = <0xc320000 0x400>;
		};

		syscon@162128 {
			compatible = "syscon";
			phandle = <0x2c>;
			reg = <0x162128 0x4>;
		};

		syscon@17a80000 {
			compatible = "syscon";
			phandle = <0x28>;
			reg = <0x17a80000 0x21000>;
		};

		syscon@190ba000 {
			compatible = "syscon";
			phandle = <0x29>;
			reg = <0x190ba000 0x54>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x96>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			phandle = <0x2>;
			reg = <0x1fc0000 0x30000>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			phandle = <0x31>;
			reg = <0x3d99058 0x4>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			phandle = <0x32>;
			reg = <0x3d99358 0x4>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			phandle = <0x30>;
			reg = <0x3d99504 0x4>;
		};

		syscon@3d9953c {
			compatible = "syscon";
			phandle = <0x2f>;
			reg = <0x3d9953c 0x4>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			phandle = <0x33>;
			reg = <0x3d9958c 0x4>;
		};

		tgu@10b0e000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x460>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		tgu@10b0f000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-spmi0";
			phandle = <0x461>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		tgu@10b10000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-spmi1";
			phandle = <0x462>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-sensor@c263000 {
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical";
			interrupts = <0x0 0x1fa 0x4 0x0 0x1fc 0x4>;
			phandle = <0x62>;
			reg = <0xc263000 0x1ff 0xc222000 0x1ff>;
		};

		thermal-sensor@c265000 {
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical";
			interrupts = <0x0 0x1fb 0x4 0x0 0x1fd 0x4>;
			phandle = <0x70>;
			reg = <0xc265000 0x1ff 0xc223000 0x1ff>;
		};

		thermal-zones {
			phandle = <0x34e>;

			aoss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			aoss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x1f>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0xe>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0xf>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0x1>;

				cooling-maps {

					cpu00_cdev {
						cooling-device = <0x72 0x1 0x1>;
						trip = <0x71>;
					};
				};

				trips {

					cpu0-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x71>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0x2>;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0x74 0x1 0x1>;
						trip = <0x73>;
					};
				};

				trips {

					cpu1-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x73>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0x3>;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0x76 0x1 0x1>;
						trip = <0x75>;
					};
				};

				trips {

					cpu2-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x75>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0x4>;

				cooling-maps {

					cpu03_cdev {
						cooling-device = <0x78 0x1 0x1>;
						trip = <0x77>;
					};
				};

				trips {

					cpu3-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0x77>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x5>;

				trips {

					cpu4-emerg0-cfg {
						hysteresis = <0x2710>;
						phandle = <0x34f>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x6>;

				trips {

					cpu4-emerg1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x350>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x7>;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x64 0x1 0x1>;
						trip = <0x63>;
					};
				};

				trips {

					cpu5-emerg0-cfg {
						hysteresis = <0x2710>;
						phandle = <0x63>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x8>;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x64 0x1 0x1>;
						trip = <0x65>;
					};
				};

				trips {

					cpu5-emerg1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x65>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-4 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x9>;

				cooling-maps {

					cpu14_cdev {
						cooling-device = <0x67 0x1 0x1>;
						trip = <0x66>;
					};
				};

				trips {

					cpu6-emerg0-cfg {
						hysteresis = <0x2710>;
						phandle = <0x66>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-5 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0xa>;

				cooling-maps {

					cpu15_cdev {
						cooling-device = <0x67 0x1 0x1>;
						trip = <0x68>;
					};
				};

				trips {

					cpu6-emerg1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x68>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-6 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0xb>;

				cooling-maps {

					cpu16_cdev {
						cooling-device = <0x6a 0x1 0x1>;
						trip = <0x69>;
					};
				};

				trips {

					cpu7-emerg0-cfg {
						hysteresis = <0x2710>;
						phandle = <0x69>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-7 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0xc>;

				cooling-maps {

					cpu17_cdev {
						cooling-device = <0x6a 0x1 0x1>;
						trip = <0x6b>;
					};
				};

				trips {

					cpu7-emerg1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x6b>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-8 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0xd>;

				cooling-maps {

					cpu18_cdev {
						cooling-device = <0x6a 0x1 0x1>;
						trip = <0x6c>;
					};
				};

				trips {

					cpu7-emerg2-cfg {
						hysteresis = <0x2710>;
						phandle = <0x6c>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x1>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x2>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x3>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x62 0x4>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cx-pe {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				status = "disabled";
				thermal-sensors = <0x8a>;

				cooling-maps {

					cdsp_cdev0 {
						cooling-device = <0x7a 0x1 0x1>;
						trip = <0x8b>;
					};

					cdsp_cdev1 {
						cooling-device = <0x7a 0x2 0x2>;
						trip = <0x8c>;
					};

					cdsp_cdev2 {
						cooling-device = <0x7a 0x3 0x3>;
						trip = <0x8d>;
					};

					cdsp_cdev3 {
						cooling-device = <0x7a 0x4 0x4>;
						trip = <0x8f>;
					};

					lte_cdev0 {
						cooling-device = <0x80 0xa 0xa>;
						trip = <0x8e>;
					};

					nr_scg_cdev0 {
						cooling-device = <0x81 0xa 0xa>;
						trip = <0x8e>;
					};
				};

				trips {

					cx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0x8b>;
						temperature = <0x1>;
						type = "passive";
					};

					cx-pe-config2 {
						hysteresis = <0x1>;
						phandle = <0x8c>;
						temperature = <0x2>;
						type = "passive";
					};

					cx-pe-config3 {
						hysteresis = <0x1>;
						phandle = <0x8d>;
						temperature = <0x3>;
						type = "passive";
					};

					cx-pe-config4 {
						hysteresis = <0x1>;
						phandle = <0x8e>;
						temperature = <0x4>;
						type = "passive";
					};

					cx-pe-config5 {
						hysteresis = <0x1>;
						phandle = <0x8f>;
						temperature = <0x5>;
						type = "passive";
					};
				};
			};

			ddr {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x70 0x9>;

				cooling-maps {

					ddr_cdev {
						cooling-device = <0x7e 0x5 0x5>;
						trip = <0x7d>;
					};

					gold_cdev {
						cooling-device = <0x19 0xffffffff 0xffffffff>;
						trip = <0x7d>;
					};

					gold_plus_cdev {
						cooling-device = <0x1c 0xffffffff 0xffffffff>;
						trip = <0x7d>;
					};
				};

				trips {

					ddr0-config {
						hysteresis = <0x1388>;
						phandle = <0x7d>;
						temperature = <0x15f90>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpuss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x62 0xe>;

				cooling-maps {

					gpu0_cdev {
						cooling-device = <0x6e 0x0 0xffffffff>;
						trip = <0x6d>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0x6d>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x62 0xf>;

				cooling-maps {

					gpu1_cdev {
						cooling-device = <0x6e 0x0 0xffffffff>;
						trip = <0x6f>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0x6f>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			isense_trim {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x82>;

				cooling-maps {

					cdsp_hw_cdev {
						cooling-device = <0x95 0x1 0x1>;
						trip = <0x94>;
					};

					gold_cdev {
						cooling-device = <0x19 0xf 0xf>;
						trip = <0x94>;
					};

					gold_plus_cdev {
						cooling-device = <0x1c 0x12 0x12>;
						trip = <0x94>;
					};
				};

				trips {

					isense-trim-config {
						hysteresis = <0x1>;
						phandle = <0x94>;
						temperature = <0x2>;
						type = "passive";
					};
				};
			};

			mdmss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0xa>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0x80 0x8 0x8>;
						trip = <0x7f>;
					};

					lte_cdev2 {
						cooling-device = <0x80 0xff 0xff>;
						trip = <0x83>;
					};

					nr_cdev0 {
						cooling-device = <0x82 0x6 0x6>;
						trip = <0x7f>;
					};

					nr_cdev2 {
						cooling-device = <0x82 0xff 0xff>;
						trip = <0x83>;
					};

					nr_scg_cdev0 {
						cooling-device = <0x81 0xa 0xa>;
						trip = <0x7f>;
					};
				};

				trips {

					mdmss0-config0 {
						hysteresis = <0xbb8>;
						phandle = <0x7f>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss0-config1 {
						hysteresis = <0xbb8>;
						phandle = <0x83>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0xb>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0x80 0x8 0x8>;
						trip = <0x84>;
					};

					lte_cdev2 {
						cooling-device = <0x80 0xff 0xff>;
						trip = <0x85>;
					};

					nr_cdev0 {
						cooling-device = <0x82 0x6 0x6>;
						trip = <0x84>;
					};

					nr_cdev2 {
						cooling-device = <0x82 0xff 0xff>;
						trip = <0x85>;
					};

					nr_scg_cdev0 {
						cooling-device = <0x81 0xa 0xa>;
						trip = <0x84>;
					};
				};

				trips {

					mdmss1-config0 {
						hysteresis = <0xbb8>;
						phandle = <0x84>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss1-config1 {
						hysteresis = <0xbb8>;
						phandle = <0x85>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0xc>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0x80 0x8 0x8>;
						trip = <0x86>;
					};

					lte_cdev2 {
						cooling-device = <0x80 0xff 0xff>;
						trip = <0x87>;
					};

					nr_cdev0 {
						cooling-device = <0x82 0x6 0x6>;
						trip = <0x86>;
					};

					nr_cdev2 {
						cooling-device = <0x82 0xff 0xff>;
						trip = <0x87>;
					};

					nr_scg_cdev0 {
						cooling-device = <0x81 0xa 0xa>;
						trip = <0x86>;
					};
				};

				trips {

					mdmss2-config0 {
						hysteresis = <0xbb8>;
						phandle = <0x86>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss2-config1 {
						hysteresis = <0xbb8>;
						phandle = <0x87>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0xd>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0x80 0x8 0x8>;
						trip = <0x88>;
					};

					lte_cdev2 {
						cooling-device = <0x80 0xff 0xff>;
						trip = <0x89>;
					};

					nr_cdev0 {
						cooling-device = <0x82 0x6 0x6>;
						trip = <0x88>;
					};

					nr_cdev2 {
						cooling-device = <0x82 0xff 0xff>;
						trip = <0x89>;
					};

					nr_scg_cdev0 {
						cooling-device = <0x81 0xa 0xa>;
						trip = <0x88>;
					};
				};

				trips {

					mdmss3-config0 {
						hysteresis = <0xbb8>;
						phandle = <0x88>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss3-config1 {
						hysteresis = <0xbb8>;
						phandle = <0x89>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw-ific0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x32>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x2e>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x2f>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x30>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x31>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x1a>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_pa2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x1b>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_pa3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x1c>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mx-pe {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x90>;

				cooling-maps {

					cdsp_cdev0 {
						cooling-device = <0x7a 0x1 0x1>;
						trip = <0x91>;
					};

					gpu_cdev0 {
						cooling-device = <0x6e 0x1 0x1>;
						trip = <0x92>;
					};

					lte_cdev0 {
						cooling-device = <0x80 0xa 0xa>;
						trip = <0x93>;
					};

					nr_scg_cdev0 {
						cooling-device = <0x81 0xa 0xa>;
						trip = <0x93>;
					};
				};

				trips {

					mx-pe-config1 {
						hysteresis = <0x1>;
						phandle = <0x91>;
						temperature = <0x1>;
						type = "passive";
					};

					mx-pe-config2 {
						hysteresis = <0x1>;
						phandle = <0x92>;
						temperature = <0x2>;
						type = "passive";
					};

					mx-pe-config3 {
						hysteresis = <0x1>;
						phandle = <0x93>;
						temperature = <0x3>;
						type = "passive";
					};
				};
			};

			nspss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x70 0x5>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0x7a 0xffffffff 0xffffffff>;
						trip = <0x79>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0x79>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x70 0x6>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0x7a 0xffffffff 0xffffffff>;
						trip = <0x7b>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0x7b>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x70 0x7>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0x7a 0xffffffff 0xffffffff>;
						trip = <0x7c>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0x7c>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x1>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr-mmw-therm {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x1d>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x26>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x40>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0-pa0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x20>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x2d>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1-pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x41>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1-pa0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x27>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x34>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x33>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x35>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x36>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x37>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr2_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x61 0x38>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			video {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x70 0x8>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			phandle = <0x288>;
		};

		timer@17420000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			phandle = <0x289>;
			ranges;
			reg = <0x17420000 0x1000>;

			frame@17421000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;
			tlmm-vm-gpio-list = <0x16d 0x16e 0x16f 0x170 0x12d 0x131 0x183 0x184 0x13d 0x13e 0x13f 0x140 0x141 0x142>;
		};

		tmc@10048000 {
			arm,buffer-size = <0x10000000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			byte-cntr-name = "byte-cntr";
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-csr = <0x21f>;
			coresight-name = "coresight-tmc-etr";
			csr-atid-offset = <0xf4>;
			csr-irqctrl-offset = <0x6c>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x9a 0x600 0x0 0x9a 0x520 0x0>;
			phandle = <0x427>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,sw-usb;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base", "bam-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x21d>;
						remote-endpoint = <0x220>;
					};
				};
			};
		};

		tmc@1004f000 {
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			byte-cntr-name = "byte-cntr1";
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-csr = <0x21f>;
			coresight-name = "coresight-tmc-etr1";
			csr-atid-offset = <0x104>;
			csr-irqctrl-offset = <0x70>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10d 0x1>;
			iommus = <0x9a 0x620 0x0>;
			phandle = <0x428>;
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x21e>;
						remote-endpoint = <0x221>;
					};
				};
			};
		};

		tmc@10b05000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etf";
			phandle = <0x423>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x213>;
						remote-endpoint = <0x215>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x217>;
						remote-endpoint = <0x216>;
					};
				};
			};
		};

		tpda@10004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-qdss";
			phandle = <0x41c>;
			qcom,tpda-atid = <0x41>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x163>;
						remote-endpoint = <0x1fa>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x161>;
						remote-endpoint = <0x1f9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1fe>;
						remote-endpoint = <0x1fb>;
					};
				};
			};
		};

		tpda@10803000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x414>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x16f>;
						remote-endpoint = <0x1ca>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x170>;
						remote-endpoint = <0x1cb>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1d3>;
						remote-endpoint = <0x1cc>;
					};
				};
			};
		};

		tpda@10882000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-spss";
			phandle = <0x3ef>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x46>;
			reg = <0x10882000 0x1000>;
			reg-names = "tpda-base";
			status = "disabled";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x165>;
						remote-endpoint = <0x167>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1a9>;
						remote-endpoint = <0x166>;
					};
				};
			};
		};

		tpda@109c1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl_south";
			phandle = <0x40e>;
			qcom,cmb-elem-size = <0x1 0x20>;
			qcom,dsb-elem-size = <0x2 0x20>;
			qcom,tpda-atid = <0x4b>;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x175>;
						remote-endpoint = <0x1b8>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x168>;
						remote-endpoint = <0x1b9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x1ba>;
					};
				};
			};
		};

		tpda@10ac1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl_north";
			phandle = <0x412>;
			qcom,cmb-elem-size = <0x1 0x20>;
			qcom,dsb-elem-size = <0x2 0x20>;
			qcom,tpda-atid = <0x61>;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x174>;
						remote-endpoint = <0x1c3>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x169>;
						remote-endpoint = <0x1c4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c6>;
						remote-endpoint = <0x1c5>;
					};
				};
			};
		};

		tpda@10b08000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-aoss";
			phandle = <0x420>;
			qcom,cmb-elem-size = <0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x146>;
						remote-endpoint = <0x209>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x147>;
						remote-endpoint = <0x20a>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x148>;
						remote-endpoint = <0x20b>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x149>;
						remote-endpoint = <0x20c>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x15f>;
						remote-endpoint = <0x20d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x212>;
						remote-endpoint = <0x20e>;
					};
				};
			};
		};

		tpda@10c2e000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl_center";
			phandle = <0x41a>;
			qcom,cmb-elem-size = <0x7 0x20 0x8 0x20 0xa 0x20 0xd 0x40 0xe 0x40 0x10 0x20 0x13 0x40 0x16 0x20 0x17 0x20 0x19 0x40 0x1b 0x40>;
			qcom,dsb-elem-size = <0x5 0x20 0x6 0x20 0x7 0x20 0x9 0x20 0xa 0x20 0xc 0x20 0xf 0x20 0x11 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			qcom,tpda-atid = <0x4e>;
			reg = <0x10c2e000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@10 {
					reg = <0x10>;

					endpoint {
						phandle = <0x1a6>;
						remote-endpoint = <0x1e5>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						phandle = <0x181>;
						remote-endpoint = <0x1e4>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						phandle = <0x157>;
						remote-endpoint = <0x1e6>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						phandle = <0x158>;
						remote-endpoint = <0x1ea>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						phandle = <0x159>;
						remote-endpoint = <0x1f3>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						phandle = <0x15a>;
						remote-endpoint = <0x1e8>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						phandle = <0x15b>;
						remote-endpoint = <0x1e7>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						phandle = <0x15c>;
						remote-endpoint = <0x1f2>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						phandle = <0x15d>;
						remote-endpoint = <0x1e9>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						phandle = <0x15e>;
						remote-endpoint = <0x1eb>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x189>;
						remote-endpoint = <0x1ed>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x196>;
						remote-endpoint = <0x1ec>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x198>;
						remote-endpoint = <0x1ef>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x19a>;
						remote-endpoint = <0x1ee>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x19c>;
						remote-endpoint = <0x1f1>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x1ae>;
						remote-endpoint = <0x1f0>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						phandle = <0x1b0>;
						remote-endpoint = <0x1df>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						phandle = <0x1b2>;
						remote-endpoint = <0x1e1>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						phandle = <0x1b4>;
						remote-endpoint = <0x1e0>;
					};
				};

				port@e {
					reg = <0xe>;

					endpoint {
						phandle = <0x1b6>;
						remote-endpoint = <0x1e3>;
					};
				};

				port@f {
					reg = <0xf>;

					endpoint {
						phandle = <0x1a4>;
						remote-endpoint = <0x1e2>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1f5>;
						remote-endpoint = <0x1f4>;
					};
				};
			};
		};

		tpda@10cc7000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-tmess";
			phandle = <0x410>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x20>;
			qcom,tpda-atid = <0x55>;
			reg = <0x10cc7000 0x1000>;
			reg-names = "tpda-base";
			status = "disabled";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x176>;
						remote-endpoint = <0x1be>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x177>;
						remote-endpoint = <0x1bd>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x178>;
						remote-endpoint = <0x1bf>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c1>;
						remote-endpoint = <0x1c0>;
					};
				};
			};
		};

		tpda@13863000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x418>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x3 0x40>;
			qcom,dsb-elem-size = <0x2 0x20 0x4 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x13863000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x16a>;
						remote-endpoint = <0x1d6>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x16b>;
						remote-endpoint = <0x1d7>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x16c>;
						remote-endpoint = <0x1d9>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x16d>;
						remote-endpoint = <0x1d8>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x16e>;
						remote-endpoint = <0x1da>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1dd>;
						remote-endpoint = <0x1db>;
					};
				};
			};
		};

		tpdm@10003000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x41>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x3ec>;
			qcom,hw-enable-check;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1fa>;
						remote-endpoint = <0x163>;
					};
				};
			};
		};

		tpdm@1000f000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x41>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spdm";
			phandle = <0x3ea>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1f9>;
						remote-endpoint = <0x161>;
					};
				};
			};
		};

		tpdm@10800000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x43>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-0";
			phandle = <0x3f7>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x16f>;
					};
				};
			};
		};

		tpdm@10801000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x43>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x3f8>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1cb>;
						remote-endpoint = <0x170>;
					};
				};
			};
		};

		tpdm@1082c000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gcc";
			phandle = <0x3e2>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1f3>;
						remote-endpoint = <0x159>;
					};
				};
			};
		};

		tpdm@10830000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-video";
			phandle = <0x1af>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x182>;
						remote-endpoint = <0x14f>;
					};
				};
			};
		};

		tpdm@10840000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x3e3>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1e8>;
						remote-endpoint = <0x15a>;
					};
				};
			};
		};

		tpdm@10841000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x3e0>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1e6>;
						remote-endpoint = <0x157>;
					};
				};
			};
		};

		tpdm@10844000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x3de>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x188>;
						remote-endpoint = <0x14a>;
					};
				};
			};
		};

		tpdm@10850000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x3e5>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1f2>;
						remote-endpoint = <0x15c>;
					};
				};
			};
		};

		tpdm@10880000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x46>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spss";
			phandle = <0x3ee>;
			reg = <0x10880000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x167>;
						remote-endpoint = <0x165>;
					};
				};
			};
		};

		tpdm@10900000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x3df>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x180>;
						remote-endpoint = <0x156>;
					};
				};
			};
		};

		tpdm@10980000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x1a5>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a1>;
						remote-endpoint = <0x154>;
					};
				};
			};
		};

		tpdm@109c0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4b>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south";
			phandle = <0x3f0>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b9>;
						remote-endpoint = <0x168>;
					};
				};
			};
		};

		tpdm@109d0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x3e1>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1ea>;
						remote-endpoint = <0x158>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x61>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-north";
			phandle = <0x3f1>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1c4>;
						remote-endpoint = <0x169>;
					};
				};
			};
		};

		tpdm@10b09000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-0";
			phandle = <0x3da>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x209>;
						remote-endpoint = <0x146>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-1";
			phandle = <0x3db>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x20a>;
						remote-endpoint = <0x147>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-2";
			phandle = <0x3dc>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x20b>;
						remote-endpoint = <0x148>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-3";
			phandle = <0x3dd>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x20c>;
						remote-endpoint = <0x149>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x3e8>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x20d>;
						remote-endpoint = <0x15f>;
					};
				};
			};
		};

		tpdm@10c08000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x1b3>;
			reg = <0x10c08000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x186>;
						remote-endpoint = <0x151>;
					};
				};
			};
		};

		tpdm@10c20000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4b>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-4";
			phandle = <0x3fb>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b8>;
						remote-endpoint = <0x175>;
					};
				};
			};
		};

		tpdm@10c21000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x61>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-2";
			phandle = <0x3fa>;
			reg = <0x10c21000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1c3>;
						remote-endpoint = <0x174>;
					};
				};
			};
		};

		tpdm@10c22000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipa";
			phandle = <0x3e4>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1e7>;
						remote-endpoint = <0x15b>;
					};
				};
			};
		};

		tpdm@10c28000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x3e6>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1e9>;
						remote-endpoint = <0x15d>;
					};
				};
			};
		};

		tpdm@10c29000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipcc";
			phandle = <0x3e7>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1eb>;
						remote-endpoint = <0x15e>;
					};
				};
			};
		};

		tpdm@10c38000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm";
			phandle = <0x1b5>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1ac>;
						remote-endpoint = <0x152>;
					};
				};
			};
		};

		tpdm@10c39000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm-mx";
			phandle = <0x1b7>;
			reg = <0x10c39000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1ad>;
						remote-endpoint = <0x153>;
					};
				};
			};
		};

		tpdm@10c60000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mdss";
			phandle = <0x1b1>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x185>;
						remote-endpoint = <0x150>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-1";
			phandle = <0x3fe>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x178>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-0";
			phandle = <0x3fd>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1bd>;
						remote-endpoint = <0x177>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-prng";
			phandle = <0x3fc>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x1be>;
						remote-endpoint = <0x176>;
					};
				};
			};
		};

		tpdm@10d00000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x19b>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x194>;
						remote-endpoint = <0x14d>;
					};
				};
			};
		};

		tpdm@10d01000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-shrm";
			phandle = <0x19d>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x193>;
						remote-endpoint = <0x14e>;
					};
				};
			};
		};

		tpdm@10d20000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch02";
			phandle = <0x197>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x18a>;
						remote-endpoint = <0x14b>;
					};
				};
			};
		};

		tpdm@10d30000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch13";
			phandle = <0x199>;
			reg = <0x10d30000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x18c>;
						remote-endpoint = <0x14c>;
					};
				};
			};
		};

		tpdm@13860000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x3f5>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d8>;
						remote-endpoint = <0x16d>;
					};
				};
			};
		};

		tpdm@13861000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x3f6>;
			reg = <0x13861000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1da>;
						remote-endpoint = <0x16e>;
					};
				};
			};
		};

		tpdm@138a0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x3f2>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d6>;
						remote-endpoint = <0x16a>;
					};
				};
			};
		};

		tpdm@138b0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x3f3>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d7>;
						remote-endpoint = <0x16b>;
					};
				};
			};
		};

		tpdm@138c0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x41>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss-llm";
			phandle = <0x3f4>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1d9>;
						remote-endpoint = <0x16c>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			atid = <0x1a>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x3d7>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x17e>;
						remote-endpoint = <0x143>;
					};
				};
			};
		};

		tpdm_turing_llm {
			atid = <0x4e>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x1a7>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x1a2>;
						remote-endpoint = <0x155>;
					};
				};
			};
		};

		turing_etm0 {
			atid = <0x26 0x27>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			phandle = <0x3ed>;
			qcom,inst-id = <0xd>;

			out-ports {

				port {

					endpoint {
						phandle = <0x19f>;
						remote-endpoint = <0x164>;
					};
				};
			};
		};

		tz-log@146AA720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x351>;
			qcom,hyplog-enabled;
			reg = <0x146aa720 0x3000>;
		};

		ufshc@1d84000 {
			#reset-cells = <0x1>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x23 0x97 0x23 0xa 0x23 0x96 0x23 0xa6 0x23 0x9a 0x1f 0x0 0x23 0xa4 0x23 0xa0 0x23 0xa2>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			dma-coherent;
			freq-table-hz = <0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x47868c0 0x11e1a300 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			interconnects = <0x9e 0x39 0x43 0x200 0x9f 0x2 0xa0 0x229>;
			interrupts = <0x0 0x109 0x4>;
			iommus = <0x9a 0xe0 0x0>;
			lanes-per-direction = <0x2>;
			phandle = <0x9c>;
			phy-names = "ufsphy";
			phys = <0x9d>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,iommu-dma = "fastmap";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x0 0x0 0x0 0x0 0x39a 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x39a0 0x0 0x3e8 0x0 0x1f334 0x0 0x3e8 0x0 0x3e667 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x3e667 0x0 0x3e8 0x0 0x7cccd 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x0 0x2c7b80 0x0 0x64000 0x0 0x247ae 0x0 0x3e8 0x0 0x48ccd 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x48ccd 0x0 0x3e8 0x0 0x9199a 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x64000 0x2c7b80 0x0 0x64000 0x64000 0x74a000 0x0 0x4b000 0x0>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			reset-gpios = <0xa1 0xd2 0x1>;
			reset-names = "rst";
			resets = <0x23 0x19>;
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				perf;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x1f 0x0 0x23 0x9d 0x23 0x95 0x23 0xa1 0x23 0xa3 0x23 0xa5 0x23 0x4 0x23 0x5 0x23 0x6>;
			lanes-per-direction = <0x2>;
			phandle = <0x9d>;
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			resets = <0x9c 0x0>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x9a 0x180f 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x3e>;
			status = "ok";
		};

		vote_lpass_audio_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x510>;
			qcom,codec-ext-clk-src = <0xb>;
		};

		vote_lpass_core_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x50f>;
			qcom,codec-ext-clk-src = <0x9>;
		};
	};

	sram@17D09400 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mmio-sram";
		phandle = <0x275>;
		ranges = <0x0 0x0 0x0 0x17d09400 0x0 0x400>;
		reg = <0x0 0x17d09400 0x0 0x400>;

		scp-shmem@0 {
			compatible = "arm,scp-shmem";
			phandle = <0x3c>;
			reg = <0x0 0x0 0x0 0x400>;
		};
	};
};
