Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jan 26 10:47:08 2025
| Host         : kry-atp running 64-bit unknown
| Command      : report_control_sets -verbose -file EncryptionEngineTop_control_sets_placed.rpt
| Design       : EncryptionEngineTop
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              31 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                 Enable Signal                |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | eth_iface/mosi_i_1_n_0                       |                                     |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | eth_iface/spi_chip_select_n_i_2_n_0          | eth_iface/spi_chip_select_n_i_1_n_0 |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG |                                              |                                     |                2 |              5 |         2.50 |
|  i_clk_IBUF_BUFG | eth_iface/initialization_progress[5]_i_1_n_0 |                                     |                2 |              6 |         3.00 |
|  i_clk_IBUF_BUFG | eth_iface/spi_clock_count                    | eth_iface/spi_chip_select_n_i_1_n_0 |                2 |              7 |         3.50 |
|  i_clk_IBUF_BUFG | eth_iface/data_read0                         |                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | eth_iface/current_instruction[21]_i_1_n_0    |                                     |                6 |             16 |         2.67 |
+------------------+----------------------------------------------+-------------------------------------+------------------+----------------+--------------+


