// Seed: 2107294569
module module_0 (
    output wand id_0,
    output supply1 id_1
    , id_11,
    output uwire id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    input supply1 id_7,
    output tri id_8,
    output uwire id_9
);
  assign id_8 = -1'b0 == id_3;
  assign id_5 = id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd58
) (
    input wand _id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output logic id_4
);
  always #1 begin : LABEL_0
    id_4 <= id_2;
    begin : LABEL_1
      #1;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  assign id_3 = 1 === id_2;
  logic id_6;
  initial begin : LABEL_2
    $signed(39);
    ;
    if (1) if (1) id_6[id_0] <= 1 ? 1 : "";
  end
endmodule
