// Seed: 131112004
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input supply0 id_7
);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input wor id_7
);
  wand id_9 = id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_9,
      id_4,
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16 = id_27;
  integer id_36;
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_7;
  assign id_3 = "";
  or primCall (id_2, id_7, id_5, id_1, id_4);
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_1,
      id_1,
      id_4,
      id_6,
      id_6,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_6,
      id_2,
      id_1,
      id_1,
      id_1
  );
  task id_8;
    id_9 : begin : LABEL_0
      id_5 <= id_7;
    end
  endtask
  wire id_10 = 1;
endmodule
