// Seed: 736783172
module module_0 ();
  wire id_2;
  reg id_3, id_4, id_5, id_6;
  wire id_7, id_8;
  final id_4 <= 1;
  always_ff if (1) $display;
  id_9(
      .id_0(1'b0), .id_1(1), .id_2(id_4), .id_3(id_6), .id_4(1), .id_5(id_5), .id_6(id_4)
  );
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wire id_2
);
  logic [7:0] id_4;
  always id_4[1][1 : 1] <= 1;
  if (1) begin
    assign id_1 = 1'd0;
  end else assign id_4 = id_4;
  module_0();
  wire id_5, id_6, id_7;
endmodule
