Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct  8 19:28:14 2018
| Host         : LAPTOP-07F69O5Q running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/Advios_timing_synth.rpt
| Design       : Advios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 2.411ns (54.302%)  route 2.029ns (45.698%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.973     0.973    grp_Advios_modulate_clock_fu_98/clk
                         FDRE                                         r  grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 r  grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]/Q
                         net (fo=2, unplaced)         0.322     1.635    grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]
                         LUT1 (Prop_lut1_I0_O)        0.295     1.930 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_37/O
                         net (fo=1, unplaced)         0.000     1.930    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_37_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.480 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.480    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.594 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.594    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.708 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     2.708    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.822 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.822    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.151 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_8/O[3]
                         net (fo=1, unplaced)         0.809     3.960    grp_Advios_modulate_clock_fu_98/clock_counter_V_assi_fu_97_p2[20]
                         LUT6 (Prop_lut6_I4_O)        0.307     4.267 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_10/O
                         net (fo=1, unplaced)         0.449     4.716    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_10_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.840 f  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_3/O
                         net (fo=1, unplaced)         0.449     5.289    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_3_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.413 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.413    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_1_n_0
                         FDRE                                         r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=40, unset)           0.924     8.924    grp_Advios_modulate_clock_fu_98/clk
                         FDRE                                         r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_D)       -0.064     8.825    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  3.412    




