

================================================================
== Vitis HLS Report for 'set_tile_Pipeline_copy_tile_loop'
================================================================
* Date:           Mon Sep  1 14:40:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  60.000 ns|  60.000 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_tile_loop  |       13|       13|        10|          1|          1|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tile_3_0 = alloca i32 1"   --->   Operation 14 'alloca' 'tile_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tile_2_0 = alloca i32 1"   --->   Operation 15 'alloca' 'tile_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile_1_0 = alloca i32 1"   --->   Operation 16 'alloca' 'tile_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tile_0_0 = alloca i32 1"   --->   Operation 17 'alloca' 'tile_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%used = alloca i32 1"   --->   Operation 18 'alloca' 'used' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%seen_y = alloca i32 1"   --->   Operation 19 'alloca' 'seen_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%seen_y_1 = alloca i32 1"   --->   Operation 20 'alloca' 'seen_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%seen_y_2 = alloca i32 1"   --->   Operation 21 'alloca' 'seen_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%seen_y_3 = alloca i32 1"   --->   Operation 22 'alloca' 'seen_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%seen_v = alloca i32 1"   --->   Operation 23 'alloca' 'seen_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%seen_v_4 = alloca i32 1"   --->   Operation 24 'alloca' 'seen_v_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%seen_v_5 = alloca i32 1"   --->   Operation 25 'alloca' 'seen_v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%seen_v_6 = alloca i32 1"   --->   Operation 26 'alloca' 'seen_v_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 29 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pointer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pointer"   --->   Operation 30 'read' 'pointer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx"   --->   Operation 31 'read' 'col_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val"   --->   Operation 32 'read' 'a_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%seen_v_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_reload"   --->   Operation 33 'read' 'seen_v_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%seen_v_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_1_reload"   --->   Operation 34 'read' 'seen_v_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%seen_v_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_2_reload"   --->   Operation 35 'read' 'seen_v_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%seen_v_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %seen_v_3_reload"   --->   Operation 36 'read' 'seen_v_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_1 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read3"   --->   Operation 37 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_2 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read2"   --->   Operation 38 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_3 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read1"   --->   Operation 39 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_4 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read"   --->   Operation 40 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_3_reload_read, i1 %seen_v_6"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_2_reload_read, i1 %seen_v_5"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_1_reload_read, i1 %seen_v_4"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 %seen_v_reload_read, i1 %seen_v"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %used"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i96 %p_read_4, i96 %tile_0_0"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln0 = store i96 %p_read_3, i96 %tile_1_0"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i96 %p_read_2, i96 %tile_2_0"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i96 %p_read_1, i96 %tile_3_0"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [src/spmm_device_fpga.cpp:45]   --->   Operation 52 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.49ns)   --->   "%icmp_ln43 = icmp_eq  i3 %i_4, i3 4" [src/spmm_device_fpga.cpp:43]   --->   Operation 53 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.57ns)   --->   "%add_ln43 = add i3 %i_4, i3 1" [src/spmm_device_fpga.cpp:43]   --->   Operation 54 'add' 'add_ln43' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.body4.split, void %for.end43.exitStub" [src/spmm_device_fpga.cpp:43]   --->   Operation 55 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [src/spmm_device_fpga.cpp:44]   --->   Operation 56 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/spmm_device_fpga.cpp:28]   --->   Operation 57 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i3 %i_4" [src/spmm_device_fpga.cpp:45]   --->   Operation 58 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %trunc_ln45" [src/spmm_device_fpga.cpp:45]   --->   Operation 59 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.88ns)   --->   "%idx = add i32 %zext_ln45, i32 %pointer_read" [src/spmm_device_fpga.cpp:45]   --->   Operation 60 'add' 'idx' <Predicate = (!icmp_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp_ult  i32 %idx, i32 %nnz_read" [src/spmm_device_fpga.cpp:46]   --->   Operation 61 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %if.else, void %for.body14" [src/spmm_device_fpga.cpp:46]   --->   Operation 62 'br' 'br_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.34ns)   --->   "%switch_ln74 = switch i2 %trunc_ln45, void %arrayidx391.case.3, i2 0, void %arrayidx391.case.0, i2 1, void %arrayidx391.case.1, i2 2, void %arrayidx391.case.2" [src/spmm_device_fpga.cpp:74]   --->   Operation 63 'switch' 'switch_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.34>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %idx, i2 0" [src/spmm_device_fpga.cpp:48]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:48]   --->   Operation 66 'zext' 'zext_ln48' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.14ns)   --->   "%add_ln48 = add i64 %zext_ln48, i64 %a_val_read" [src/spmm_device_fpga.cpp:48]   --->   Operation 67 'add' 'add_ln48' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln48, i32 2, i32 63" [src/spmm_device_fpga.cpp:48]   --->   Operation 68 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i62 %trunc_ln2" [src/spmm_device_fpga.cpp:48]   --->   Operation 69 'sext' 'sext_ln48' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln48" [src/spmm_device_fpga.cpp:48]   --->   Operation 70 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.14ns)   --->   "%add_ln49 = add i64 %zext_ln48, i64 %col_idx_read" [src/spmm_device_fpga.cpp:49]   --->   Operation 71 'add' 'add_ln49' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63" [src/spmm_device_fpga.cpp:49]   --->   Operation 72 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i62 %trunc_ln3" [src/spmm_device_fpga.cpp:49]   --->   Operation 73 'sext' 'sext_ln49' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln49" [src/spmm_device_fpga.cpp:49]   --->   Operation 74 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.34ns)   --->   "%switch_ln61 = switch i2 %trunc_ln45, void %arrayidx391.case.35, i2 0, void %arrayidx391.case.02, i2 1, void %arrayidx391.case.13, i2 2, void %arrayidx391.case.24" [src/spmm_device_fpga.cpp:61]   --->   Operation 75 'switch' 'switch_ln61' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.34>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln43 = store i3 %add_ln43, i3 %i" [src/spmm_device_fpga.cpp:43]   --->   Operation 76 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body4" [src/spmm_device_fpga.cpp:43]   --->   Operation 77 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 78 [7/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 78 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 79 [7/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 79 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 80 [6/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 80 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [6/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 81 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 82 [5/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 82 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 83 [5/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 83 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 84 [4/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 84 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 85 [4/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 85 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 86 [3/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 86 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [3/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 87 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 88 [2/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 88 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 89 [2/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 89 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 90 [1/7] (2.92ns)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src/spmm_device_fpga.cpp:48]   --->   Operation 90 'readreq' 'gmem2_load_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 91 [1/7] (2.92ns)   --->   "%y_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 91 'readreq' 'y_req' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 92 [1/1] (2.92ns)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr" [src/spmm_device_fpga.cpp:48]   --->   Operation 92 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 93 [1/1] (2.92ns)   --->   "%y = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [src/spmm_device_fpga.cpp:49]   --->   Operation 93 'read' 'y' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%used_2 = load i32 %used" [src/spmm_device_fpga.cpp:68]   --->   Operation 94 'load' 'used_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%seen_y_4 = load i32 %seen_y"   --->   Operation 95 'load' 'seen_y_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%seen_y_5 = load i32 %seen_y_1"   --->   Operation 96 'load' 'seen_y_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%seen_y_6 = load i32 %seen_y_2"   --->   Operation 97 'load' 'seen_y_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%seen_y_7 = load i32 %seen_y_3"   --->   Operation 98 'load' 'seen_y_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%seen_v_7 = load i1 %seen_v"   --->   Operation 99 'load' 'seen_v_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%seen_v_8 = load i1 %seen_v_4"   --->   Operation 100 'load' 'seen_v_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%seen_v_9 = load i1 %seen_v_5"   --->   Operation 101 'load' 'seen_v_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%seen_v_10 = load i1 %seen_v_6"   --->   Operation 102 'load' 'seen_v_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_2, i1 1" [src/spmm_device_fpga.cpp:74]   --->   Operation 104 'write' 'write_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx391.exit" [src/spmm_device_fpga.cpp:74]   --->   Operation 105 'br' 'br_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_1, i1 1" [src/spmm_device_fpga.cpp:74]   --->   Operation 106 'write' 'write_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx391.exit" [src/spmm_device_fpga.cpp:74]   --->   Operation 107 'br' 'br_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_0, i1 1" [src/spmm_device_fpga.cpp:74]   --->   Operation 108 'write' 'write_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx391.exit" [src/spmm_device_fpga.cpp:74]   --->   Operation 109 'br' 'br_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_3, i1 1" [src/spmm_device_fpga.cpp:74]   --->   Operation 110 'write' 'write_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln74 = br void %arrayidx391.exit" [src/spmm_device_fpga.cpp:74]   --->   Operation 111 'br' 'br_ln74' <Predicate = (!icmp_ln43 & !icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp_eq  i32 %seen_y_4, i32 %y" [src/spmm_device_fpga.cpp:57]   --->   Operation 112 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%dup = and i1 %seen_v_7, i1 %icmp_ln57" [src/spmm_device_fpga.cpp:57]   --->   Operation 113 'and' 'dup' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.85ns)   --->   "%icmp_ln57_1 = icmp_eq  i32 %seen_y_5, i32 %y" [src/spmm_device_fpga.cpp:57]   --->   Operation 114 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%and_ln57 = and i1 %seen_v_8, i1 %icmp_ln57_1" [src/spmm_device_fpga.cpp:57]   --->   Operation 115 'and' 'and_ln57' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.85ns)   --->   "%icmp_ln57_2 = icmp_eq  i32 %seen_y_6, i32 %y" [src/spmm_device_fpga.cpp:57]   --->   Operation 116 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%and_ln57_1 = and i1 %seen_v_9, i1 %icmp_ln57_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 117 'and' 'and_ln57_1' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln57_3 = icmp_eq  i32 %seen_y_7, i32 %y" [src/spmm_device_fpga.cpp:57]   --->   Operation 118 'icmp' 'icmp_ln57_3' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%and_ln57_2 = and i1 %seen_v_10, i1 %icmp_ln57_3" [src/spmm_device_fpga.cpp:57]   --->   Operation 119 'and' 'and_ln57_2' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln57 = or i1 %and_ln57, i1 %and_ln57_1" [src/spmm_device_fpga.cpp:57]   --->   Operation 120 'or' 'or_ln57' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node dup_1)   --->   "%or_ln57_1 = or i1 %dup, i1 %and_ln57_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 121 'or' 'or_ln57_1' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%dup_1 = or i1 %or_ln57_1, i1 %or_ln57" [src/spmm_device_fpga.cpp:57]   --->   Operation 122 'or' 'dup_1' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tile_2_0_load_1 = load i96 %tile_2_0" [src/spmm_device_fpga.cpp:61]   --->   Operation 123 'load' 'tile_2_0_load_1' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tile_2_0_load_1, i32 32, i32 63" [src/spmm_device_fpga.cpp:61]   --->   Operation 124 'partselect' 'tmp_3' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln62_3 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %y, i32 %tmp_3, i32 %gmem2_addr_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 125 'bitconcatenate' 'or_ln62_3' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_2, i1 %dup_1" [src/spmm_device_fpga.cpp:63]   --->   Operation 126 'write' 'write_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln63 = store i96 %or_ln62_3, i96 %tile_2_0" [src/spmm_device_fpga.cpp:63]   --->   Operation 127 'store' 'store_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.38>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx391.exit1" [src/spmm_device_fpga.cpp:63]   --->   Operation 128 'br' 'br_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 2)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tile_1_0_load_1 = load i96 %tile_1_0" [src/spmm_device_fpga.cpp:61]   --->   Operation 129 'load' 'tile_1_0_load_1' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tile_1_0_load_1, i32 32, i32 63" [src/spmm_device_fpga.cpp:61]   --->   Operation 130 'partselect' 'tmp_2' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln62_2 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %y, i32 %tmp_2, i32 %gmem2_addr_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 131 'bitconcatenate' 'or_ln62_2' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_1, i1 %dup_1" [src/spmm_device_fpga.cpp:63]   --->   Operation 132 'write' 'write_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln63 = store i96 %or_ln62_2, i96 %tile_1_0" [src/spmm_device_fpga.cpp:63]   --->   Operation 133 'store' 'store_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.38>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx391.exit1" [src/spmm_device_fpga.cpp:63]   --->   Operation 134 'br' 'br_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tile_0_0_load_1 = load i96 %tile_0_0" [src/spmm_device_fpga.cpp:61]   --->   Operation 135 'load' 'tile_0_0_load_1' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tile_0_0_load_1, i32 32, i32 63" [src/spmm_device_fpga.cpp:61]   --->   Operation 136 'partselect' 'tmp_1' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln62_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %y, i32 %tmp_1, i32 %gmem2_addr_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 137 'bitconcatenate' 'or_ln62_1' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_0, i1 %dup_1" [src/spmm_device_fpga.cpp:63]   --->   Operation 138 'write' 'write_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln63 = store i96 %or_ln62_1, i96 %tile_0_0" [src/spmm_device_fpga.cpp:63]   --->   Operation 139 'store' 'store_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.38>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx391.exit1" [src/spmm_device_fpga.cpp:63]   --->   Operation 140 'br' 'br_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 0)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tile_3_0_load_1 = load i96 %tile_3_0" [src/spmm_device_fpga.cpp:61]   --->   Operation 141 'load' 'tile_3_0_load_1' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tile_3_0_load_1, i32 32, i32 63" [src/spmm_device_fpga.cpp:61]   --->   Operation 142 'partselect' 'tmp' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %y, i32 %tmp, i32 %gmem2_addr_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 143 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tile_ref_3, i1 %dup_1" [src/spmm_device_fpga.cpp:63]   --->   Operation 144 'write' 'write_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln63 = store i96 %or_ln, i96 %tile_3_0" [src/spmm_device_fpga.cpp:63]   --->   Operation 145 'store' 'store_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.38>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx391.exit1" [src/spmm_device_fpga.cpp:63]   --->   Operation 146 'br' 'br_ln63' <Predicate = (!icmp_ln43 & icmp_ln46 & trunc_ln45 == 3)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %dup_1, i1 1" [src/spmm_device_fpga.cpp:67]   --->   Operation 147 'xor' 'xor_ln67' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %used_2, i32 2, i32 31" [src/spmm_device_fpga.cpp:67]   --->   Operation 148 'partselect' 'tmp_4' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.83ns)   --->   "%icmp_ln67 = icmp_slt  i30 %tmp_4, i30 1" [src/spmm_device_fpga.cpp:67]   --->   Operation 149 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %icmp_ln67, i1 %xor_ln67" [src/spmm_device_fpga.cpp:67]   --->   Operation 150 'and' 'and_ln67' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln67, void %for.inc41, void %if.then32_ifconv" [src/spmm_device_fpga.cpp:67]   --->   Operation 151 'br' 'br_ln67' <Predicate = (!icmp_ln43 & icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %used_2" [src/spmm_device_fpga.cpp:68]   --->   Operation 152 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.34ns)   --->   "%icmp_ln68 = icmp_eq  i2 %trunc_ln68, i2 0" [src/spmm_device_fpga.cpp:68]   --->   Operation 153 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.22ns)   --->   "%seen_y_9 = select i1 %icmp_ln68, i32 %y, i32 %seen_y_4" [src/spmm_device_fpga.cpp:68]   --->   Operation 154 'select' 'seen_y_9' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.34ns)   --->   "%icmp_ln68_1 = icmp_eq  i2 %trunc_ln68, i2 1" [src/spmm_device_fpga.cpp:68]   --->   Operation 155 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.22ns)   --->   "%seen_y_10 = select i1 %icmp_ln68_1, i32 %y, i32 %seen_y_5" [src/spmm_device_fpga.cpp:68]   --->   Operation 156 'select' 'seen_y_10' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.34ns)   --->   "%icmp_ln68_2 = icmp_eq  i2 %trunc_ln68, i2 2" [src/spmm_device_fpga.cpp:68]   --->   Operation 157 'icmp' 'icmp_ln68_2' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.22ns)   --->   "%seen_y_11 = select i1 %icmp_ln68_2, i32 %y, i32 %seen_y_6" [src/spmm_device_fpga.cpp:68]   --->   Operation 158 'select' 'seen_y_11' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln68_1)   --->   "%or_ln68 = or i1 %icmp_ln68_2, i1 %icmp_ln68_1" [src/spmm_device_fpga.cpp:68]   --->   Operation 159 'or' 'or_ln68' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln68_1 = or i1 %or_ln68, i1 %icmp_ln68" [src/spmm_device_fpga.cpp:68]   --->   Operation 160 'or' 'or_ln68_1' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.22ns)   --->   "%seen_y_12 = select i1 %or_ln68_1, i32 %seen_y_7, i32 %y" [src/spmm_device_fpga.cpp:68]   --->   Operation 161 'select' 'seen_y_12' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node seen_v_14)   --->   "%xor_ln68 = xor i1 %or_ln68_1, i1 1" [src/spmm_device_fpga.cpp:68]   --->   Operation 162 'xor' 'xor_ln68' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.12ns) (out node of the LUT)   --->   "%seen_v_14 = or i1 %seen_v_10, i1 %xor_ln68" [src/spmm_device_fpga.cpp:68]   --->   Operation 163 'or' 'seen_v_14' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.12ns)   --->   "%seen_v_13 = or i1 %icmp_ln68_2, i1 %seen_v_9" [src/spmm_device_fpga.cpp:68]   --->   Operation 164 'or' 'seen_v_13' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.12ns)   --->   "%seen_v_12 = or i1 %icmp_ln68_1, i1 %seen_v_8" [src/spmm_device_fpga.cpp:68]   --->   Operation 165 'or' 'seen_v_12' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.12ns)   --->   "%seen_v_11 = or i1 %icmp_ln68, i1 %seen_v_7" [src/spmm_device_fpga.cpp:68]   --->   Operation 166 'or' 'seen_v_11' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.88ns)   --->   "%used_3 = add i32 %used_2, i32 1" [src/spmm_device_fpga.cpp:70]   --->   Operation 167 'add' 'used_3' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.38ns)   --->   "%store_ln71 = store i1 %seen_v_14, i1 %seen_v_6" [src/spmm_device_fpga.cpp:71]   --->   Operation 168 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.38>
ST_10 : Operation 169 [1/1] (0.38ns)   --->   "%store_ln71 = store i1 %seen_v_13, i1 %seen_v_5" [src/spmm_device_fpga.cpp:71]   --->   Operation 169 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.38>
ST_10 : Operation 170 [1/1] (0.38ns)   --->   "%store_ln71 = store i1 %seen_v_12, i1 %seen_v_4" [src/spmm_device_fpga.cpp:71]   --->   Operation 170 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.38>
ST_10 : Operation 171 [1/1] (0.38ns)   --->   "%store_ln71 = store i1 %seen_v_11, i1 %seen_v" [src/spmm_device_fpga.cpp:71]   --->   Operation 171 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.38>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln71 = store i32 %seen_y_12, i32 %seen_y_3" [src/spmm_device_fpga.cpp:71]   --->   Operation 172 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln71 = store i32 %seen_y_11, i32 %seen_y_2" [src/spmm_device_fpga.cpp:71]   --->   Operation 173 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln71 = store i32 %seen_y_10, i32 %seen_y_1" [src/spmm_device_fpga.cpp:71]   --->   Operation 174 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln71 = store i32 %seen_y_9, i32 %seen_y" [src/spmm_device_fpga.cpp:71]   --->   Operation 175 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.38ns)   --->   "%store_ln71 = store i32 %used_3, i32 %used" [src/spmm_device_fpga.cpp:71]   --->   Operation 176 'store' 'store_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.38>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc41" [src/spmm_device_fpga.cpp:71]   --->   Operation 177 'br' 'br_ln71' <Predicate = (!icmp_ln43 & icmp_ln46 & and_ln67)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%tile_3_0_load = load i96 %tile_3_0"   --->   Operation 178 'load' 'tile_3_0_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%tile_2_0_load = load i96 %tile_2_0"   --->   Operation 179 'load' 'tile_2_0_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tile_1_0_load = load i96 %tile_1_0"   --->   Operation 180 'load' 'tile_1_0_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%tile_0_0_load = load i96 %tile_0_0"   --->   Operation 181 'load' 'tile_0_0_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i96P0A, i96 %tile_0_0_out, i96 %tile_0_0_load"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i96P0A, i96 %tile_1_0_out, i96 %tile_1_0_load"   --->   Operation 183 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i96P0A, i96 %tile_2_0_out, i96 %tile_2_0_load"   --->   Operation 184 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i96P0A, i96 %tile_3_0_out, i96 %tile_3_0_load"   --->   Operation 185 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 186 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seen_v_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_ref_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ col_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tile_ref_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_2_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_3_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 01000000000]
tile_3_0             (alloca           ) [ 01111111111]
tile_2_0             (alloca           ) [ 01111111111]
tile_1_0             (alloca           ) [ 01111111111]
tile_0_0             (alloca           ) [ 01111111111]
used                 (alloca           ) [ 01111111111]
seen_y               (alloca           ) [ 01111111111]
seen_y_1             (alloca           ) [ 01111111111]
seen_y_2             (alloca           ) [ 01111111111]
seen_y_3             (alloca           ) [ 01111111111]
seen_v               (alloca           ) [ 01111111111]
seen_v_4             (alloca           ) [ 01111111111]
seen_v_5             (alloca           ) [ 01111111111]
seen_v_6             (alloca           ) [ 01111111111]
specinterface_ln0    (specinterface    ) [ 00000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
nnz_read             (read             ) [ 00000000000]
pointer_read         (read             ) [ 00000000000]
col_idx_read         (read             ) [ 00000000000]
a_val_read           (read             ) [ 00000000000]
seen_v_reload_read   (read             ) [ 00000000000]
seen_v_1_reload_read (read             ) [ 00000000000]
seen_v_2_reload_read (read             ) [ 00000000000]
seen_v_3_reload_read (read             ) [ 00000000000]
p_read_1             (read             ) [ 00000000000]
p_read_2             (read             ) [ 00000000000]
p_read_3             (read             ) [ 00000000000]
p_read_4             (read             ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
i_4                  (load             ) [ 00000000000]
icmp_ln43            (icmp             ) [ 01111111111]
add_ln43             (add              ) [ 00000000000]
br_ln43              (br               ) [ 00000000000]
specpipeline_ln44    (specpipeline     ) [ 00000000000]
specloopname_ln28    (specloopname     ) [ 00000000000]
trunc_ln45           (trunc            ) [ 01111111111]
zext_ln45            (zext             ) [ 00000000000]
idx                  (add              ) [ 00000000000]
icmp_ln46            (icmp             ) [ 01111111111]
br_ln46              (br               ) [ 00000000000]
switch_ln74          (switch           ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
shl_ln               (bitconcatenate   ) [ 00000000000]
zext_ln48            (zext             ) [ 00000000000]
add_ln48             (add              ) [ 00000000000]
trunc_ln2            (partselect       ) [ 00000000000]
sext_ln48            (sext             ) [ 00000000000]
gmem2_addr           (getelementptr    ) [ 01111111110]
add_ln49             (add              ) [ 00000000000]
trunc_ln3            (partselect       ) [ 00000000000]
sext_ln49            (sext             ) [ 00000000000]
gmem1_addr           (getelementptr    ) [ 01111111110]
switch_ln61          (switch           ) [ 00000000000]
store_ln43           (store            ) [ 00000000000]
br_ln43              (br               ) [ 00000000000]
gmem2_load_req       (readreq          ) [ 00000000000]
y_req                (readreq          ) [ 00000000000]
gmem2_addr_read      (read             ) [ 01000000001]
y                    (read             ) [ 01000000001]
used_2               (load             ) [ 00000000000]
seen_y_4             (load             ) [ 00000000000]
seen_y_5             (load             ) [ 00000000000]
seen_y_6             (load             ) [ 00000000000]
seen_y_7             (load             ) [ 00000000000]
seen_v_7             (load             ) [ 00000000000]
seen_v_8             (load             ) [ 00000000000]
seen_v_9             (load             ) [ 00000000000]
seen_v_10            (load             ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
write_ln74           (write            ) [ 00000000000]
br_ln74              (br               ) [ 00000000000]
write_ln74           (write            ) [ 00000000000]
br_ln74              (br               ) [ 00000000000]
write_ln74           (write            ) [ 00000000000]
br_ln74              (br               ) [ 00000000000]
write_ln74           (write            ) [ 00000000000]
br_ln74              (br               ) [ 00000000000]
icmp_ln57            (icmp             ) [ 00000000000]
dup                  (and              ) [ 00000000000]
icmp_ln57_1          (icmp             ) [ 00000000000]
and_ln57             (and              ) [ 00000000000]
icmp_ln57_2          (icmp             ) [ 00000000000]
and_ln57_1           (and              ) [ 00000000000]
icmp_ln57_3          (icmp             ) [ 00000000000]
and_ln57_2           (and              ) [ 00000000000]
or_ln57              (or               ) [ 00000000000]
or_ln57_1            (or               ) [ 00000000000]
dup_1                (or               ) [ 00000000000]
tile_2_0_load_1      (load             ) [ 00000000000]
tmp_3                (partselect       ) [ 00000000000]
or_ln62_3            (bitconcatenate   ) [ 00000000000]
write_ln63           (write            ) [ 00000000000]
store_ln63           (store            ) [ 00000000000]
br_ln63              (br               ) [ 00000000000]
tile_1_0_load_1      (load             ) [ 00000000000]
tmp_2                (partselect       ) [ 00000000000]
or_ln62_2            (bitconcatenate   ) [ 00000000000]
write_ln63           (write            ) [ 00000000000]
store_ln63           (store            ) [ 00000000000]
br_ln63              (br               ) [ 00000000000]
tile_0_0_load_1      (load             ) [ 00000000000]
tmp_1                (partselect       ) [ 00000000000]
or_ln62_1            (bitconcatenate   ) [ 00000000000]
write_ln63           (write            ) [ 00000000000]
store_ln63           (store            ) [ 00000000000]
br_ln63              (br               ) [ 00000000000]
tile_3_0_load_1      (load             ) [ 00000000000]
tmp                  (partselect       ) [ 00000000000]
or_ln                (bitconcatenate   ) [ 00000000000]
write_ln63           (write            ) [ 00000000000]
store_ln63           (store            ) [ 00000000000]
br_ln63              (br               ) [ 00000000000]
xor_ln67             (xor              ) [ 00000000000]
tmp_4                (partselect       ) [ 00000000000]
icmp_ln67            (icmp             ) [ 00000000000]
and_ln67             (and              ) [ 01000000001]
br_ln67              (br               ) [ 00000000000]
trunc_ln68           (trunc            ) [ 00000000000]
icmp_ln68            (icmp             ) [ 00000000000]
seen_y_9             (select           ) [ 00000000000]
icmp_ln68_1          (icmp             ) [ 00000000000]
seen_y_10            (select           ) [ 00000000000]
icmp_ln68_2          (icmp             ) [ 00000000000]
seen_y_11            (select           ) [ 00000000000]
or_ln68              (or               ) [ 00000000000]
or_ln68_1            (or               ) [ 00000000000]
seen_y_12            (select           ) [ 00000000000]
xor_ln68             (xor              ) [ 00000000000]
seen_v_14            (or               ) [ 00000000000]
seen_v_13            (or               ) [ 00000000000]
seen_v_12            (or               ) [ 00000000000]
seen_v_11            (or               ) [ 00000000000]
used_3               (add              ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
store_ln71           (store            ) [ 00000000000]
br_ln71              (br               ) [ 00000000000]
tile_3_0_load        (load             ) [ 00000000000]
tile_2_0_load        (load             ) [ 00000000000]
tile_1_0_load        (load             ) [ 00000000000]
tile_0_0_load        (load             ) [ 00000000000]
write_ln0            (write            ) [ 00000000000]
write_ln0            (write            ) [ 00000000000]
write_ln0            (write            ) [ 00000000000]
write_ln0            (write            ) [ 00000000000]
ret_ln0              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="seen_v_3_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_3_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="seen_v_2_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_2_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="seen_v_1_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_1_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="seen_v_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seen_v_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tile_ref_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="col_idx">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_idx"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tile_ref_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tile_ref_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tile_ref_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pointer">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointer"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="nnz">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tile_0_0_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tile_1_0_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tile_2_0_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_2_0_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tile_3_0_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_3_0_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tile_3_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_3_0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tile_2_0_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_2_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tile_1_0_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_1_0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tile_0_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_0_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="used_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="used/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="seen_y_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="seen_y_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="seen_y_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="seen_y_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_y_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="seen_v_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="seen_v_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="seen_v_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="seen_v_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="nnz_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pointer_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pointer_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="col_idx_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_idx_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a_val_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_val_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="seen_v_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="seen_v_1_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_1_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="seen_v_2_reload_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_2_reload_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="seen_v_3_reload_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seen_v_3_reload_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read_1_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="96" slack="0"/>
<pin id="230" dir="0" index="1" bw="96" slack="0"/>
<pin id="231" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read_2_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="96" slack="0"/>
<pin id="236" dir="0" index="1" bw="96" slack="0"/>
<pin id="237" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_read_3_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="96" slack="0"/>
<pin id="242" dir="0" index="1" bw="96" slack="0"/>
<pin id="243" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_read_4_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="96" slack="0"/>
<pin id="248" dir="0" index="1" bw="96" slack="0"/>
<pin id="249" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_readreq_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_readreq_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="y_req/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="gmem2_addr_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="8"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="y_read_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="8"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 write_ln63/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 write_ln63/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 write_ln63/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 write_ln63/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="write_ln0_write_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="96" slack="0"/>
<pin id="311" dir="0" index="2" bw="96" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln0_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="96" slack="0"/>
<pin id="318" dir="0" index="2" bw="96" slack="0"/>
<pin id="319" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="write_ln0_write_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="96" slack="0"/>
<pin id="325" dir="0" index="2" bw="96" slack="0"/>
<pin id="326" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="write_ln0_write_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="96" slack="0"/>
<pin id="332" dir="0" index="2" bw="96" slack="0"/>
<pin id="333" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln0_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln0_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln0_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="96" slack="0"/>
<pin id="363" dir="0" index="1" bw="96" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln0_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="96" slack="0"/>
<pin id="368" dir="0" index="1" bw="96" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln0_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="96" slack="0"/>
<pin id="373" dir="0" index="1" bw="96" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln0_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="96" slack="0"/>
<pin id="378" dir="0" index="1" bw="96" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln0_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_4_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln43_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln43_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln45_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln45_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="idx_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln46_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="shl_ln_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="34" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln48_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln48_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="34" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="62" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln48_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="62" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="gmem2_addr_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="62" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln49_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="34" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="62" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln49_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="62" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="gmem1_addr_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="62" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln43_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="used_2_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="9"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="used_2/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="seen_y_4_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="9"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_4/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="seen_y_5_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="9"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_5/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="seen_y_6_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="9"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_6/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="seen_y_7_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="9"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_y_7/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="seen_v_7_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="9"/>
<pin id="507" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_7/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="seen_v_8_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="9"/>
<pin id="510" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_8/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="seen_v_9_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="9"/>
<pin id="513" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_9/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="seen_v_10_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="9"/>
<pin id="516" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_10/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln57_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="dup_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="dup/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln57_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_1/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln57_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln57_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_2/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln57_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_1/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln57_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_3/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln57_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_2/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln57_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln57_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_1/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="dup_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="dup_1/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tile_2_0_load_1_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="96" slack="9"/>
<pin id="585" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_2_0_load_1/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="96" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln62_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="96" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="0" index="2" bw="32" slack="0"/>
<pin id="600" dir="0" index="3" bw="32" slack="1"/>
<pin id="601" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln62_3/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln63_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="96" slack="0"/>
<pin id="606" dir="0" index="1" bw="96" slack="9"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tile_1_0_load_1_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="96" slack="9"/>
<pin id="611" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_1_0_load_1/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="96" slack="0"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="0" index="3" bw="7" slack="0"/>
<pin id="617" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln62_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="96" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="0" index="3" bw="32" slack="1"/>
<pin id="627" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln62_2/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln63_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="96" slack="0"/>
<pin id="632" dir="0" index="1" bw="96" slack="9"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tile_0_0_load_1_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="96" slack="9"/>
<pin id="637" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_0_0_load_1/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="96" slack="0"/>
<pin id="641" dir="0" index="2" bw="7" slack="0"/>
<pin id="642" dir="0" index="3" bw="7" slack="0"/>
<pin id="643" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_ln62_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="96" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="0" index="2" bw="32" slack="0"/>
<pin id="652" dir="0" index="3" bw="32" slack="1"/>
<pin id="653" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln62_1/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln63_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="96" slack="0"/>
<pin id="658" dir="0" index="1" bw="96" slack="9"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tile_3_0_load_1_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="96" slack="9"/>
<pin id="663" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_3_0_load_1/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="96" slack="0"/>
<pin id="667" dir="0" index="2" bw="7" slack="0"/>
<pin id="668" dir="0" index="3" bw="7" slack="0"/>
<pin id="669" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_ln_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="96" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="0" index="3" bw="32" slack="1"/>
<pin id="679" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln63_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="96" slack="0"/>
<pin id="684" dir="0" index="1" bw="96" slack="9"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="xor_ln67_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="30" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln67_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="30" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="and_ln67_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln68_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln68_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="seen_y_9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="1"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_9/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln68_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="seen_y_10_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="0" index="2" bw="32" slack="0"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_10/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln68_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="0"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_2/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="seen_y_11_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="1"/>
<pin id="754" dir="0" index="2" bw="32" slack="0"/>
<pin id="755" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_11/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="or_ln68_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="or_ln68_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_1/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="seen_y_12_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="0" index="2" bw="32" slack="1"/>
<pin id="774" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="seen_y_12/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="xor_ln68_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="seen_v_14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_14/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="seen_v_13_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_13/10 "/>
</bind>
</comp>

<comp id="795" class="1004" name="seen_v_12_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_12/10 "/>
</bind>
</comp>

<comp id="801" class="1004" name="seen_v_11_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="seen_v_11/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="used_3_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="used_3/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="store_ln71_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="9"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln71_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="9"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="store_ln71_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="9"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln71_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="9"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln71_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="9"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="store_ln71_store_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="9"/>
<pin id="841" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="843" class="1004" name="store_ln71_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="9"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln71_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="9"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln71_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="9"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tile_3_0_load_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="96" slack="9"/>
<pin id="860" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_3_0_load/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tile_2_0_load_load_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="96" slack="9"/>
<pin id="864" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_2_0_load/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tile_1_0_load_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="96" slack="9"/>
<pin id="868" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_1_0_load/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tile_0_0_load_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="96" slack="9"/>
<pin id="872" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_0_0_load/10 "/>
</bind>
</comp>

<comp id="874" class="1005" name="i_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="881" class="1005" name="tile_3_0_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="96" slack="0"/>
<pin id="883" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="tile_3_0 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tile_2_0_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="96" slack="0"/>
<pin id="891" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="tile_2_0 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tile_1_0_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="96" slack="0"/>
<pin id="899" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="tile_1_0 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tile_0_0_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="96" slack="0"/>
<pin id="907" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="tile_0_0 "/>
</bind>
</comp>

<comp id="913" class="1005" name="used_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="used "/>
</bind>
</comp>

<comp id="920" class="1005" name="seen_y_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="9"/>
<pin id="922" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y "/>
</bind>
</comp>

<comp id="926" class="1005" name="seen_y_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="9"/>
<pin id="928" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="seen_y_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="9"/>
<pin id="934" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="seen_y_3_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="9"/>
<pin id="940" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="seen_y_3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="seen_v_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v "/>
</bind>
</comp>

<comp id="951" class="1005" name="seen_v_4_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_4 "/>
</bind>
</comp>

<comp id="958" class="1005" name="seen_v_5_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_5 "/>
</bind>
</comp>

<comp id="965" class="1005" name="seen_v_6_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_6 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln43_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="976" class="1005" name="trunc_ln45_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="2" slack="9"/>
<pin id="978" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln46_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="984" class="1005" name="gmem2_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="990" class="1005" name="gmem1_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="gmem2_addr_read_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

<comp id="1004" class="1005" name="y_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="98" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="100" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="100" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="106" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="108" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="106" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="108" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="106" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="108" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="106" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="108" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="122" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="122" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="122" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="122" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="222" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="216" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="210" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="204" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="246" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="240" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="234" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="228" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="72" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="386" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="186" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="180" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="90" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="409" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="84" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="198" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="94" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="439" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="429" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="192" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="92" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="94" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="96" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="465" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="24" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="395" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="521"><net_src comp="493" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="505" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="496" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="508" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="499" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="511" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="502" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="514" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="533" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="544" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="522" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="555" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="561" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="573" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="580"><net_src comp="573" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="581"><net_src comp="573" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="592"><net_src comp="110" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="112" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="114" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="586" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="618"><net_src comp="110" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="112" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="628"><net_src comp="114" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="612" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="644"><net_src comp="110" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="635" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="112" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="96" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="654"><net_src comp="114" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="638" pin="4"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="648" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="670"><net_src comp="110" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="112" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="96" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="114" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="664" pin="4"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="573" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="108" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="116" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="490" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="118" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="707"><net_src comp="693" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="120" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="687" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="490" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="84" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="493" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="715" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="86" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="496" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="715" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="499" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="745" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="732" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="719" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="502" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="764" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="108" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="514" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="745" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="511" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="732" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="508" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="719" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="505" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="490" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="44" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="783" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="789" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="795" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="801" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="770" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="751" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="738" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="725" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="807" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="858" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="865"><net_src comp="862" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="869"><net_src comp="866" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="873"><net_src comp="870" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="877"><net_src comp="124" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="884"><net_src comp="128" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="888"><net_src comp="881" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="892"><net_src comp="132" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="900"><net_src comp="136" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="908"><net_src comp="140" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="912"><net_src comp="905" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="916"><net_src comp="144" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="923"><net_src comp="148" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="929"><net_src comp="152" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="935"><net_src comp="156" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="941"><net_src comp="160" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="947"><net_src comp="164" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="954"><net_src comp="168" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="961"><net_src comp="172" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="968"><net_src comp="176" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="975"><net_src comp="389" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="401" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="415" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="453" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="993"><net_src comp="479" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="999"><net_src comp="266" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="596" pin=3"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="622" pin=3"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="648" pin=3"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="674" pin=3"/></net>

<net id="1007"><net_src comp="271" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1014"><net_src comp="1004" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1015"><net_src comp="1004" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1016"><net_src comp="1004" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1017"><net_src comp="1004" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1018"><net_src comp="1004" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1019"><net_src comp="1004" pin="1"/><net_sink comp="770" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tile_ref_0 | {10 }
	Port: tile_ref_3 | {10 }
	Port: tile_ref_2 | {10 }
	Port: tile_ref_1 | {10 }
	Port: tile_0_0_out | {10 }
	Port: tile_1_0_out | {10 }
	Port: tile_2_0_out | {10 }
	Port: tile_3_0_out | {10 }
 - Input state : 
	Port: set_tile_Pipeline_copy_tile_loop : p_read | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : p_read1 | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : p_read2 | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : p_read3 | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : seen_v_3_reload | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : seen_v_2_reload | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : seen_v_1_reload | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : seen_v_reload | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : a_val | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : gmem2 | {2 3 4 5 6 7 8 9 }
	Port: set_tile_Pipeline_copy_tile_loop : col_idx | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : gmem1 | {2 3 4 5 6 7 8 9 }
	Port: set_tile_Pipeline_copy_tile_loop : pointer | {1 }
	Port: set_tile_Pipeline_copy_tile_loop : nnz | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		trunc_ln45 : 2
		zext_ln45 : 3
		idx : 4
		icmp_ln46 : 5
		br_ln46 : 6
		switch_ln74 : 3
		shl_ln : 5
		zext_ln48 : 6
		add_ln48 : 7
		trunc_ln2 : 8
		sext_ln48 : 9
		gmem2_addr : 10
		add_ln49 : 7
		trunc_ln3 : 8
		sext_ln49 : 9
		gmem1_addr : 10
		switch_ln61 : 3
		store_ln43 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln57 : 1
		dup : 2
		icmp_ln57_1 : 1
		and_ln57 : 2
		icmp_ln57_2 : 1
		and_ln57_1 : 2
		icmp_ln57_3 : 1
		and_ln57_2 : 2
		or_ln57 : 2
		or_ln57_1 : 2
		dup_1 : 2
		tmp_3 : 1
		or_ln62_3 : 2
		write_ln63 : 2
		store_ln63 : 3
		tmp_2 : 1
		or_ln62_2 : 2
		write_ln63 : 2
		store_ln63 : 3
		tmp_1 : 1
		or_ln62_1 : 2
		write_ln63 : 2
		store_ln63 : 3
		tmp : 1
		or_ln : 2
		write_ln63 : 2
		store_ln63 : 3
		xor_ln67 : 2
		tmp_4 : 1
		icmp_ln67 : 2
		and_ln67 : 2
		br_ln67 : 2
		trunc_ln68 : 1
		icmp_ln68 : 2
		seen_y_9 : 3
		icmp_ln68_1 : 2
		seen_y_10 : 3
		icmp_ln68_2 : 2
		seen_y_11 : 3
		or_ln68 : 3
		or_ln68_1 : 3
		seen_y_12 : 3
		xor_ln68 : 3
		seen_v_14 : 3
		seen_v_13 : 3
		seen_v_12 : 3
		seen_v_11 : 3
		used_3 : 1
		store_ln71 : 3
		store_ln71 : 3
		store_ln71 : 3
		store_ln71 : 3
		store_ln71 : 4
		store_ln71 : 4
		store_ln71 : 4
		store_ln71 : 4
		store_ln71 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          add_ln43_fu_395         |    0    |    10   |
|          |            idx_fu_409            |    0    |    39   |
|    add   |          add_ln48_fu_433         |    0    |    71   |
|          |          add_ln49_fu_459         |    0    |    71   |
|          |           used_3_fu_807          |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln43_fu_389         |    0    |    8    |
|          |         icmp_ln46_fu_415         |    0    |    20   |
|          |         icmp_ln57_fu_517         |    0    |    20   |
|          |        icmp_ln57_1_fu_528        |    0    |    20   |
|   icmp   |        icmp_ln57_2_fu_539        |    0    |    20   |
|          |        icmp_ln57_3_fu_550        |    0    |    20   |
|          |         icmp_ln67_fu_703         |    0    |    19   |
|          |         icmp_ln68_fu_719         |    0    |    8    |
|          |        icmp_ln68_1_fu_732        |    0    |    8    |
|          |        icmp_ln68_2_fu_745        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |          seen_y_9_fu_725         |    0    |    32   |
|  select  |         seen_y_10_fu_738         |    0    |    32   |
|          |         seen_y_11_fu_751         |    0    |    32   |
|          |         seen_y_12_fu_770         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |          or_ln57_fu_561          |    0    |    2    |
|          |         or_ln57_1_fu_567         |    0    |    2    |
|          |           dup_1_fu_573           |    0    |    2    |
|          |          or_ln68_fu_758          |    0    |    2    |
|    or    |         or_ln68_1_fu_764         |    0    |    2    |
|          |         seen_v_14_fu_783         |    0    |    2    |
|          |         seen_v_13_fu_789         |    0    |    2    |
|          |         seen_v_12_fu_795         |    0    |    2    |
|          |         seen_v_11_fu_801         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |            dup_fu_522            |    0    |    2    |
|          |          and_ln57_fu_533         |    0    |    2    |
|    and   |         and_ln57_1_fu_544        |    0    |    2    |
|          |         and_ln57_2_fu_555        |    0    |    2    |
|          |          and_ln67_fu_709         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |          xor_ln67_fu_687         |    0    |    2    |
|          |          xor_ln68_fu_777         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |       nnz_read_read_fu_180       |    0    |    0    |
|          |     pointer_read_read_fu_186     |    0    |    0    |
|          |     col_idx_read_read_fu_192     |    0    |    0    |
|          |      a_val_read_read_fu_198      |    0    |    0    |
|          |  seen_v_reload_read_read_fu_204  |    0    |    0    |
|          | seen_v_1_reload_read_read_fu_210 |    0    |    0    |
|   read   | seen_v_2_reload_read_read_fu_216 |    0    |    0    |
|          | seen_v_3_reload_read_read_fu_222 |    0    |    0    |
|          |       p_read_1_read_fu_228       |    0    |    0    |
|          |       p_read_2_read_fu_234       |    0    |    0    |
|          |       p_read_3_read_fu_240       |    0    |    0    |
|          |       p_read_4_read_fu_246       |    0    |    0    |
|          |    gmem2_addr_read_read_fu_266   |    0    |    0    |
|          |           y_read_fu_271          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_252        |    0    |    0    |
|          |        grp_readreq_fu_259        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         grp_write_fu_276         |    0    |    0    |
|          |         grp_write_fu_284         |    0    |    0    |
|          |         grp_write_fu_292         |    0    |    0    |
|   write  |         grp_write_fu_300         |    0    |    0    |
|          |      write_ln0_write_fu_308      |    0    |    0    |
|          |      write_ln0_write_fu_315      |    0    |    0    |
|          |      write_ln0_write_fu_322      |    0    |    0    |
|          |      write_ln0_write_fu_329      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln45_fu_401        |    0    |    0    |
|          |         trunc_ln68_fu_715        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln45_fu_405         |    0    |    0    |
|          |         zext_ln48_fu_429         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           shl_ln_fu_421          |    0    |    0    |
|          |         or_ln62_3_fu_596         |    0    |    0    |
|bitconcatenate|         or_ln62_2_fu_622         |    0    |    0    |
|          |         or_ln62_1_fu_648         |    0    |    0    |
|          |           or_ln_fu_674           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln2_fu_439         |    0    |    0    |
|          |         trunc_ln3_fu_465         |    0    |    0    |
|          |           tmp_3_fu_586           |    0    |    0    |
|partselect|           tmp_2_fu_612           |    0    |    0    |
|          |           tmp_1_fu_638           |    0    |    0    |
|          |            tmp_fu_664            |    0    |    0    |
|          |           tmp_4_fu_693           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln48_fu_449         |    0    |    0    |
|          |         sext_ln49_fu_475         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   541   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem1_addr_reg_990  |   32   |
|gmem2_addr_read_reg_996|   32   |
|   gmem2_addr_reg_984  |   32   |
|       i_reg_874       |    3   |
|   icmp_ln43_reg_972   |    1   |
|   icmp_ln46_reg_980   |    1   |
|    seen_v_4_reg_951   |    1   |
|    seen_v_5_reg_958   |    1   |
|    seen_v_6_reg_965   |    1   |
|     seen_v_reg_944    |    1   |
|    seen_y_1_reg_926   |   32   |
|    seen_y_2_reg_932   |   32   |
|    seen_y_3_reg_938   |   32   |
|     seen_y_reg_920    |   32   |
|    tile_0_0_reg_905   |   96   |
|    tile_1_0_reg_897   |   96   |
|    tile_2_0_reg_889   |   96   |
|    tile_3_0_reg_881   |   96   |
|   trunc_ln45_reg_976  |    2   |
|      used_reg_913     |   32   |
|       y_reg_1004      |   32   |
+-----------------------+--------+
|         Total         |   683  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_276 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_284 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_292 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_300 |  p2  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   541  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   683  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   683  |   577  |
+-----------+--------+--------+--------+
