
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xzdec_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae8 <.init>:
  400ae8:	stp	x29, x30, [sp, #-16]!
  400aec:	mov	x29, sp
  400af0:	bl	400cc0 <ferror@plt+0x60>
  400af4:	ldp	x29, x30, [sp], #16
  400af8:	ret

Disassembly of section .plt:

0000000000400b00 <exit@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 411000 <ferror@plt+0x103a0>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <lzma_code@plt>:
  400b30:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <fputc@plt>:
  400b40:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <fclose@plt>:
  400b50:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <fopen@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <__libc_start_main@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <strerror@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <lzma_version_string@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <__gmon_start__@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <abort@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <feof@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <lzma_stream_decoder@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <getopt_long@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <strcmp@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <fread@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <fwrite@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <vfprintf@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <printf@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <__errno_location@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <fprintf@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <ferror@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

Disassembly of section .text:

0000000000400c70 <.text>:
  400c70:	mov	x29, #0x0                   	// #0
  400c74:	mov	x30, #0x0                   	// #0
  400c78:	mov	x5, x0
  400c7c:	ldr	x1, [sp]
  400c80:	add	x2, sp, #0x8
  400c84:	mov	x6, sp
  400c88:	movz	x0, #0x0, lsl #48
  400c8c:	movk	x0, #0x0, lsl #32
  400c90:	movk	x0, #0x40, lsl #16
  400c94:	movk	x0, #0x1094
  400c98:	movz	x3, #0x0, lsl #48
  400c9c:	movk	x3, #0x0, lsl #32
  400ca0:	movk	x3, #0x40, lsl #16
  400ca4:	movk	x3, #0x13a0
  400ca8:	movz	x4, #0x0, lsl #48
  400cac:	movk	x4, #0x0, lsl #32
  400cb0:	movk	x4, #0x40, lsl #16
  400cb4:	movk	x4, #0x1420
  400cb8:	bl	400b70 <__libc_start_main@plt>
  400cbc:	bl	400bb0 <abort@plt>
  400cc0:	adrp	x0, 411000 <ferror@plt+0x103a0>
  400cc4:	ldr	x0, [x0, #4064]
  400cc8:	cbz	x0, 400cd0 <ferror@plt+0x70>
  400ccc:	b	400ba0 <__gmon_start__@plt>
  400cd0:	ret
  400cd4:	nop
  400cd8:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400cdc:	add	x0, x0, #0xc0
  400ce0:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400ce4:	add	x1, x1, #0xc0
  400ce8:	cmp	x1, x0
  400cec:	b.eq	400d04 <ferror@plt+0xa4>  // b.none
  400cf0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400cf4:	ldr	x1, [x1, #1088]
  400cf8:	cbz	x1, 400d04 <ferror@plt+0xa4>
  400cfc:	mov	x16, x1
  400d00:	br	x16
  400d04:	ret
  400d08:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400d0c:	add	x0, x0, #0xc0
  400d10:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400d14:	add	x1, x1, #0xc0
  400d18:	sub	x1, x1, x0
  400d1c:	lsr	x2, x1, #63
  400d20:	add	x1, x2, x1, asr #3
  400d24:	cmp	xzr, x1, asr #1
  400d28:	asr	x1, x1, #1
  400d2c:	b.eq	400d44 <ferror@plt+0xe4>  // b.none
  400d30:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400d34:	ldr	x2, [x2, #1096]
  400d38:	cbz	x2, 400d44 <ferror@plt+0xe4>
  400d3c:	mov	x16, x2
  400d40:	br	x16
  400d44:	ret
  400d48:	stp	x29, x30, [sp, #-32]!
  400d4c:	mov	x29, sp
  400d50:	str	x19, [sp, #16]
  400d54:	adrp	x19, 412000 <ferror@plt+0x113a0>
  400d58:	ldrb	w0, [x19, #232]
  400d5c:	cbnz	w0, 400d6c <ferror@plt+0x10c>
  400d60:	bl	400cd8 <ferror@plt+0x78>
  400d64:	mov	w0, #0x1                   	// #1
  400d68:	strb	w0, [x19, #232]
  400d6c:	ldr	x19, [sp, #16]
  400d70:	ldp	x29, x30, [sp], #32
  400d74:	ret
  400d78:	b	400d08 <ferror@plt+0xa8>
  400d7c:	stp	x29, x30, [sp, #-288]!
  400d80:	mov	x29, sp
  400d84:	stp	x19, x20, [sp, #16]
  400d88:	mov	x19, x0
  400d8c:	str	x1, [sp, #232]
  400d90:	str	x2, [sp, #240]
  400d94:	str	x3, [sp, #248]
  400d98:	str	x4, [sp, #256]
  400d9c:	str	x5, [sp, #264]
  400da0:	str	x6, [sp, #272]
  400da4:	str	x7, [sp, #280]
  400da8:	str	q0, [sp, #96]
  400dac:	str	q1, [sp, #112]
  400db0:	str	q2, [sp, #128]
  400db4:	str	q3, [sp, #144]
  400db8:	str	q4, [sp, #160]
  400dbc:	str	q5, [sp, #176]
  400dc0:	str	q6, [sp, #192]
  400dc4:	str	q7, [sp, #208]
  400dc8:	add	x0, sp, #0x120
  400dcc:	str	x0, [sp, #64]
  400dd0:	str	x0, [sp, #72]
  400dd4:	add	x1, sp, #0xe0
  400dd8:	str	x1, [sp, #80]
  400ddc:	mov	w1, #0xffffffc8            	// #-56
  400de0:	str	w1, [sp, #88]
  400de4:	mov	w1, #0xffffff80            	// #-128
  400de8:	str	w1, [sp, #92]
  400dec:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400df0:	ldr	w1, [x1, #184]
  400df4:	cbnz	w1, 400e04 <ferror@plt+0x1a4>
  400df8:	ldp	x19, x20, [sp, #16]
  400dfc:	ldp	x29, x30, [sp], #288
  400e00:	ret
  400e04:	adrp	x20, 412000 <ferror@plt+0x113a0>
  400e08:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400e0c:	ldr	x2, [x0, #192]
  400e10:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400e14:	add	x1, x1, #0x450
  400e18:	ldr	x0, [x20, #200]
  400e1c:	bl	400c50 <fprintf@plt>
  400e20:	ldp	x0, x1, [sp, #64]
  400e24:	stp	x0, x1, [sp, #32]
  400e28:	ldp	x0, x1, [sp, #80]
  400e2c:	stp	x0, x1, [sp, #48]
  400e30:	add	x2, sp, #0x20
  400e34:	mov	x1, x19
  400e38:	ldr	x0, [x20, #200]
  400e3c:	bl	400c20 <vfprintf@plt>
  400e40:	ldr	x1, [x20, #200]
  400e44:	mov	w0, #0xa                   	// #10
  400e48:	bl	400b40 <fputc@plt>
  400e4c:	b	400df8 <ferror@plt+0x198>
  400e50:	mov	x12, #0x4070                	// #16496
  400e54:	sub	sp, sp, x12
  400e58:	stp	x29, x30, [sp]
  400e5c:	mov	x29, sp
  400e60:	stp	x19, x20, [sp, #16]
  400e64:	stp	x21, x22, [sp, #32]
  400e68:	stp	x23, x24, [sp, #48]
  400e6c:	stp	x25, x26, [sp, #64]
  400e70:	stp	x27, x28, [sp, #80]
  400e74:	mov	x19, x0
  400e78:	mov	x24, x1
  400e7c:	str	x2, [sp, #104]
  400e80:	mov	w2, #0x8                   	// #8
  400e84:	mov	x1, #0xffffffffffffffff    	// #-1
  400e88:	bl	400bd0 <lzma_stream_decoder@plt>
  400e8c:	mov	w22, w0
  400e90:	cbnz	w0, 400ec4 <ferror@plt+0x264>
  400e94:	str	xzr, [x19, #8]
  400e98:	add	x0, sp, #0x70
  400e9c:	str	x0, [x19, #24]
  400ea0:	mov	x0, #0x2000                	// #8192
  400ea4:	str	x0, [x19, #32]
  400ea8:	add	x27, sp, #0x2, lsl #12
  400eac:	add	x27, x27, #0x70
  400eb0:	mov	x23, x0
  400eb4:	mov	x26, #0x1                   	// #1
  400eb8:	mov	w28, #0x3                   	// #3
  400ebc:	add	x25, sp, #0x70
  400ec0:	b	400f70 <ferror@plt+0x310>
  400ec4:	cmp	w0, #0x5
  400ec8:	b.eq	400ee8 <ferror@plt+0x288>  // b.none
  400ecc:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400ed0:	add	x1, x1, #0x458
  400ed4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400ed8:	add	x0, x0, #0x4d8
  400edc:	bl	400d7c <ferror@plt+0x11c>
  400ee0:	mov	w0, #0x1                   	// #1
  400ee4:	bl	400b20 <exit@plt>
  400ee8:	mov	w0, #0xc                   	// #12
  400eec:	bl	400b80 <strerror@plt>
  400ef0:	mov	x1, x0
  400ef4:	b	400ed4 <ferror@plt+0x274>
  400ef8:	bl	400c40 <__errno_location@plt>
  400efc:	ldr	w0, [x0]
  400f00:	bl	400b80 <strerror@plt>
  400f04:	mov	x2, x0
  400f08:	ldr	x1, [sp, #104]
  400f0c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400f10:	add	x0, x0, #0x4e0
  400f14:	bl	400d7c <ferror@plt+0x11c>
  400f18:	mov	w0, #0x1                   	// #1
  400f1c:	bl	400b20 <exit@plt>
  400f20:	mov	w1, w22
  400f24:	mov	x0, x19
  400f28:	bl	400b30 <lzma_code@plt>
  400f2c:	mov	w20, w0
  400f30:	ldr	x21, [x19, #32]
  400f34:	cmp	w0, #0x0
  400f38:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  400f3c:	b.ne	400f70 <ferror@plt+0x310>  // b.any
  400f40:	sub	x21, x23, x21
  400f44:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400f48:	ldr	x3, [x0, #216]
  400f4c:	mov	x2, x21
  400f50:	mov	x1, x26
  400f54:	mov	x0, x25
  400f58:	bl	400c10 <fwrite@plt>
  400f5c:	cmp	x0, x21
  400f60:	b.ne	400fb4 <ferror@plt+0x354>  // b.any
  400f64:	str	x25, [x19, #24]
  400f68:	str	x23, [x19, #32]
  400f6c:	cbnz	w20, 400fd8 <ferror@plt+0x378>
  400f70:	ldr	x0, [x19, #8]
  400f74:	cbnz	x0, 400f20 <ferror@plt+0x2c0>
  400f78:	str	x27, [x19]
  400f7c:	mov	x3, x24
  400f80:	mov	x2, x23
  400f84:	mov	x1, x26
  400f88:	mov	x0, x27
  400f8c:	bl	400c00 <fread@plt>
  400f90:	str	x0, [x19, #8]
  400f94:	mov	x0, x24
  400f98:	bl	400c60 <ferror@plt>
  400f9c:	cbnz	w0, 400ef8 <ferror@plt+0x298>
  400fa0:	mov	x0, x24
  400fa4:	bl	400bc0 <feof@plt>
  400fa8:	cmp	w0, #0x0
  400fac:	csel	w22, w22, w28, eq  // eq = none
  400fb0:	b	400f20 <ferror@plt+0x2c0>
  400fb4:	bl	400c40 <__errno_location@plt>
  400fb8:	ldr	w0, [x0]
  400fbc:	bl	400b80 <strerror@plt>
  400fc0:	mov	x1, x0
  400fc4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400fc8:	add	x0, x0, #0x508
  400fcc:	bl	400d7c <ferror@plt+0x11c>
  400fd0:	mov	w0, #0x1                   	// #1
  400fd4:	bl	400b20 <exit@plt>
  400fd8:	cmp	w20, #0x1
  400fdc:	b.ne	401004 <ferror@plt+0x3a4>  // b.any
  400fe0:	ldp	x19, x20, [sp, #16]
  400fe4:	ldp	x21, x22, [sp, #32]
  400fe8:	ldp	x23, x24, [sp, #48]
  400fec:	ldp	x25, x26, [sp, #64]
  400ff0:	ldp	x27, x28, [sp, #80]
  400ff4:	ldp	x29, x30, [sp]
  400ff8:	mov	x12, #0x4070                	// #16496
  400ffc:	add	sp, sp, x12
  401000:	ret
  401004:	cmp	w20, #0x8
  401008:	b.eq	40107c <ferror@plt+0x41c>  // b.none
  40100c:	b.hi	401048 <ferror@plt+0x3e8>  // b.pmore
  401010:	cmp	w20, #0x5
  401014:	b.eq	40106c <ferror@plt+0x40c>  // b.none
  401018:	adrp	x0, 401000 <ferror@plt+0x3a0>
  40101c:	add	x0, x0, #0x470
  401020:	adrp	x2, 401000 <ferror@plt+0x3a0>
  401024:	add	x2, x2, #0x458
  401028:	cmp	w20, #0x7
  40102c:	csel	x2, x2, x0, ne  // ne = any
  401030:	ldr	x1, [sp, #104]
  401034:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401038:	add	x0, x0, #0x530
  40103c:	bl	400d7c <ferror@plt+0x11c>
  401040:	mov	w0, #0x1                   	// #1
  401044:	bl	400b20 <exit@plt>
  401048:	cmp	w20, #0x9
  40104c:	b.eq	401088 <ferror@plt+0x428>  // b.none
  401050:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401054:	add	x0, x0, #0x4c0
  401058:	adrp	x2, 401000 <ferror@plt+0x3a0>
  40105c:	add	x2, x2, #0x458
  401060:	cmp	w20, #0xa
  401064:	csel	x2, x2, x0, ne  // ne = any
  401068:	b	401030 <ferror@plt+0x3d0>
  40106c:	mov	w0, #0xc                   	// #12
  401070:	bl	400b80 <strerror@plt>
  401074:	mov	x2, x0
  401078:	b	401030 <ferror@plt+0x3d0>
  40107c:	adrp	x2, 401000 <ferror@plt+0x3a0>
  401080:	add	x2, x2, #0x4a0
  401084:	b	401030 <ferror@plt+0x3d0>
  401088:	adrp	x2, 401000 <ferror@plt+0x3a0>
  40108c:	add	x2, x2, #0x490
  401090:	b	401030 <ferror@plt+0x3d0>
  401094:	stp	x29, x30, [sp, #-208]!
  401098:	mov	x29, sp
  40109c:	stp	x19, x20, [sp, #16]
  4010a0:	stp	x21, x22, [sp, #32]
  4010a4:	stp	x23, x24, [sp, #48]
  4010a8:	mov	w22, w0
  4010ac:	mov	x20, x1
  4010b0:	mov	x0, x1
  4010b4:	bl	4012c0 <ferror@plt+0x660>
  4010b8:	adrp	x21, 401000 <ferror@plt+0x3a0>
  4010bc:	add	x21, x21, #0x880
  4010c0:	add	x23, x21, #0x140
  4010c4:	adrp	x19, 412000 <ferror@plt+0x113a0>
  4010c8:	add	x19, x19, #0xb8
  4010cc:	b	4010e8 <ferror@plt+0x488>
  4010d0:	cmp	w0, #0x64
  4010d4:	b.gt	401160 <ferror@plt+0x500>
  4010d8:	cmp	w0, #0x62
  4010dc:	b.gt	4010e8 <ferror@plt+0x488>
  4010e0:	cmp	w0, #0x51
  4010e4:	b.ne	401130 <ferror@plt+0x4d0>  // b.any
  4010e8:	mov	x4, #0x0                   	// #0
  4010ec:	mov	x3, x21
  4010f0:	mov	x2, x23
  4010f4:	mov	x1, x20
  4010f8:	mov	w0, w22
  4010fc:	bl	400be0 <getopt_long@plt>
  401100:	cmn	w0, #0x1
  401104:	b.eq	401198 <ferror@plt+0x538>  // b.none
  401108:	cmp	w0, #0x6b
  40110c:	b.eq	4010e8 <ferror@plt+0x488>  // b.none
  401110:	b.le	4010d0 <ferror@plt+0x470>
  401114:	cmp	w0, #0x71
  401118:	b.ne	401190 <ferror@plt+0x530>  // b.any
  40111c:	ldr	w2, [x19]
  401120:	cbz	w2, 4010e8 <ferror@plt+0x488>
  401124:	sub	w2, w2, #0x1
  401128:	str	w2, [x19]
  40112c:	b	4010e8 <ferror@plt+0x488>
  401130:	cmp	w0, #0x56
  401134:	b.ne	401190 <ferror@plt+0x530>  // b.any
  401138:	bl	400b90 <lzma_version_string@plt>
  40113c:	mov	x1, x0
  401140:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401144:	add	x0, x0, #0x7e0
  401148:	bl	400c30 <printf@plt>
  40114c:	adrp	x0, 412000 <ferror@plt+0x113a0>
  401150:	ldr	w2, [x0, #184]
  401154:	mov	w1, #0x1                   	// #1
  401158:	mov	w0, #0x0                   	// #0
  40115c:	bl	4012d0 <ferror@plt+0x670>
  401160:	cmp	w0, #0x68
  401164:	b.ne	401190 <ferror@plt+0x530>  // b.any
  401168:	adrp	x0, 412000 <ferror@plt+0x113a0>
  40116c:	ldr	x1, [x0, #192]
  401170:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401174:	add	x0, x0, #0x538
  401178:	bl	400c30 <printf@plt>
  40117c:	adrp	x0, 412000 <ferror@plt+0x113a0>
  401180:	ldr	w2, [x0, #184]
  401184:	mov	w1, #0x1                   	// #1
  401188:	mov	w0, #0x0                   	// #0
  40118c:	bl	4012d0 <ferror@plt+0x670>
  401190:	mov	w0, #0x1                   	// #1
  401194:	bl	400b20 <exit@plt>
  401198:	stp	xzr, xzr, [sp, #72]
  40119c:	stp	xzr, xzr, [sp, #88]
  4011a0:	stp	xzr, xzr, [sp, #104]
  4011a4:	stp	xzr, xzr, [sp, #120]
  4011a8:	stp	xzr, xzr, [sp, #136]
  4011ac:	stp	xzr, xzr, [sp, #152]
  4011b0:	stp	xzr, xzr, [sp, #168]
  4011b4:	stp	xzr, xzr, [sp, #184]
  4011b8:	str	xzr, [sp, #200]
  4011bc:	adrp	x0, 412000 <ferror@plt+0x113a0>
  4011c0:	ldr	w0, [x0, #208]
  4011c4:	cmp	w0, w22
  4011c8:	b.eq	4011e8 <ferror@plt+0x588>  // b.none
  4011cc:	adrp	x19, 412000 <ferror@plt+0x113a0>
  4011d0:	add	x19, x19, #0xd0
  4011d4:	adrp	x23, 401000 <ferror@plt+0x3a0>
  4011d8:	add	x23, x23, #0x810
  4011dc:	adrp	x24, 401000 <ferror@plt+0x3a0>
  4011e0:	add	x24, x24, #0x818
  4011e4:	b	401258 <ferror@plt+0x5f8>
  4011e8:	adrp	x2, 401000 <ferror@plt+0x3a0>
  4011ec:	add	x2, x2, #0x808
  4011f0:	adrp	x0, 412000 <ferror@plt+0x113a0>
  4011f4:	ldr	x1, [x0, #224]
  4011f8:	add	x0, sp, #0x48
  4011fc:	bl	400e50 <ferror@plt+0x1f0>
  401200:	adrp	x0, 412000 <ferror@plt+0x113a0>
  401204:	ldr	w2, [x0, #184]
  401208:	mov	w1, #0x1                   	// #1
  40120c:	mov	w0, #0x0                   	// #0
  401210:	bl	4012d0 <ferror@plt+0x670>
  401214:	mov	x1, x24
  401218:	mov	x0, x21
  40121c:	bl	400b60 <fopen@plt>
  401220:	mov	x21, x0
  401224:	cbz	x0, 40128c <ferror@plt+0x62c>
  401228:	ldrsw	x0, [x19]
  40122c:	ldr	x2, [x20, x0, lsl #3]
  401230:	mov	x1, x21
  401234:	add	x0, sp, #0x48
  401238:	bl	400e50 <ferror@plt+0x1f0>
  40123c:	mov	x0, x21
  401240:	bl	400b50 <fclose@plt>
  401244:	ldr	w2, [x19]
  401248:	add	w2, w2, #0x1
  40124c:	str	w2, [x19]
  401250:	cmp	w2, w22
  401254:	b.ge	401200 <ferror@plt+0x5a0>  // b.tcont
  401258:	ldrsw	x0, [x19]
  40125c:	ldr	x21, [x20, x0, lsl #3]
  401260:	mov	x1, x23
  401264:	mov	x0, x21
  401268:	bl	400bf0 <strcmp@plt>
  40126c:	cbnz	w0, 401214 <ferror@plt+0x5b4>
  401270:	adrp	x2, 401000 <ferror@plt+0x3a0>
  401274:	add	x2, x2, #0x808
  401278:	adrp	x0, 412000 <ferror@plt+0x113a0>
  40127c:	ldr	x1, [x0, #224]
  401280:	add	x0, sp, #0x48
  401284:	bl	400e50 <ferror@plt+0x1f0>
  401288:	b	401244 <ferror@plt+0x5e4>
  40128c:	adrp	x0, 412000 <ferror@plt+0x113a0>
  401290:	ldrsw	x0, [x0, #208]
  401294:	ldr	x19, [x20, x0, lsl #3]
  401298:	bl	400c40 <__errno_location@plt>
  40129c:	ldr	w0, [x0]
  4012a0:	bl	400b80 <strerror@plt>
  4012a4:	mov	x2, x0
  4012a8:	mov	x1, x19
  4012ac:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4012b0:	add	x0, x0, #0x530
  4012b4:	bl	400d7c <ferror@plt+0x11c>
  4012b8:	mov	w0, #0x1                   	// #1
  4012bc:	bl	400b20 <exit@plt>
  4012c0:	ldr	x1, [x0]
  4012c4:	adrp	x0, 412000 <ferror@plt+0x113a0>
  4012c8:	str	x1, [x0, #192]
  4012cc:	ret
  4012d0:	stp	x29, x30, [sp, #-64]!
  4012d4:	mov	x29, sp
  4012d8:	stp	x19, x20, [sp, #16]
  4012dc:	stp	x21, x22, [sp, #32]
  4012e0:	str	x23, [sp, #48]
  4012e4:	mov	w19, w1
  4012e8:	cmp	w0, w1
  4012ec:	b.ne	4012f8 <ferror@plt+0x698>  // b.any
  4012f0:	mov	w0, w19
  4012f4:	bl	400b20 <exit@plt>
  4012f8:	mov	w20, w0
  4012fc:	mov	w21, w2
  401300:	adrp	x23, 412000 <ferror@plt+0x113a0>
  401304:	ldr	x0, [x23, #216]
  401308:	bl	400c60 <ferror@plt>
  40130c:	mov	w22, w0
  401310:	ldr	x0, [x23, #216]
  401314:	bl	400b50 <fclose@plt>
  401318:	orr	w22, w22, w0
  40131c:	cbz	w22, 401374 <ferror@plt+0x714>
  401320:	cbz	w21, 4012f0 <ferror@plt+0x690>
  401324:	adrp	x1, 412000 <ferror@plt+0x113a0>
  401328:	ldr	x20, [x1, #200]
  40132c:	adrp	x1, 412000 <ferror@plt+0x113a0>
  401330:	ldr	x21, [x1, #192]
  401334:	cbnz	w0, 401360 <ferror@plt+0x700>
  401338:	adrp	x4, 401000 <ferror@plt+0x3a0>
  40133c:	add	x4, x4, #0x9d0
  401340:	adrp	x3, 401000 <ferror@plt+0x3a0>
  401344:	add	x3, x3, #0x9e0
  401348:	mov	x2, x21
  40134c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401350:	add	x1, x1, #0xa08
  401354:	mov	x0, x20
  401358:	bl	400c50 <fprintf@plt>
  40135c:	b	4012f0 <ferror@plt+0x690>
  401360:	bl	400c40 <__errno_location@plt>
  401364:	ldr	w0, [x0]
  401368:	bl	400b80 <strerror@plt>
  40136c:	mov	x4, x0
  401370:	b	401340 <ferror@plt+0x6e0>
  401374:	adrp	x22, 412000 <ferror@plt+0x113a0>
  401378:	ldr	x0, [x22, #200]
  40137c:	bl	400c60 <ferror@plt>
  401380:	mov	w21, w0
  401384:	ldr	x0, [x22, #200]
  401388:	bl	400b50 <fclose@plt>
  40138c:	orr	w21, w21, w0
  401390:	cmp	w21, #0x0
  401394:	csel	w19, w19, w20, ne  // ne = any
  401398:	b	4012f0 <ferror@plt+0x690>
  40139c:	nop
  4013a0:	stp	x29, x30, [sp, #-64]!
  4013a4:	mov	x29, sp
  4013a8:	stp	x19, x20, [sp, #16]
  4013ac:	adrp	x20, 411000 <ferror@plt+0x103a0>
  4013b0:	add	x20, x20, #0xdd0
  4013b4:	stp	x21, x22, [sp, #32]
  4013b8:	adrp	x21, 411000 <ferror@plt+0x103a0>
  4013bc:	add	x21, x21, #0xdc8
  4013c0:	sub	x20, x20, x21
  4013c4:	mov	w22, w0
  4013c8:	stp	x23, x24, [sp, #48]
  4013cc:	mov	x23, x1
  4013d0:	mov	x24, x2
  4013d4:	bl	400ae8 <exit@plt-0x38>
  4013d8:	cmp	xzr, x20, asr #3
  4013dc:	b.eq	401408 <ferror@plt+0x7a8>  // b.none
  4013e0:	asr	x20, x20, #3
  4013e4:	mov	x19, #0x0                   	// #0
  4013e8:	ldr	x3, [x21, x19, lsl #3]
  4013ec:	mov	x2, x24
  4013f0:	add	x19, x19, #0x1
  4013f4:	mov	x1, x23
  4013f8:	mov	w0, w22
  4013fc:	blr	x3
  401400:	cmp	x20, x19
  401404:	b.ne	4013e8 <ferror@plt+0x788>  // b.any
  401408:	ldp	x19, x20, [sp, #16]
  40140c:	ldp	x21, x22, [sp, #32]
  401410:	ldp	x23, x24, [sp, #48]
  401414:	ldp	x29, x30, [sp], #64
  401418:	ret
  40141c:	nop
  401420:	ret

Disassembly of section .fini:

0000000000401424 <.fini>:
  401424:	stp	x29, x30, [sp, #-16]!
  401428:	mov	x29, sp
  40142c:	ldp	x29, x30, [sp], #16
  401430:	ret
