<root><simulation><result_generated_time />2023-05-13 01:39:57<layer><layer_spec />{'B': 1, 'K': 32, 'C': 192, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 6144, 'I': 150528, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['FX_2', 'FY_2', 'OX_2', 'OY_4']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [896, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 14)]], [[('C', 32)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 32)], [('FX', 1), ('FY', 1), ('OX', 2), ('OY', 14)]], [], []]<O />[[[('C', 32)], [('FX', 1), ('FY', 1)]], [[], [('OX', 2), ('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OY', 2), ('OX', 2)], [('C', 3), ('K', 2), ('OX', 7)], []]<I />[[('K', 16), ('C', 2), ('OY', 2), ('OX', 2), ('C', 3), ('K', 2)], [('OX', 7)], []]<O />[[('K', 16), ('C', 2), ('OY', 2), ('OX', 2), ('C', 3)], [('K', 2), ('OX', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 4, 7, 1], 'I': [1.0, 32.0, 1.0, 1.0], 'O': [32.0, 6, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [256, 49152, 49152], 'I': [192, 1204224, 1204224], 'O': [512, 200704, 200704], 'O_partial': [512, 0, 0], 'O_final': [0, 200704, 200704]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.38, 0.04, 0.0], 'O': [1.0, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.04, 0.0], 'I': [0.38, 0.04, 0.0], 'O': [1.0, 0.04, 0.0]}<effective_mem_size_bit />{'W': [256, 49152, 49152], 'I': [192, 1204224, 1204224], 'O': [512, 100352, 200704], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 200704]}<total_unit_count />{'W': [896, 32, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [896, 896, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[172032, 43008], [43008, 6144], [6144, 0]]<I />[[301056, 150528], [150528, 150528], [150528, 0]]<O />[[(125440, 150528), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(125440, 150528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[21504, 5376], [672, 96], [24, 0]]<I />[[37632, 18816], [2352, 2352], [588, 0]]<O />[[(15680, 18816), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([15680, 18816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />688128</mac_count></basic_info><energy><total_energy />10565752.0<mem_energy_breakdown><W />[9.2, 79.7, 32.0]<I />[19.5, 466.1, 783.1]<O />[13.2, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />34406.4<total />10564141.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.6857<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />7840<latency_cycle_without_data_loading />5376<ideal_computing_cycle />5376<data_loading><load_cycle_total />2464<load_cycle_individual />{'W': [16, 96, 0], 'I': [336, 2352, 0]}<load_cycle_combined />{'W': 96, 'I': 2352}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-5375], [-5084, -4592], [-5376, -5376]], 'I': [[-5375], [-4590, -2592], [-5376, -5376]], 'O': [[-5376], [-1680, -1400], [-4984, -5278]]}<mem_stall_cycle_shared />{'W': [[-5375], [-5084, 0], [0, 0]], 'I': [[-5375], [-4590, 0], [0, 0]], 'O': [[-5376], [-1680, -1400], [-4984, -5278]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 49152, 49152], 'I': [192, 1204224, 1204224], 'O': [512, 200704, 200704], 'O_partial': [512, 0, 0], 'O_final': [0, 200704, 200704]}<data_size_each_level_total />{'W': [8192, 49152, 49152], 'I': [172032, 1204224, 1204224], 'O': [14336, 200704, 200704]}<loop_cycles_each_level />{'W': [128, 5376, 5376], 'I': [768, 5376, 5376], 'O': [384, 5376, 5376]}<top_ir_loop_size />{'W': [4, 7, 1], 'I': [2, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [64.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 0.2], [224.0, 224.0], [224.0, 224.0]], 'O': [[8.0, 1.3], [37.3, 37.3], [37.3, 37.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 64.0], [64.0, 9.1]], 'I': [[8.0, 0.5], [448.0, 224.0], [224.0, 224.0]], 'O': [[8.0, 4.0], [112.0, 37.3], [37.3, 37.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [64.0, 9.1], [9.1, 0]], 'I': [[8.0, 0.2], [224.0, 224.0], [224.0, 0]], 'O': [[8.0, 4.0], [112.0, 37.3], [37.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [325.3, 345.1], [233.1, 37.3]], 'I': [[8.0, 0.2], [325.3, 345.1], [233.1, 37.3]], 'O': [[8.0, 4.0], [325.3, 345.1], [233.1, 37.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5376], [128, 128, 42], [5376, 5376, 1]], 'I': [[1, 1, 5376], [768, 768, 7], [5376, 5376, 1]], 'O': [[1, 1, 5376], [128, 384, 14], [5376, 5376, 1]]}<trans_time_real />{'W': [[0, 1, 5376], [[4, 128, 42], [16, 128, 42]], [[96, 5376, 1], [24, 5376, 1]]], 'I': [[0, 1, 5376], [[3, 768, 7], [336, 768, 7]], [[2352, 5376, 1], [588, 5376, 1]]], 'O': [[0, 1, 5376], [[8, 384, 14], [28, 384, 14]], [[392, 5376, 1], [98, 5376, 1]]]}<single_stall_cycle />{'W': [[-1], [-124, -112], [-5280, -5352]], 'I': [[-1], [-765, -432], [-3024, -4788]], 'O': [[-1], [-120, -100], [-4984, -5278]]}<single_stall_count />{'W': [5375, 41, 0], 'I': [5375, 6, 0], 'O': [5376, 14, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [656, 0], 'I': [2016, 0], 'O': [392, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2704, -5376], [-4984, -4984]], 1: [[-5376, -5376], [-4984, -5376]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>