asrt: assert property (@(posedge clk) disable iff (tb_reset)
    ((count_d1 === max) && !jump_vld_d1 && ((count <= min) || (count > max)) && !tb_reset_1_cycle_pulse_shadow) !== 1'b1
);