INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_16bit/addr_16bit.srcs/sources_1/new/addr_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sources_1/new/addr_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_4bit/addr_4bit.srcs/sources_1/new/addr_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/fulladder/fulladder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/halfadder/halfadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sim_1/new/sim_addr_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_addr_32bit
