

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'
================================================================
* Date:           Mon Oct 16 16:29:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12549|    12549|  0.188 ms|  0.188 ms|  12549|  12549|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_56_3_VITIS_LOOP_57_4  |    12547|    12547|         5|          1|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       41|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      152|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      152|      127|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_127_p2                |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_121_p2               |      icmp|   0|  0|  12|          14|          13|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          32|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   14|         28|
    |gmem0_blk_n_R                          |   9|          2|    1|          2|
    |gmem3_blk_n_W                          |   9|          2|    1|          2|
    |indvar_flatten9_fu_66                  |   9|          2|   14|         28|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_183           |  32|   0|   32|          0|
    |icmp_ln56_reg_179                 |   1|   0|    1|          0|
    |indvar_flatten9_fu_66             |  14|   0|   14|          0|
    |mul28_i_reg_198                   |  32|   0|   32|          0|
    |icmp_ln56_reg_179                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 152|  32|   89|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|grp_fu_1002_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|grp_fu_1002_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|grp_fu_1002_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|grp_fu_1002_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                                                   gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                                                   gmem3|       pointer|
|sext_ln54             |   in|   62|     ap_none|                                               sext_ln54|        scalar|
|sext_ln15             |   in|   62|     ap_none|                                               sext_ln15|        scalar|
|scale                 |   in|   32|     ap_none|                                                   scale|        scalar|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale"   --->   Operation 9 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln15"   --->   Operation 10 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln54_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln54"   --->   Operation 11 'read' 'sext_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i62 %sext_ln15_read"   --->   Operation 12 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln54_cast = sext i62 %sext_ln54_read"   --->   Operation 13 'sext' 'sext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_51, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten9"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i50"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i14 %indvar_flatten9" [kernel_stage0.cpp:56]   --->   Operation 18 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%icmp_ln56 = icmp_eq  i14 %indvar_flatten9_load, i14 12544" [kernel_stage0.cpp:56]   --->   Operation 19 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln56 = add i14 %indvar_flatten9_load, i14 1" [kernel_stage0.cpp:56]   --->   Operation 20 'add' 'add_ln56' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc31.loopexit.i, void %for.inc34.loopexit.i.exitStub" [kernel_stage0.cpp:56]   --->   Operation 21 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln57 = store i14 %add_ln56, i14 %indvar_flatten9" [kernel_stage0.cpp:57]   --->   Operation 22 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln15_cast" [kernel_stage0.cpp:15]   --->   Operation 23 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (10.9ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [kernel_stage0.cpp:59]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln56)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %gmem0_addr_read" [kernel_stage0.cpp:59]   --->   Operation 25 'bitcast' 'bitcast_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (4.90ns)   --->   "%mul28_i = fmul i32 %bitcast_ln59, i32 %scale_read" [kernel_stage0.cpp:59]   --->   Operation 26 'fmul' 'mul28_i' <Predicate = (!icmp_ln56)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln54_cast" [kernel_stage0.cpp:54]   --->   Operation 29 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (4.90ns)   --->   "%mul28_i = fmul i32 %bitcast_ln59, i32 %scale_read" [kernel_stage0.cpp:59]   --->   Operation 31 'fmul' 'mul28_i' <Predicate = (!icmp_ln56)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_3_VITIS_LOOP_57_4_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel_stage0.cpp:57]   --->   Operation 35 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %mul28_i" [kernel_stage0.cpp:59]   --->   Operation 36 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (10.9ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem3_addr, i32 %bitcast_ln59_1, i4 15" [kernel_stage0.cpp:59]   --->   Operation 37 'write' 'write_ln59' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc.i50" [kernel_stage0.cpp:57]   --->   Operation 38 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten9      (alloca           ) [ 010000]
scale_read           (read             ) [ 011110]
sext_ln15_read       (read             ) [ 000000]
sext_ln54_read       (read             ) [ 000000]
sext_ln15_cast       (sext             ) [ 011000]
sext_ln54_cast       (sext             ) [ 011110]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
store_ln0            (store            ) [ 000000]
br_ln0               (br               ) [ 000000]
indvar_flatten9_load (load             ) [ 000000]
icmp_ln56            (icmp             ) [ 011110]
add_ln56             (add              ) [ 000000]
br_ln56              (br               ) [ 000000]
store_ln57           (store            ) [ 000000]
gmem0_addr           (getelementptr    ) [ 000000]
gmem0_addr_read      (read             ) [ 010100]
bitcast_ln59         (bitcast          ) [ 010010]
specbitsmap_ln0      (specbitsmap      ) [ 000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000]
gmem3_addr           (getelementptr    ) [ 010001]
specpipeline_ln0     (specpipeline     ) [ 000000]
mul28_i              (fmul             ) [ 010001]
specloopname_ln0     (specloopname     ) [ 000000]
empty                (speclooptripcount) [ 000000]
specpipeline_ln0     (specpipeline     ) [ 000000]
specloopname_ln57    (specloopname     ) [ 000000]
bitcast_ln59_1       (bitcast          ) [ 000000]
write_ln59           (write            ) [ 000000]
br_ln57              (br               ) [ 000000]
ret_ln0              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln54">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_56_3_VITIS_LOOP_57_4_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten9_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="scale_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln15_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="62" slack="0"/>
<pin id="78" dir="0" index="1" bw="62" slack="0"/>
<pin id="79" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln15_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln54_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="62" slack="0"/>
<pin id="84" dir="0" index="1" bw="62" slack="0"/>
<pin id="85" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln54_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="gmem0_addr_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln59_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="0" index="3" bw="1" slack="0"/>
<pin id="98" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul28_i/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln15_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="62" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sext_ln54_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="62" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_cast/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="14" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten9_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln56_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="14" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln56_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln57_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="14" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="gmem0_addr_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="1"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bitcast_ln59_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gmem3_addr_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="3"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bitcast_ln59_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_1/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="indvar_flatten9_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="164" class="1005" name="scale_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2"/>
<pin id="166" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="sext_ln15_cast_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15_cast "/>
</bind>
</comp>

<comp id="174" class="1005" name="sext_ln54_cast_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="3"/>
<pin id="176" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln54_cast "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln56_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="183" class="1005" name="gmem0_addr_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="bitcast_ln59_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln59 "/>
</bind>
</comp>

<comp id="193" class="1005" name="gmem3_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="mul28_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul28_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="108"><net_src comp="76" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="82" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="138" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="160"><net_src comp="66" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="167"><net_src comp="70" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="172"><net_src comp="105" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="177"><net_src comp="109" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="182"><net_src comp="121" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="88" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="191"><net_src comp="144" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="196"><net_src comp="148" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="201"><net_src comp="101" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {5 }
	Port: gmem0 | {}
 - Input state : 
	Port: kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : gmem3 | {}
	Port: kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : gmem0 | {2 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : sext_ln54 | {1 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : sext_ln15 | {1 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : scale | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		store_ln57 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		mul28_i : 1
	State 4
	State 5
		write_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_101         |    3    |   128   |    77   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln56_fu_127      |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln56_fu_121      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |    scale_read_read_fu_70   |    0    |    0    |    0    |
|   read   |  sext_ln15_read_read_fu_76 |    0    |    0    |    0    |
|          |  sext_ln54_read_read_fu_82 |    0    |    0    |    0    |
|          | gmem0_addr_read_read_fu_88 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln59_write_fu_93   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |    sext_ln15_cast_fu_105   |    0    |    0    |    0    |
|          |    sext_ln54_cast_fu_109   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   128   |   110   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  bitcast_ln59_reg_188 |   32   |
|gmem0_addr_read_reg_183|   32   |
|   gmem3_addr_reg_193  |   32   |
|   icmp_ln56_reg_179   |    1   |
|indvar_flatten9_reg_157|   14   |
|    mul28_i_reg_198    |   32   |
|   scale_read_reg_164  |   32   |
| sext_ln15_cast_reg_169|   64   |
| sext_ln54_cast_reg_174|   64   |
+-----------------------+--------+
|         Total         |   303  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_101 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   303  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   431  |   119  |
+-----------+--------+--------+--------+--------+
