vlib work
vdel -all -lib work
vlib work

vlog -f Modulos_SV
vcom -f Modulos_VHD

vsim -L altera_mf_ver -gui work.Simulation

add wave -position end  sim:/Simulation/processing/INSTR31_0
add wave -position end -radix decimal  sim:/Simulation/processing/AluOut
add wave -position end -radix decimal  sim:/Simulation/processing/OPERATION
add wave -position end -radix decimal sim:/Simulation/processing/A
add wave -position end -radix decimal sim:/Simulation/processing/B
add wave -position end  sim:/Simulation/clock
add wave -position end  sim:/Simulation/processing/SAIDA_MEM_64
add wave -position end -radix decimal sim:/Simulation/processing/SAIDA_MUX_A
add wave -position end -radix decimal sim:/Simulation/processing/SAIDA_MUX_B
add wave -position end  sim:/Simulation/processing/MEM_REGISTER64
add wave -position end  sim:/Simulation/processing/wrDataMemReg
add wave -position end -radix decimal sim:/Simulation/processing/PC
add wave -position end  sim:/Simulation/processing/FONTE/tipoOP
add wave -position end  sim:/Simulation/processing/FONTE/Estado
add wave -position end  -radix decimal sim:/Simulation/processing/BANCO_INST/Instr11_7
add wave -position 12  -radix decimal sim:/Simulation/processing/BANCO_REG/datain

run 100 ns

