Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_17 -L axi_traffic_gen_v3_0_21 -L proc_sys_reset_v5_0_17 -L xlconstant_v1_1_10 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_35 -L axi_vip_v1_1_21 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sys_counter_testbench_behav xil_defaultlib.sys_counter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v:13888]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/sys_clock/ip/sys_clock_axi_smc_1/bd_0/sim/bd_f78a.v:616]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant(CO...
Compiling module xil_defaultlib.bd_f78a_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=4,IN...
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_f78a_psr_aclk_0_arch of entity xil_defaultlib.bd_f78a_psr_aclk_0 [bd_f78a_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G2QVET
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_f78a_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1HNJTR2
Compiling module xil_defaultlib.bd_f78a_m00s2a_0
Compiling module xil_defaultlib.bd_f78a_s00a2s_0
Compiling module xil_defaultlib.bd_f78a_s00mmu_0
Compiling module xil_defaultlib.bd_f78a_s00sic_0
Compiling module xil_defaultlib.bd_f78a_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_IFVIVX
Compiling module xil_defaultlib.bd_f78a_sarn_0
Compiling module xil_defaultlib.bd_f78a_sawn_0
Compiling module xil_defaultlib.bd_f78a_sbn_0
Compiling module xil_defaultlib.bd_f78a_srn_0
Compiling module xil_defaultlib.bd_f78a_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_OD3N7R
Compiling module xil_defaultlib.bd_f78a
Compiling module xil_defaultlib.sys_clock_axi_smc_1
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_asynch_r...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=512...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=512...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=512...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=512...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_systemin...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_static_c...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_systemin...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_systemin...
Compiling module axi_traffic_gen_v3_0_21.axi_traffic_gen_v3_0_21_top(C_FA...
Compiling module xil_defaultlib.sys_clock_axi_traffic_gen_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clock_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.sys_clock_clk_wiz_0_0
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture sys_clock_rst_clk_wiz_0_100m_0_arch of entity xil_defaultlib.sys_clock_rst_clk_wiz_0_100M_0 [sys_clock_rst_clk_wiz_0_100m_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.generic_register [\generic_register(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_counter [generic_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.sys_counter [sys_counter_default]
Compiling architecture sys_clock_sys_counter_0_0_arch of entity xil_defaultlib.sys_clock_sys_counter_0_0 [sys_clock_sys_counter_0_0_defaul...]
Compiling architecture structure of entity xil_defaultlib.sys_clock [sys_clock_default]
Compiling architecture structure of entity xil_defaultlib.sys_clock_wrapper [sys_clock_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.sys_counter_testbench
Built simulation snapshot sys_counter_testbench_behav
