$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 4 # A [3:0] $end
  $var wire 4 $ B [3:0] $end
  $var wire 5 % X [4:0] $end
  $scope module adder $end
   $var wire 32 ) DATA_W [31:0] $end
   $var wire 4 & A [3:0] $end
   $var wire 4 ' B [3:0] $end
   $var wire 5 ( X [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0101 #
b1010 $
b01111 %
b0101 &
b1010 '
b01111 (
b00000000000000000000000000000100 )
#2000
#2001
b0100 #
b0100 $
b01000 %
b0100 &
b0100 '
b01000 (
#4001
b0001 #
b00101 %
b0001 &
b00101 (
#6001
b1111 #
b0001 $
b10000 %
b1111 &
b0001 '
b10000 (
#8001
b0010 #
b00011 %
b0010 &
b00011 (
#10001
b1001 #
b1110 $
b10111 %
b1001 &
b1110 '
b10111 (
#12001
b1000 #
b0111 $
b01111 %
b1000 &
b0111 '
b01111 (
#14001
b0011 #
b1010 $
b01101 %
b0011 &
b1010 '
b01101 (
#16001
b1001 #
b1110 $
b10111 %
b1001 &
b1110 '
b10111 (
#18001
b0011 #
b1000 $
b01011 %
b0011 &
b1000 '
b01011 (
#20001
b1110 #
b0111 $
b10101 %
b1110 &
b0111 '
b10101 (
#22001
#22002
