$date
	Sun Apr 28 07:07:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUDecoder_tb $end
$var wire 3 ! ALUControl [2:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 7 $ funct7_5 [6:0] $end
$var reg 7 % opcode_5 [6:0] $end
$scope module uut $end
$var wire 2 & ALUOp [1:0] $end
$var wire 3 ' funct3 [2:0] $end
$var wire 1 ( funct7_5 $end
$var wire 7 ) opcode_5 [6:0] $end
$var reg 3 * ALUControl [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
bx )
x(
bx '
b0 &
bx %
bx $
bx #
b0 "
b0 !
$end
#10
b1 !
b1 *
b1 "
b1 &
#20
b0 !
b0 *
0(
b0 %
b0 )
b0 $
b0 #
b0 '
b10 "
b10 &
#30
b1 !
b1 *
1(
b110011 %
b110011 )
b100000 $
#40
b101 !
b101 *
b10 #
b10 '
#50
b11 !
b11 *
b110 #
b110 '
#60
b10 !
b10 *
b111 #
b111 '
#70
