// SPDX-License-Identifier: Apache-2.0
/*
 * dts file for Xilinx KR260 TSN
 *
 * (C) Copyright 2021 - 2022, Xilinx, Inc.
 * Copyright (C) 2023 - 2024, Advanced Micro Devices, Inc.
 *
 */

/dts-v1/;
/plugin/;

&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "kr260-tsn-rs485pmod.bit.bin";
	resets = <&zynqmp_reset 116>;
};

&amba {
	afi0: afi0 {
		compatible = "xlnx,afi-fpga";
		config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 0>, <5 0>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0xa00>, <15 0x000>;
	};

	clk_out_200M: clk_out_200M { /* clk_out1 - clk_wiz_0 */
		compatible = "fixed-factor-clock";
		clocks = <&clk_25_0>; /* u92/91 - 25MHz clock - modelled in board dts */
		#clock-cells = <0>;
		clock-div = <1>;
		clock-mult = <8>;
	};

	clk_out_125M: clk_out_125M { /* clk_out2 - clk_wiz_0 */
		compatible = "fixed-factor-clock";
		clocks = <&clk_25_0>; /* u92/91 - 25MHz clock - modelled in board dts */
		#clock-cells = <0>;
		clock-div = <1>;
		clock-mult = <5>;
	};

	clk_out_300M: clk_out_300M { /* clk_out3 - clk_wiz_0 */
		compatible = "fixed-factor-clock";
		clocks = <&clk_25_0>; /* u92/91 - 25MHz clock - modelled in board dts */
		#clock-cells = <0>;
		clock-div = <1>;
		clock-mult = <12>;
	};

	clk_out_100M: clk_out_100M { /* clk_out4 - clk_wiz_0 */
		compatible = "fixed-factor-clock";
		clocks = <&clk_25_0>; /* u92/91 - 25MHz clock - modelled in board dts */
		#clock-cells = <0>;
		clock-div = <1>;
		clock-mult = <4>;
	};

	axi_intc_0: interrupt-controller@80020000 {
		clock-names = "s_axi_clk";
		clocks = <&clk_out_100M>;
		#interrupt-cells = <2>;
		compatible = "xlnx,xps-intc-1.00.a";
		interrupt-controller ;
		interrupt-parent = <&gic>;
		interrupts = <0 89 4>;
		reg = <0x0 0x80020000 0x0 0x1000>;
		xlnx,kind-of-intr = <0x000>;
		xlnx,num-intr-inputs = <0x20>;
	};
 
	/* ext_osc_pmodcan: External oscillator (X1) residing on Digilent PmodCAN device.
	Supplies 20MHz fixed clock to MCP25625 CAN Controller on the device to enable
  	communication. Refer PmodCAN schematic for details. */
 
 	ext_osc_pmodcan: ext_osc_pmodcan {
                compatible = "fixed-clock";
                #clock-cells = <0>;
                clock-frequency = <20000000>;
                clock-output-names = "ext_osc_pmodcan";
	};

	axi_quad_spi_CAN: axi_quad_spi@80080000 {
		bits-per-word = <8>;
		clock-names = "ext_spi_clk", "s_axi_clk";
		clocks = <&clk_out_100M>, <&clk_out_100M>;
		compatible = "xlnx,axi-quad-spi-3.2", "xlnx,xps-spi-2.00.a";
		fifo-size = <16>;
		interrupt-names = "ip2intc_irpt";
		interrupt-parent = <&axi_intc_0>;
		interrupts = <17 1>;
		num-cs = <0x1>;
		reg = <0x0 0x80080000 0x0 0x10000>;
		xlnx,num-ss-bits = <0x1>;
		xlnx,spi-mode = <0>;
    		can@0 {
			compatible = "microchip,mcp25625";
			reg = <0>;
			clocks = <&ext_osc_pmodcan>;
			interrupt-names = "can_int";
                       	interrupt-parent = <&axi_intc_0>; 
			interrupts = <16 1>;
			spi-max-frequency = <10000000>;
		};
	};

	axi_uartlite_0: serial@80010000 {
		clock-names = "s_axi_clk";
		clocks = <&clk_out_100M>;
		compatible = "xlnx,axi-uartlite-rs485";
		interrupt-parent = <&axi_intc_0>;
		interrupts = <15 0>;
		port-number = <0>;
		reg = <0x0 0x80010000 0x0 0x10000>;
	};

	axi_mcdma_0: axi_mcdma@80000000 {
		clock-names = "s_axi_clk", "s_axi_lite_clk";
		clocks = <&clk_out_200M>, <&clk_out_100M>;
		#dma-cells = <1>;
		compatible = "xlnx,axi-mcdma-1.1";
		interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut";
		interrupt-parent = <&axi_intc_0>;
		interrupts = <9 2 10 2 11 2 12 2 13 2 14 2>;
		reg = <0x0 0x80000000 0x0 0x1000>;
		xlnx,addrwidth = <0x20>;
		xlnx,include-dre ;
		xlnx,num-mm2s-channels = <0x2>;
		xlnx,num-s2mm-channels = <0x4>;
	};

	tsn_endpoint_ip_0: tsn_endpoint_ip_0 {
		clock-names = "host_txfifo_aclk", "host_rx_fifo_aclk", "s_axi_clk", "gtx_clk", "gtx_clk90", "ref_clk";
		clocks = <&clk_out_200M>, <&clk_out_200M>, <&clk_out_100M>, <&clk_out_125M>, <&clk_out_125M>, <&clk_out_300M>;
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "xlnx,tsn-endpoint-ethernet-mac-2.0";
		interrupt-names = "interrupt_ptp_rx_1", "interrupt_ptp_tx_1", "mac_irq_1", "tsn_ep_scheduler_irq", "interrupt_ptp_timer", "interrupt_ptp_rx_2", "interrupt_ptp_tx_2", "mac_irq_2";
		interrupt-parent = <&axi_intc_0>;
		interrupts = <0 2 2 2 4 2 7 2 6 2 1 2 3 2 5 2>;
		ranges ;
		reg = <0x0 0x80040000 0x0 0x40000>;

		tsn_emac_1: tsn_emac_1@80060000 {
			compatible = "xlnx,tsn-ethernet-1.00.a";
			interrupt-names = "interrupt_ptp_rx_2", "interrupt_ptp_tx_2", "mac_irq_2";
			interrupt-parent = <&axi_intc_0>;
			interrupts = <1 2 3 2 5 2>;
			local-mac-address = [00 0A 35 00 01 0f];
			phy-handle = <&phy20>;
			phy-mode = "rgmii-id";
			reg = <0x0 0x80060000 0x0 0x14000>;
			tsn,endpoint = <&tsn_ep>;
			xlnx,eth-hasnobuf ;
			xlnx,num-queues = /bits/ 16 <0x4>;
			xlnx,num-tc = /bits/ 16 <0x2>;
			xlnx,phy-type = <0x3>;
			xlnx,qbv-addr = <0x80074000>;
			xlnx,qbv-size = <0x4000>;
			xlnx,rxsum = <0>;
			xlnx,tsn ;
			xlnx,tsn-slave ;
			xlnx,txsum = <0>;
			my_tsn_ip_mdio1: mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				phy20: phy@3 {
					reg = <0x3>;
					ti,rx-internal-delay = <0x4>;
					ti,tx-internal-delay = <0x4>;
					tx-fifo-depth = <0x1>;
					rx-fifo-depth = <0x1>;
					ti,dp83867-rxctrl-strap-quirk;
				};
			};
		};

		tsn_emac_0: tsn_emac_0@80040000 {
			axistream-connected-rx = <&axi_mcdma_0>, <&axi_mcdma_0>;
			axistream-connected-tx = <&axi_mcdma_0>, <&ta_dma_0>;
			compatible = "xlnx,tsn-ethernet-1.00.a";
			interrupt-names = "interrupt_ptp_rx_1", "interrupt_ptp_tx_1", "mac_irq_1", "interrupt_ptp_timer";
			interrupt-parent = <&axi_intc_0>;
			interrupts = <0 2 2 2 4 2 6 2>;
			local-mac-address = [00 0A 35 00 01 0e];
			phy-handle = <&phy10>;
			phy-mode = "rgmii-id";
			reg = <0x0 0x80040000 0x0 0x14000>;
			tsn,endpoint = <&tsn_ep>;
			xlnx,channel-ids = "1","2","3","4";
			xlnx,eth-hasnobuf ;
			xlnx,num-queues = /bits/ 16 <0x4>;
			xlnx,num-tc = /bits/ 16 <0x2>;
			xlnx,phy-type = <0x3>;
			xlnx,qbv-addr = <0x80054000>;
			xlnx,qbv-size = <0x2000>;
			xlnx,rxsum = <0>;
			xlnx,tsn ;
			xlnx,txsum = <0>;
			my_tsn_ip_mdio0: mdio {
				#address-cells = <1>;
				#size-cells = <0>;
				phy10: phy@2 {
					reg = <0x2>;
					ti,rx-internal-delay = <0x4>;
					ti,tx-internal-delay = <0x4>;
					tx-fifo-depth = <0x1>;
					rx-fifo-depth = <0x1>;
					ti,dp83867-rxctrl-strap-quirk;
				};
			};
		};

		epswitch: tsn_switch@80078000 {
			compatible = "xlnx,tsn-switch";
			ports = <&tsn_ep>, <&tsn_emac_0>, <&tsn_emac_1>;
			reg = <0x0 0x80078000 0x0 0x00008000>;
			xlnx,has-hwaddr-learning ;
			xlnx,num-ports = /bits/ 16 <0x3>;
			xlnx,num-tc = /bits/ 16 <0x2>;
		};

		tsn_ep: tsn_ep@80056000 {
			axistream-connected-rx = <&axi_mcdma_0>, <&axi_mcdma_0>;
			axistream-connected-tx = <&axi_mcdma_0>, <&ta_dma_0>;
			compatible = "xlnx,tsn-ep";
			interrupt-names = "tsn_ep_scheduler_irq", "mm2s_ch1_introut", "mm2s_ch2_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut";
			interrupt-parent = <&axi_intc_0>;
			interrupts = <7 2 9 2 10 2 11 2 12 2 13 2 14 2>;
			local-mac-address = [00 0A 35 00 01 05];
			reg = <0x0 0x80056000 0x0 0xA000>;
			xlnx,channel-ids = "1","2","3","4";
			xlnx,eth-hasnobuf ;
			xlnx,num-tc = /bits/ 16 <0x2>;
		};
	};

	ta_dma_0: ta_dma@90000000 {
		clock-names = "dma_clk", "rtc_clk";
		clocks = <&clk_out_200M>, <&clk_out_125M>;
		interrupt-names = "introut";
		interrupt-parent = <&axi_intc_0>;
		interrupts = <8 2>;
		reg = <0x0 0x90000000 0x0 0x800000>;
		xlnx,num-buffers-per-stream = <0x40>;
		xlnx,num-fetch-entries = <0x8>;
		xlnx,num-streams = <0x8>;
	};

	tpmod_ctrl_0: tpmod_ctrl@80030000 {
		clock-names = "s00_axi_clk";
		clocks = <&clk_out_100M>;
		compatible = "generic-uio";
		linux,uio-name = "tpmod_ctrl";
		reg = <0x0 0x80030000 0x0 0x1000>;
	};

};
