########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
#  v         #
########################################

TOP_MODULE := filter_2d_ciris
PROJECT := filter_2d_ciris
PROJECT_FILE := $(PROJECT).xpr
TOOL_PATH := 
TCL_INTERPRETER := vivado -mode tcl -source
ifneq ($(strip $(TOOL_PATH)),)
TCL_INTERPRETER := $(TOOL_PATH)/$(TCL_INTERPRETER)
endif

SYN_FAMILY := ARTIX-7
SYN_DEVICE := xc7a12t
SYN_PACKAGE := cpg238
SYN_GRADE := -3

TCL_CREATE := create_project $(PROJECT) ./
TCL_OPEN := open_project $(PROJECT_FILE)
TCL_CLOSE := exit
ifneq ($(wildcard $(PROJECT_FILE)),)
TCL_CREATE := $(TCL_OPEN)
endif

#target for performing local synthesis
all: bitstream

SOURCES_VerilogFile := \
../../rtl/axil_reg_if_wr.v \
../../../../../common/common_lib2/AvalonST/crs_av_st_input/rtl/alt_vipvfr131_common_stream_input.v \
../../rtl/axil_reg_if.v \
../../../../../common/common_lib2/AvalonST/crs_av_st_output/rtl/alt_vipvfr131_common_stream_output.v \
../../rtl/axil_reg_if_rd.v \
../../../../../common/common_lib2/AvalonST/crs_av_st_input/rtl/alt_vipvfr131_common_control_packet_decoder.v \
../../../../../common/common_lib2/AvalonST/crs_av_st_output/rtl/alt_vipvfr131_common_control_packet_encoder.v

SOURCES_SVFile := \
../../rtl/paralel_sum.sv \
../../rtl/reg_ciris.sv \
../../rtl/mult_matrix_2d.sv \
../../rtl/filter_2d_ciris.sv \
../../../../../common/common_lib2/AvalonST/crs_av_st_output/rtl/crs_av_st_output.sv \
../../../../../common/common_lib2/fifo/sync_fifo/rtl/crs_lib_fifo_sync.sv \
../../../../../common/common_lib2/AvalonST/crs_av_st_input/rtl/crs_av_st_input.sv \
../../../../../common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv

SOURCES_XDCFile := \
../../rtl/sdc.xdc

files.tcl:
		@$(foreach sourcefile, $(SOURCES_VerilogFile), echo add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)] >> $@ &)
		@$(foreach sourcefile, $(SOURCES_SVFile), echo add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)] >> $@ &)
		@$(foreach sourcefile, $(SOURCES_XDCFile), echo add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)] >> $@ &)

SYN_PRE_PROJECT_CMD := 
SYN_POST_PROJECT_CMD := 

SYN_PRE_SYNTHESIZE_CMD := 
SYN_POST_SYNTHESIZE_CMD := 

SYN_PRE_PAR_CMD := 
SYN_POST_PAR_CMD := 

SYN_PRE_BITSTREAM_CMD := 
SYN_POST_BITSTREAM_CMD := 

project.tcl:
		echo $(TCL_CREATE) >> $@
		echo # project properties >> $@
		echo set_property "part" "$(SYN_DEVICE)$(SYN_PACKAGE)$(SYN_GRADE)" [current_project] >> $@
		echo set_property "target_language" "verilog" [current_project] >> $@
		echo set_property "top" "$(TOP_MODULE)" [get_property srcset [current_run]] >> $@
		echo source files.tcl >> $@
		echo update_compile_order -fileset sources_1 >> $@
		echo update_compile_order -fileset sim_1 >> $@
		echo $(TCL_CLOSE) >> $@

project: files.tcl project.tcl
		$(SYN_PRE_PROJECT_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PROJECT_CMD)
		type nul >> $@

synthesize.tcl:
		echo $(TCL_OPEN) >> $@
		echo # synthesize properties >> $@
		echo reset_run synth_1 >> $@
		echo launch_runs synth_1 >> $@
		echo wait_on_run synth_1 >> $@
		echo set result [get_property STATUS [get_runs synth_1]] >> $@
		echo set keyword [lindex [split $$result " "] end] >> $@
		echo if { $$keyword != "Complete!" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_CLOSE) >> $@

synthesize: project synthesize.tcl
		$(SYN_PRE_SYNTHESIZE_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_SYNTHESIZE_CMD)
		type nul >> $@

par.tcl:
		echo $(TCL_OPEN) >> $@
		echo # par properties >> $@
		echo reset_run impl_1 >> $@
		echo launch_runs impl_1 >> $@
		echo wait_on_run impl_1 >> $@
		echo set result [get_property STATUS [get_runs impl_1]] >> $@
		echo set keyword [lindex [split $$result " "] end] >> $@
		echo if { $$keyword != "Complete!" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_CLOSE) >> $@

par: synthesize par.tcl
		$(SYN_PRE_PAR_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PAR_CMD)
		type nul >> $@

bitstream.tcl:
		echo $(TCL_OPEN) >> $@
		echo launch_runs impl_1 -to_step write_bitstream >> $@
		echo wait_on_run impl_1 >> $@
		echo $(TCL_CLOSE) >> $@

bitstream: par bitstream.tcl
		$(SYN_PRE_BITSTREAM_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_BITSTREAM_CMD)
		type nul >> $@

CLEAN_TARGETS := $(LIBS) .Xil *.jou *.log *.pb *.dmp $(PROJECT).cache $(PROJECT).data work $(PROJECT).runs $(PROJECT).hw $(PROJECT).ip_user_files $(PROJECT_FILE)

clean:
		del /s /q /f $(CLEAN_TARGETS)
		@-rmdir /s /q $(CLEAN_TARGETS) >nul 2>&1
		del /s /q /f project synthesize translate map par bitstream
		del /s /q /f project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl

mrproper: clean
		del /s /q /f *.bit *.bin

.PHONY: mrproper clean all
