{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418923666500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418923666500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:27:45 2014 " "Processing started: Thu Dec 18 14:27:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418923666500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418923666500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418923666500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418923667704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_read_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_read_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Read_FSM " "Found entity 1: LCD_Read_FSM" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_ram_with_init " "Found entity 1: sp_ram_with_init" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_asc_hex " "Found entity 1: bin_to_asc_hex" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667923 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_asc_hex_tb " "Found entity 2: bin_to_asc_hex_tb" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_mem_read " "Found entity 1: lcd_mem_read" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux35.v 1 1 " "Found 1 design units, including 1 entities, in source file mux35.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux35 " "Found entity 1: mux35" {  } { { "mux35.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.v 1 1 " "Found 1 design units, including 1 entities, in source file mux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Found entity 1: mux18" {  } { { "mux18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_18.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_18 " "Found entity 1: mux3_18" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(26) " "Verilog HDL information at control_unit_microprogramed.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418923667985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(326) " "Verilog HDL information at control_unit_microprogramed.v(326): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 326 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418923667985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923667985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923667985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_jpc.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_jpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_jpc " "Found entity 1: somador_jpc" {  } { { "somador_jpc.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/somador_jpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lcd " "Found entity 1: mux_lcd" {  } { { "mux_lcd.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668063 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "musa.v(295) " "Verilog HDL Instantiation warning at musa.v(295): instance has no name" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 295 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1418923668095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "musa " "Elaborating entity \"musa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418923668282 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_reg musa.v(51) " "Verilog HDL warning at musa.v(51): object flag_reg used but never assigned" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1418923668298 "|musa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg 0 musa.v(51) " "Net \"flag_reg\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418923668298 "|musa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_microprogramed control_unit_microprogramed:cum01 " "Elaborating entity \"control_unit_microprogramed\" for hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668314 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brfl_control control_unit_microprogramed.v(26) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable \"brfl_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923668314 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brfl_control control_unit_microprogramed.v(26) " "Inferred latch for \"brfl_control\" at control_unit_microprogramed.v(26)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668314 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu01 " "Elaborating entity \"alu\" for hierarchy \"alu:alu01\"" {  } { { "musa.v" "alu01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668314 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(36) " "Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_out alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"flags_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[0\] alu.v(60) " "Inferred latch for \"flags_out\[0\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[1\] alu.v(60) " "Inferred latch for \"flags_out\[1\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[2\] alu.v(60) " "Inferred latch for \"flags_out\[2\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923668329 "|musa|alu:alu01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory01 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory01\"" {  } { { "musa.v" "data_memory01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668470 ""}  } { { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418923668470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_61i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_61i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_61i1 " "Found entity 1: altsyncram_61i1" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923668720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_61i1 data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated " "Elaborating entity \"altsyncram_61i1\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923668782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418923668782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory01 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory01\"" {  } { { "musa.v" "instruction_memory01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_memory.mif " "Parameter \"init_file\" = \"instruction_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923668814 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418923668814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hka1 " "Found entity 1: altsyncram_hka1" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923669064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418923669064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hka1 instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated " "Elaborating entity \"altsyncram_hka1\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:rb01 " "Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:rb01\"" {  } { { "musa.v" "rb01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669095 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_data registers_bank.v(57) " "Verilog HDL Always Construct warning at registers_bank.v(57): variable \"write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD registers_bank.v(57) " "Verilog HDL Always Construct warning at registers_bank.v(57): variable \"RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS registers_bank.v(60) " "Verilog HDL Always Construct warning at registers_bank.v(60): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RT registers_bank.v(61) " "Verilog HDL Always Construct warning at registers_bank.v(61): variable \"RT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 registers_bank.v(54) " "Verilog HDL Always Construct warning at registers_bank.v(54): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 registers_bank.v(54) " "Verilog HDL Always Construct warning at registers_bank.v(54): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] registers_bank.v(59) " "Inferred latch for \"data_2\[0\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] registers_bank.v(59) " "Inferred latch for \"data_2\[1\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] registers_bank.v(59) " "Inferred latch for \"data_2\[2\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] registers_bank.v(59) " "Inferred latch for \"data_2\[3\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] registers_bank.v(59) " "Inferred latch for \"data_2\[4\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] registers_bank.v(59) " "Inferred latch for \"data_2\[5\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] registers_bank.v(59) " "Inferred latch for \"data_2\[6\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] registers_bank.v(59) " "Inferred latch for \"data_2\[7\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] registers_bank.v(59) " "Inferred latch for \"data_2\[8\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] registers_bank.v(59) " "Inferred latch for \"data_2\[9\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] registers_bank.v(59) " "Inferred latch for \"data_2\[10\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] registers_bank.v(59) " "Inferred latch for \"data_2\[11\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] registers_bank.v(59) " "Inferred latch for \"data_2\[12\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] registers_bank.v(59) " "Inferred latch for \"data_2\[13\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] registers_bank.v(59) " "Inferred latch for \"data_2\[14\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] registers_bank.v(59) " "Inferred latch for \"data_2\[15\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] registers_bank.v(59) " "Inferred latch for \"data_2\[16\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] registers_bank.v(59) " "Inferred latch for \"data_2\[17\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] registers_bank.v(59) " "Inferred latch for \"data_2\[18\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] registers_bank.v(59) " "Inferred latch for \"data_2\[19\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] registers_bank.v(59) " "Inferred latch for \"data_2\[20\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] registers_bank.v(59) " "Inferred latch for \"data_2\[21\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] registers_bank.v(59) " "Inferred latch for \"data_2\[22\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] registers_bank.v(59) " "Inferred latch for \"data_2\[23\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] registers_bank.v(59) " "Inferred latch for \"data_2\[24\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] registers_bank.v(59) " "Inferred latch for \"data_2\[25\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] registers_bank.v(59) " "Inferred latch for \"data_2\[26\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] registers_bank.v(59) " "Inferred latch for \"data_2\[27\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] registers_bank.v(59) " "Inferred latch for \"data_2\[28\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] registers_bank.v(59) " "Inferred latch for \"data_2\[29\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] registers_bank.v(59) " "Inferred latch for \"data_2\[30\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] registers_bank.v(59) " "Inferred latch for \"data_2\[31\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669095 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] registers_bank.v(59) " "Inferred latch for \"data_1\[0\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] registers_bank.v(59) " "Inferred latch for \"data_1\[1\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] registers_bank.v(59) " "Inferred latch for \"data_1\[2\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] registers_bank.v(59) " "Inferred latch for \"data_1\[3\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] registers_bank.v(59) " "Inferred latch for \"data_1\[4\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] registers_bank.v(59) " "Inferred latch for \"data_1\[5\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] registers_bank.v(59) " "Inferred latch for \"data_1\[6\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] registers_bank.v(59) " "Inferred latch for \"data_1\[7\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] registers_bank.v(59) " "Inferred latch for \"data_1\[8\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] registers_bank.v(59) " "Inferred latch for \"data_1\[9\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] registers_bank.v(59) " "Inferred latch for \"data_1\[10\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] registers_bank.v(59) " "Inferred latch for \"data_1\[11\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] registers_bank.v(59) " "Inferred latch for \"data_1\[12\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] registers_bank.v(59) " "Inferred latch for \"data_1\[13\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] registers_bank.v(59) " "Inferred latch for \"data_1\[14\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] registers_bank.v(59) " "Inferred latch for \"data_1\[15\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] registers_bank.v(59) " "Inferred latch for \"data_1\[16\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] registers_bank.v(59) " "Inferred latch for \"data_1\[17\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] registers_bank.v(59) " "Inferred latch for \"data_1\[18\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] registers_bank.v(59) " "Inferred latch for \"data_1\[19\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] registers_bank.v(59) " "Inferred latch for \"data_1\[20\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] registers_bank.v(59) " "Inferred latch for \"data_1\[21\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] registers_bank.v(59) " "Inferred latch for \"data_1\[22\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] registers_bank.v(59) " "Inferred latch for \"data_1\[23\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] registers_bank.v(59) " "Inferred latch for \"data_1\[24\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] registers_bank.v(59) " "Inferred latch for \"data_1\[25\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] registers_bank.v(59) " "Inferred latch for \"data_1\[26\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] registers_bank.v(59) " "Inferred latch for \"data_1\[27\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] registers_bank.v(59) " "Inferred latch for \"data_1\[28\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] registers_bank.v(59) " "Inferred latch for \"data_1\[29\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] registers_bank.v(59) " "Inferred latch for \"data_1\[30\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] registers_bank.v(59) " "Inferred latch for \"data_1\[31\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669110 "|musa|registers_bank:rb01"}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923669142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418923669142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend01 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend01\"" {  } { { "musa.v" "sign_extend01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.v 1 1 " "Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418923669173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc01 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc01\"" {  } { { "musa.v" "pc01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669173 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_adress_out program_counter.v(9) " "Verilog HDL Always Construct warning at program_counter.v(9): inferring latch(es) for variable \"read_adress_out\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[0\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[0\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[1\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[1\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[2\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[2\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[3\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[3\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[4\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[4\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[5\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[5\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[6\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[6\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[7\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[7\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669173 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[8\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[8\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[9\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[9\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[10\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[10\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[11\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[11\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[12\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[12\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[13\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[13\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[14\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[14\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[15\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[15\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[16\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[16\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[17\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[17\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|program_counter:pc01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack01 " "Elaborating entity \"stack\" for hierarchy \"stack:stack01\"" {  } { { "musa.v" "stack01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669189 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_PC stack.v(40) " "Verilog HDL Always Construct warning at stack.v(40): variable \"read_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(40) " "Verilog HDL Always Construct warning at stack.v(40): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(41) " "Verilog HDL Always Construct warning at stack.v(41): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(47) " "Verilog HDL Always Construct warning at stack.v(47): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(48) " "Verilog HDL Always Construct warning at stack.v(48): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ptr stack.v(36) " "Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_PC stack.v(36) " "Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"write_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[0\] stack.v(36) " "Inferred latch for \"write_PC\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[1\] stack.v(36) " "Inferred latch for \"write_PC\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[2\] stack.v(36) " "Inferred latch for \"write_PC\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[3\] stack.v(36) " "Inferred latch for \"write_PC\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[4\] stack.v(36) " "Inferred latch for \"write_PC\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[5\] stack.v(36) " "Inferred latch for \"write_PC\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[6\] stack.v(36) " "Inferred latch for \"write_PC\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[7\] stack.v(36) " "Inferred latch for \"write_PC\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[8\] stack.v(36) " "Inferred latch for \"write_PC\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[9\] stack.v(36) " "Inferred latch for \"write_PC\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[10\] stack.v(36) " "Inferred latch for \"write_PC\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[11\] stack.v(36) " "Inferred latch for \"write_PC\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[12\] stack.v(36) " "Inferred latch for \"write_PC\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[13\] stack.v(36) " "Inferred latch for \"write_PC\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[14\] stack.v(36) " "Inferred latch for \"write_PC\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[15\] stack.v(36) " "Inferred latch for \"write_PC\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669189 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[16\] stack.v(36) " "Inferred latch for \"write_PC\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[17\] stack.v(36) " "Inferred latch for \"write_PC\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[0\] stack.v(36) " "Inferred latch for \"ptr\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[1\] stack.v(36) " "Inferred latch for \"ptr\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[2\] stack.v(36) " "Inferred latch for \"ptr\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[3\] stack.v(36) " "Inferred latch for \"ptr\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[4\] stack.v(36) " "Inferred latch for \"ptr\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[5\] stack.v(36) " "Inferred latch for \"ptr\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[6\] stack.v(36) " "Inferred latch for \"ptr\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[7\] stack.v(36) " "Inferred latch for \"ptr\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[8\] stack.v(36) " "Inferred latch for \"ptr\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[9\] stack.v(36) " "Inferred latch for \"ptr\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[10\] stack.v(36) " "Inferred latch for \"ptr\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[11\] stack.v(36) " "Inferred latch for \"ptr\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[12\] stack.v(36) " "Inferred latch for \"ptr\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[13\] stack.v(36) " "Inferred latch for \"ptr\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[14\] stack.v(36) " "Inferred latch for \"ptr\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[15\] stack.v(36) " "Inferred latch for \"ptr\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[16\] stack.v(36) " "Inferred latch for \"ptr\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[17\] stack.v(36) " "Inferred latch for \"ptr\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[18\] stack.v(36) " "Inferred latch for \"ptr\[18\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[19\] stack.v(36) " "Inferred latch for \"ptr\[19\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[20\] stack.v(36) " "Inferred latch for \"ptr\[20\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[21\] stack.v(36) " "Inferred latch for \"ptr\[21\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[22\] stack.v(36) " "Inferred latch for \"ptr\[22\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[23\] stack.v(36) " "Inferred latch for \"ptr\[23\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[24\] stack.v(36) " "Inferred latch for \"ptr\[24\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[25\] stack.v(36) " "Inferred latch for \"ptr\[25\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[26\] stack.v(36) " "Inferred latch for \"ptr\[26\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[27\] stack.v(36) " "Inferred latch for \"ptr\[27\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[28\] stack.v(36) " "Inferred latch for \"ptr\[28\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[29\] stack.v(36) " "Inferred latch for \"ptr\[29\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[30\] stack.v(36) " "Inferred latch for \"ptr\[30\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[31\] stack.v(36) " "Inferred latch for \"ptr\[31\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669204 "|musa|stack:stack01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador01 " "Elaborating entity \"somador\" for hierarchy \"somador:somador01\"" {  } { { "musa.v" "somador01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_jpc somador_jpc:s_jpc01 " "Elaborating entity \"somador_jpc\" for hierarchy \"somador_jpc:s_jpc01\"" {  } { { "musa.v" "s_jpc01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "musa.v" "mux_alu" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:alu_control " "Elaborating entity \"mux6\" for hierarchy \"mux6:alu_control\"" {  } { { "musa.v" "alu_control" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_18 mux3_18:branch_mux " "Elaborating entity \"mux3_18\" for hierarchy \"mux3_18:branch_mux\"" {  } { { "musa.v" "branch_mux" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669235 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3_18.v(10) " "Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3_18.v(10) " "Inferred latch for \"out\[0\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3_18.v(10) " "Inferred latch for \"out\[1\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3_18.v(10) " "Inferred latch for \"out\[2\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3_18.v(10) " "Inferred latch for \"out\[3\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3_18.v(10) " "Inferred latch for \"out\[4\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3_18.v(10) " "Inferred latch for \"out\[5\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3_18.v(10) " "Inferred latch for \"out\[6\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3_18.v(10) " "Inferred latch for \"out\[7\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3_18.v(10) " "Inferred latch for \"out\[8\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3_18.v(10) " "Inferred latch for \"out\[9\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3_18.v(10) " "Inferred latch for \"out\[10\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3_18.v(10) " "Inferred latch for \"out\[11\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669235 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3_18.v(10) " "Inferred latch for \"out\[12\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669251 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3_18.v(10) " "Inferred latch for \"out\[13\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669251 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3_18.v(10) " "Inferred latch for \"out\[14\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669251 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3_18.v(10) " "Inferred latch for \"out\[15\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669251 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3_18.v(10) " "Inferred latch for \"out\[16\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669251 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3_18.v(10) " "Inferred latch for \"out\[17\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418923669251 "|musa|mux3_18:branch_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18 mux18:somador_mux " "Elaborating entity \"mux18\" for hierarchy \"mux18:somador_mux\"" {  } { { "musa.v" "somador_mux" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:registers_bank_mux " "Elaborating entity \"mux_5\" for hierarchy \"mux_5:registers_bank_mux\"" {  } { { "musa.v" "registers_bank_mux" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_mem_read lcd_mem_read:lcd_mem_read_u0 " "Elaborating entity \"lcd_mem_read\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\"" {  } { { "musa.v" "lcd_mem_read_u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Read_FSM lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0 " "Elaborating entity \"LCD_Read_FSM\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "LCD_Read_FSM_u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0 " "Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1 " "Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u1" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lcd mux_lcd:comb_119 " "Elaborating entity \"mux_lcd\" for hierarchy \"mux_lcd:comb_119\"" {  } { { "musa.v" "comb_119" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418923669314 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[0\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[1\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[2\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[3\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[4\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[5\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[6\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[7\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[8\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[9\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[10\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[11\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[12\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[13\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[14\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[15\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[16\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[17\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[18\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[19\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[20\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[21\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[22\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[23\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[24\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[25\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[26\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[27\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[28\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[29\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[30\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[31\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[9\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[10\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[11\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[12\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[13\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[14\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[15\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[16\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[17\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[18\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[19\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[20\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[21\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[22\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[23\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[24\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[25\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[26\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[27\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[28\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[29\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[30\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[31\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923669860 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1418923669860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1418923669860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418923671610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418923671673 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418923671673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on_out VCC " "Pin \"lcd_on_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418923672048 "|musa|lcd_on_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon_out VCC " "Pin \"lcd_blon_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418923672048 "|musa|lcd_blon_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw_out GND " "Pin \"lcd_rw_out\" is stuck at GND" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418923672048 "|musa|lcd_rw_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418923672048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418923672485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418923674517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418923674736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418923675135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923675135 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923675307 "|musa|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seletor " "No output dependent on input pin \"seletor\"" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418923675307 "|musa|seletor"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418923675307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418923675307 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418923675307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418923675307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418923675307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418923675432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:27:55 2014 " "Processing ended: Thu Dec 18 14:27:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418923675432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418923675432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418923675432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418923675432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418923680997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418923680997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:27:59 2014 " "Processing started: Thu Dec 18 14:27:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418923680997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418923680997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off core-musa -c musa " "Command: quartus_fit --read_settings_files=off --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418923680997 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418923681232 ""}
{ "Info" "0" "" "Project  = core-musa" {  } {  } 0 0 "Project  = core-musa" 0 0 "Fitter" 0 0 1418923681232 ""}
{ "Info" "0" "" "Revision = musa" {  } {  } 0 0 "Revision = musa" 0 0 "Fitter" 0 0 1418923681232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1418923681513 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "musa EP3C25F324I7 " "Selected device EP3C25F324I7 for design \"musa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418923681528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418923681685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418923681685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418923681685 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418923681982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418923682013 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C7 " "Device EP3C25F324C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418923683044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Device EP3C40F324C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418923683044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Device EP3C40F324I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418923683044 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418923683044 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418923683044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418923683044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418923683044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418923683044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418923683044 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418923683044 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418923683060 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { clk } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seletor " "Pin seletor not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { seletor } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seletor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_mem_rd_en_out " "Pin data_mem_rd_en_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { data_mem_rd_en_out } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_mem_rd_en_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[0\] " "Pin lcd_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[0] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[1\] " "Pin lcd_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[1] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[2\] " "Pin lcd_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[2] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[3\] " "Pin lcd_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[3] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[4\] " "Pin lcd_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[4] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[5\] " "Pin lcd_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[5] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[6\] " "Pin lcd_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[6] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data_out\[7\] " "Pin lcd_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_data_out[7] } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_on_out " "Pin lcd_on_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_on_out } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_on_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blon_out " "Pin lcd_blon_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_blon_out } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blon_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw_out " "Pin lcd_rw_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_rw_out } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_en_out " "Pin lcd_en_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_en_out } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_en_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rs_out " "Pin lcd_rs_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { lcd_rs_out } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rs_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_in " "Pin read_in not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { read_in } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50 " "Pin clk_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { clk_50 } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { rst_n } } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418923685443 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1418923685443 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "musa.sdc " "Synopsys Design Constraints File file not found: 'musa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418923686459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418923686474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1418923686474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1418923686474 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418923686474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_50~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418923686693 ""}  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418923686693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "read_in~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node read_in~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418923686693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_mem_rd_en_out~output " "Destination node data_mem_rd_en_out~output" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_mem_rd_en_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418923686693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418923686693 ""}  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418923686693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418923686693 ""}  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418923686693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418923687615 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418923687615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418923687615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418923687631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418923687631 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418923687662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418923687662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418923687662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418923687756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418923687756 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418923687756 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 2 14 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 2 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1418923687756 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1418923687756 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1418923687756 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418923687756 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1418923687756 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1418923687756 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418923687896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418923692601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418923693274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418923693524 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418923697107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418923697107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418923697857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "C:/Users/Matheus/Documents/t02-core-musa/rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418923701359 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418923701359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418923704111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418923704111 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418923704111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418923704204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418923704392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418923705626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418923705767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418923706579 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418923708064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.fit.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418923709923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418923711345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:28:31 2014 " "Processing ended: Thu Dec 18 14:28:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418923711345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418923711345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418923711345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418923711345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418923717317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418923717317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:28:36 2014 " "Processing started: Thu Dec 18 14:28:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418923717317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418923717317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off core-musa -c musa " "Command: quartus_asm --read_settings_files=off --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418923717317 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418923721885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418923722010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418923723916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:28:43 2014 " "Processing ended: Thu Dec 18 14:28:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418923723916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418923723916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418923723916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418923723916 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418923724682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418923728564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418923728564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:28:47 2014 " "Processing started: Thu Dec 18 14:28:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418923728564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418923728564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta core-musa -c musa " "Command: quartus_sta core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418923728564 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418923728845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418923729447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418923729447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418923729604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418923729604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "musa.sdc " "Synopsys Design Constraints File file not found: 'musa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418923730245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418923730245 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418923730245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name read_in read_in " "create_clock -period 1.000 -name read_in read_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418923730245 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418923730245 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1418923730870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418923730870 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418923730870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1418923730917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1418923730995 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418923730995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.883 " "Worst-case setup slack is -2.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.883            -101.288 clk_50  " "   -2.883            -101.288 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152              -6.298 read_in  " "   -1.152              -6.298 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clk_50  " "    0.417               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 read_in  " "    0.421               0.000 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923731011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.039 " "Worst-case recovery slack is 0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 clk_50  " "    0.039               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.101 " "Worst-case removal slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -5.132 clk_50  " "   -0.101              -5.132 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923731026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.535 clk_50  " "   -3.000             -68.535 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 read_in  " "   -3.000             -13.280 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923731042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923731042 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1418923731339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1418923731433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1418923733387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1418923733653 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418923733653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.494 " "Worst-case setup slack is -2.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.494             -84.479 clk_50  " "   -2.494             -84.479 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -4.256 read_in  " "   -0.824              -4.256 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923733668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk_50  " "    0.343               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 read_in  " "    0.361               0.000 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.105 " "Worst-case recovery slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk_50  " "    0.105               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923733684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.099 " "Worst-case removal slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -5.003 clk_50  " "   -0.099              -5.003 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923733700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.535 clk_50  " "   -3.000             -68.535 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 read_in  " "   -3.000             -13.280 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923733731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923733731 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1418923734009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1418923734477 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418923734477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.119 " "Worst-case setup slack is -1.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119             -25.669 clk_50  " "   -1.119             -25.669 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 read_in  " "    0.008               0.000 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923734493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk_50  " "    0.179               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 read_in  " "    0.183               0.000 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923734524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.076 " "Worst-case recovery slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -3.828 clk_50  " "   -0.076              -3.828 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923734555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.069 " "Worst-case removal slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -3.501 clk_50  " "   -0.069              -3.501 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923734571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.571 clk_50  " "   -3.000             -56.571 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.704 read_in  " "   -3.000             -11.704 read_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418923734602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418923734602 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418923735680 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418923735680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418923736071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:28:56 2014 " "Processing ended: Thu Dec 18 14:28:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418923736071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418923736071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418923736071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418923736071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418923740933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418923740933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:29:00 2014 " "Processing started: Thu Dec 18 14:29:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418923740933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418923740933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off core-musa -c musa " "Command: quartus_eda --read_settings_files=off --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418923740933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_7_1200mv_100c_slow.vo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_7_1200mv_100c_slow.vo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923743151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_7_1200mv_-40c_slow.vo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_7_1200mv_-40c_slow.vo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923743355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_min_1200mv_-40c_fast.vo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_min_1200mv_-40c_fast.vo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923743542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa.vo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa.vo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923743745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_7_1200mv_100c_v_slow.sdo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923744058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_7_1200mv_-40c_v_slow.sdo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923744214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_min_1200mv_-40c_v_fast.sdo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923744386 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "musa_v.sdo C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/ simulation " "Generated file musa_v.sdo in folder \"C:/Users/Matheus/Documents/t02-core-musa/rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1418923744558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418923744714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:29:04 2014 " "Processing ended: Thu Dec 18 14:29:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418923744714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418923744714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418923744714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418923744714 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418923745605 ""}
