--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22086274 paths analyzed, 17774 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.844ns.
--------------------------------------------------------------------------------
Slack:                  2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (4.155ns logic, 13.076ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (4.155ns logic, 13.076ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (4.155ns logic, 13.076ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (4.155ns logic, 13.076ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.205ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     17.205ns (4.155ns logic, 13.050ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.205ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.205ns (4.155ns logic, 13.050ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.205ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     17.205ns (4.155ns logic, 13.050ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.205ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     17.205ns (4.155ns logic, 13.050ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X54Y132.B2     net (fanout=7)        2.022   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X54Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X50Y132.A2     net (fanout=12)       0.831   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X50Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C4     net (fanout=1)        0.652   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (4.155ns logic, 13.031ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X54Y132.B2     net (fanout=7)        2.022   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X54Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X50Y132.A2     net (fanout=12)       0.831   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X50Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C4     net (fanout=1)        0.652   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (4.155ns logic, 13.031ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X54Y132.B2     net (fanout=7)        2.022   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X54Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X50Y132.A2     net (fanout=12)       0.831   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X50Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C4     net (fanout=1)        0.652   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (4.155ns logic, 13.031ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X54Y132.B2     net (fanout=7)        2.022   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X54Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X50Y132.A2     net (fanout=12)       0.831   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X50Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C4     net (fanout=1)        0.652   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y128.D1     net (fanout=189)      2.917   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register10
    SLICE_X46Y130.D1     net (fanout=1)        1.063   cpus[0].u0/cpu_0/cache/_varindex0000(9)
    SLICE_X46Y130.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (4.155ns logic, 13.031ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.164ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     17.164ns (4.264ns logic, 12.900ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.164ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     17.164ns (4.264ns logic, 12.900ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.164ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     17.164ns (4.264ns logic, 12.900ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.164ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.164ns (4.264ns logic, 12.900ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.138ns (4.264ns logic, 12.874ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     17.138ns (4.264ns logic, 12.874ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     17.138ns (4.264ns logic, 12.874ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL4 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y132.B4     net (fanout=5)        1.657   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X50Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X53Y125.A3     net (fanout=14)       0.973   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X53Y125.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C2     net (fanout=1)        0.894   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq000035
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     17.138ns (4.264ns logic, 12.874ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.132ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.D1     net (fanout=189)      2.765   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.DMUX   Tilo                  0.242   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register8
    SLICE_X46Y130.C2     net (fanout=1)        0.937   cpus[0].u0/cpu_0/cache/_varindex0000(7)
    SLICE_X46Y130.COUT   Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     17.132ns (4.334ns logic, 12.798ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.132ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.D1     net (fanout=189)      2.765   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.DMUX   Tilo                  0.242   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register8
    SLICE_X46Y130.C2     net (fanout=1)        0.937   cpus[0].u0/cpu_0/cache/_varindex0000(7)
    SLICE_X46Y130.COUT   Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     17.132ns (4.334ns logic, 12.798ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.132ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.D1     net (fanout=189)      2.765   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.DMUX   Tilo                  0.242   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register8
    SLICE_X46Y130.C2     net (fanout=1)        0.937   cpus[0].u0/cpu_0/cache/_varindex0000(7)
    SLICE_X46Y130.COUT   Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     17.132ns (4.334ns logic, 12.798ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.132ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOADOL5 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X50Y128.B4     net (fanout=4)        1.620   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(5)
    SLICE_X50Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(5)1
    SLICE_X53Y128.A1     net (fanout=14)       0.921   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(5)
    SLICE_X53Y128.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(21)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C1     net (fanout=1)        1.009   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000128
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.D1     net (fanout=189)      2.765   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.DMUX   Tilo                  0.242   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register8
    SLICE_X46Y130.C2     net (fanout=1)        0.937   cpus[0].u0/cpu_0/cache/_varindex0000(7)
    SLICE_X46Y130.COUT   Topcyc                0.423   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(2)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.132ns (4.334ns logic, 12.798ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  2.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.119ns (Levels of Logic = 10)
  Clock Path Skew:      -0.363ns (1.210 - 1.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y25.DOBDOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X54Y132.B2     net (fanout=7)        2.022   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X54Y132.B      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X50Y132.A2     net (fanout=12)       0.831   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X50Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C4     net (fanout=1)        0.652   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000240
    SLICE_X51Y128.C      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000262
    SLICE_X51Y128.D5     net (fanout=1)        0.226   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X51Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
                                                       cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_or00001
    SLICE_X49Y129.C5     net (fanout=63)       0.425   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X49Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    SLICE_X44Y127.B1     net (fanout=189)      2.763   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    SLICE_X44Y127.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/_varindex0000(2)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register6
    SLICE_X46Y130.B1     net (fanout=1)        1.041   cpus[0].u0/cpu_0/cache/_varindex0000(5)
    SLICE_X46Y130.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(1)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X46Y131.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X45Y123.B2     net (fanout=10)       1.561   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X45Y123.B      Tilo                  0.094   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X47Y126.C2     net (fanout=5)        1.054   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X47Y126.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CE     net (fanout=11)       2.280   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X52Y114.CLK    Tceck                 0.501   cpus[0].u0/cpu_0/cache/N191
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     17.119ns (4.264ns logic, 12.855ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y19.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X1Y27.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X1Y27.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X0Y21.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X0Y21.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X0Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X0Y8.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X0Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X1Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X1Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.114 - 0.122)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y70.D2      net (fanout=2)        0.614   dvi.dvictrl0/clkval(0)
    SLICE_X49Y70.CLK     Tas                   0.028   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.499ns logic, 0.614ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  9.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y70.A4      net (fanout=2)        0.386   dvi.dvictrl0/clkval(0)
    SLICE_X48Y70.CLK     Tas                   0.007   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.478ns logic, 0.386ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  9.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.DQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y70.D4      net (fanout=2)        0.366   clk25
    SLICE_X49Y70.CLK     Tas                   0.028   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.478ns logic, 0.366ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X48Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X48Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X68Y64.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X68Y64.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7361 paths analyzed, 1894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.819ns.
--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.361 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A6       net (fanout=65)       0.319   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y63.CX       net (fanout=8)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y63.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.563ns logic, 1.656ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.361 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A6       net (fanout=65)       0.319   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y63.DX       net (fanout=8)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y63.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.563ns logic, 1.656ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.495 - 1.502)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.426   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.884ns logic, 1.426ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.205ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.361 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A6       net (fanout=65)       0.319   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y63.AX       net (fanout=8)        1.330   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y63.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.556ns logic, 1.649ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.295ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.495 - 1.502)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.411   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.884ns logic, 1.411ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.361 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A6       net (fanout=65)       0.319   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y63.BX       net (fanout=8)        1.330   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y63.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.550ns logic, 1.649ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.454 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.AX       net (fanout=8)        1.810   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.468ns logic, 1.810ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.275ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.454 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.BX       net (fanout=8)        1.810   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.465ns logic, 1.810ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.790 - 0.703)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.C4         net (fanout=131)      2.384   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)1
    RAMB36_X0Y16.DIBDIL5    net (fanout=1)        1.601   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.871ns (0.886ns logic, 3.985ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (1.460 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X0Y117.BX      net (fanout=1)        1.553   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
    SLICE_X0Y117.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.499ns logic, 1.553ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.265ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.454 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.CX       net (fanout=8)        1.785   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.CLK      Tdick                 0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.480ns logic, 1.785ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.263ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.454 - 1.463)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y84.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.DX       net (fanout=8)        1.785   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X1Y55.CLK      Tdick                 0.007   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.478ns logic, 1.785ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.224ns (1.455 - 1.679)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y266.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(54)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi
    SLICE_X0Y115.CX      net (fanout=1)        1.536   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(54)
    SLICE_X0Y115.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.512ns logic, 1.536ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.790 - 0.703)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.C4         net (fanout=131)      2.361   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)1
    RAMB36_X0Y16.DIBDIL2    net (fanout=1)        1.601   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.848ns (0.886ns logic, 3.962ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[18].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.467 - 1.688)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[18].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y76.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(18)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[18].qi
    SLICE_X4Y78.D6          net (fanout=1)        2.738   ddrsp0.ddrc0/sdi_data(18)
    SLICE_X4Y78.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(18)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(18)1
    RAMB36_X0Y17.DIBDIL2    net (fanout=1)        0.830   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(18)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.534ns (0.966ns logic, 3.568ns route)
                                                          (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.790 - 0.703)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.D4         net (fanout=131)      2.386   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.D          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)1
    RAMB36_X0Y16.DIBDIL7    net (fanout=1)        1.561   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.833ns (0.886ns logic, 3.947ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (1.479 - 1.687)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y275.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(58)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].qi
    SLICE_X3Y109.A5         net (fanout=1)        2.048   ddrsp0.ddrc0/sdi_data(58)
    SLICE_X3Y109.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)1
    RAMB36_X0Y16.DIBDIL6    net (fanout=1)        1.477   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.491ns (0.966ns logic, 3.525ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.790 - 0.703)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.B5         net (fanout=131)      2.267   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.B          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)1
    RAMB36_X0Y16.DIBDIL9    net (fanout=1)        1.632   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.785ns (0.886ns logic, 3.899ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[52].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      -0.202ns (1.479 - 1.681)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[52].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y251.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(52)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[52].qi
    SLICE_X6Y97.A6          net (fanout=1)        2.236   ddrsp0.ddrc0/sdi_data(52)
    SLICE_X6Y97.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(52)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(52)1
    RAMB36_X0Y16.DIBDIL0    net (fanout=1)        1.292   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(52)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.494ns (0.966ns logic, 3.528ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.174ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.493 - 1.502)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D1     net (fanout=5)        1.290   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.884ns logic, 1.290ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.174ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.493 - 1.502)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D2     net (fanout=5)        1.290   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.884ns logic, 1.290ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.790 - 0.703)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.A4         net (fanout=131)      2.239   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)1
    RAMB36_X0Y16.DIBDIL8    net (fanout=1)        1.643   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.768ns (0.886ns logic, 3.882ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.459 - 1.444)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y101.A5         net (fanout=131)      1.460   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y101.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(120)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(124)1
    RAMB36_X0Y14.DIBDIL0    net (fanout=1)        2.343   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(124)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.689ns (0.886ns logic, 3.803ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (1.479 - 1.688)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y277.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(62)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[62].qi
    SLICE_X5Y112.C6         net (fanout=1)        1.518   ddrsp0.ddrc0/sdi_data(62)
    SLICE_X5Y112.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(62)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(62)1
    RAMB36_X0Y16.DIBDIL10   net (fanout=1)        1.971   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(62)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.455ns (0.966ns logic, 3.489ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.790 - 0.703)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y89.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y109.A4         net (fanout=131)      2.383   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y109.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)1
    RAMB36_X0Y16.DIBDIL6    net (fanout=1)        1.477   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(58)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.746ns (0.886ns logic, 3.860ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.232ns.
--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        2.230   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.877ns logic, 2.230ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.230   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.877ns logic, 2.230ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.907ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (1.817 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.030   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.877ns logic, 2.030ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.907ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (1.817 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.030   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.877ns logic, 2.030ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.888 - 1.821)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.038   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (0.901ns logic, 2.038ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.888 - 1.821)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.038   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (0.901ns logic, 2.038ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        1.941   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.901ns logic, 1.941ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        1.941   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.901ns logic, 1.941ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.826   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.901ns logic, 1.826ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.826   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.901ns logic, 1.826ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        1.915   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.877ns logic, 1.915ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        1.915   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.877ns logic, 1.915ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.886 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        1.830   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.901ns logic, 1.830ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.886 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        1.830   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.901ns logic, 1.830ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.688ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.885 - 1.821)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.787   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.901ns logic, 1.787ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.688ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.885 - 1.821)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.787   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.901ns logic, 1.787ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        1.783   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.901ns logic, 1.783ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.684ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.889 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        1.783   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.901ns logic, 1.783ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.886 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.886 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.437ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (1.888 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.582   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.855ns logic, 1.582ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.437ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (1.888 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.582   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.855ns logic, 1.582ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.885 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.855ns logic, 1.337ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (1.885 - 1.921)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.855ns logic, 1.337ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.080ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (1.817 - 1.821)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y63.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.179   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.901ns logic, 1.179ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1812 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.410ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.rasn (FF)
  Data Path Delay:      6.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.210ns (4.256 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.rasn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y109.SR      net (fanout=30)       1.545   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y109.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.rasn
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (1.091ns logic, 5.219ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  6.352ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3 (FF)
  Data Path Delay:      6.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (4.179 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y74.SR       net (fanout=30)       1.410   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y74.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.091ns logic, 5.084ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  6.352ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2 (FF)
  Data Path Delay:      6.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (4.179 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y74.SR       net (fanout=30)       1.410   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y74.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.091ns logic, 5.084ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  6.352ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1 (FF)
  Data Path Delay:      6.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (4.179 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y74.SR       net (fanout=30)       1.410   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y74.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (1.091ns logic, 5.084ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  6.350ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0 (FF)
  Data Path Delay:      6.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (4.179 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y74.SR       net (fanout=30)       1.410   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y74.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.089ns logic, 5.084ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  6.301ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.twr_4 (FF)
  Data Path Delay:      6.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.204ns (4.250 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.twr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X9Y106.SR      net (fanout=30)       1.432   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X9Y106.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.twr_4
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.twr_4
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.089ns logic, 5.106ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  6.114ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7 (FF)
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (4.187 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y77.SR       net (fanout=30)       1.180   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y77.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.091ns logic, 4.854ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.114ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6 (FF)
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (4.187 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y77.SR       net (fanout=30)       1.180   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y77.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.091ns logic, 4.854ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.114ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5 (FF)
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (4.187 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y77.SR       net (fanout=30)       1.180   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y77.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.091ns logic, 4.854ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.112ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4 (FF)
  Data Path Delay:      5.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (4.187 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y77.SR       net (fanout=30)       1.180   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y77.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4
    -------------------------------------------------  ---------------------------
    Total                                      5.943ns (1.089ns logic, 4.854ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  6.095ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trp (FF)
  Data Path Delay:      6.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (4.277 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X5Y106.SR      net (fanout=30)       1.253   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X5Y106.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trp
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trp
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (1.089ns logic, 4.927ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  6.085ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19 (FF)
  Data Path Delay:      5.927ns (Levels of Logic = 3)
  Clock Path Skew:      0.152ns (4.198 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X5Y88.A3       net (fanout=291)      2.855   rst0/rstoutl_1
    SLICE_X5Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y96.D3       net (fanout=27)       1.224   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y96.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X5Y96.C6       net (fanout=1)        0.139   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
    SLICE_X5Y96.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X4Y93.SR       net (fanout=1)        0.430   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X4Y93.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.279ns logic, 4.648ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  5.978ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_1 (FF)
  Data Path Delay:      5.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.247ns (4.293 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X1Y104.SR      net (fanout=30)       1.150   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X1Y104.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_1
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.091ns logic, 4.824ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  5.978ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3 (FF)
  Data Path Delay:      5.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.247ns (4.293 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X1Y104.SR      net (fanout=30)       1.150   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X1Y104.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.091ns logic, 4.824ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  5.978ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_2 (FF)
  Data Path Delay:      5.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.247ns (4.293 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X1Y104.SR      net (fanout=30)       1.150   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X1Y104.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_2
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.091ns logic, 4.824ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  5.976ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0 (FF)
  Data Path Delay:      5.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.247ns (4.293 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X1Y104.SR      net (fanout=30)       1.150   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X1Y104.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (1.089ns logic, 4.824ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  5.944ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_4 (FF)
  Data Path Delay:      5.884ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (4.296 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X0Y103.SR      net (fanout=30)       1.119   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X0Y103.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_4
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (1.091ns logic, 4.793ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  5.942ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5 (FF)
  Data Path Delay:      5.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (4.296 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X0Y103.SR      net (fanout=30)       1.119   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X0Y103.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.089ns logic, 4.793ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  5.938ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6 (FF)
  Data Path Delay:      5.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (4.296 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X0Y103.SR      net (fanout=30)       1.119   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X0Y103.CLK     Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_6
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.085ns logic, 4.793ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  5.935ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1 (FF)
  Data Path Delay:      5.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (4.313 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X6Y103.SR      net (fanout=30)       1.127   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X6Y103.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (1.091ns logic, 4.801ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  5.933ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0 (FF)
  Data Path Delay:      5.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (4.313 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y93.B2       net (fanout=291)      3.674   rst0/rstoutl_1
    SLICE_X7Y93.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X6Y103.SR      net (fanout=30)       1.127   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X6Y103.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (1.089ns logic, 4.801ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  5.932ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.253ns (4.299 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y88.A3          net (fanout=291)      2.855   rst0/rstoutl_1
    SLICE_X5Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.853   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.875ns (1.262ns logic, 4.613ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.932ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.253ns (4.299 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y88.A3          net (fanout=291)      2.855   rst0/rstoutl_1
    SLICE_X5Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.853   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.875ns (1.262ns logic, 4.613ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.932ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.253ns (4.299 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y88.A3          net (fanout=291)      2.855   rst0/rstoutl_1
    SLICE_X5Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.853   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.875ns (1.262ns logic, 4.613ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  5.932ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.253ns (4.299 - 4.046)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y88.A3          net (fanout=291)      2.855   rst0/rstoutl_1
    SLICE_X5Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A4          net (fanout=27)       0.853   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.905   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.875ns (1.262ns logic, 4.613ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.082ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.692ns (3.881 - 4.573)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y104.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X30Y84.A2      net (fanout=2)        2.345   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X30Y84.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X30Y84.B6      net (fanout=3)        0.167   lock
    SLICE_X30Y84.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.568ns logic, 2.512ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  3.203ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.203ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y56.C1      net (fanout=68)       2.753   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.450ns logic, 2.753ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  3.203ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.203ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y56.C1      net (fanout=68)       2.753   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.450ns logic, 2.753ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  3.155ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.155ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y56.A3      net (fanout=68)       2.705   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.450ns logic, 2.705ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.155ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.155ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y56.A3      net (fanout=68)       2.705   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.450ns logic, 2.705ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.149ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.149ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y56.B3      net (fanout=68)       2.699   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.450ns logic, 2.699ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.149ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.149ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y56.B3      net (fanout=68)       2.699   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.450ns logic, 2.699ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.147ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.147ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y56.C3      net (fanout=68)       2.697   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.450ns logic, 2.697ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.147ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.147ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y56.C3      net (fanout=68)       2.697   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.450ns logic, 2.697ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.050ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1 (RAM)
  Data Path Delay:      3.050ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.C3      net (fanout=68)       2.600   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.450ns logic, 2.600ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  3.050ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC (RAM)
  Data Path Delay:      3.050ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.C3      net (fanout=68)       2.600   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.450ns logic, 2.600ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  3.017ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.017ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y98.C1      net (fanout=68)       2.567   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.450ns logic, 2.567ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.017ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.017ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y98.C1      net (fanout=68)       2.567   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.450ns logic, 2.567ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  2.975ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.975ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y54.C3      net (fanout=68)       2.525   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.450ns logic, 2.525ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.975ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.975ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y54.C3      net (fanout=68)       2.525   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.450ns logic, 2.525ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.914ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1 (RAM)
  Data Path Delay:      2.914ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.A3      net (fanout=68)       2.464   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.450ns logic, 2.464ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  2.914ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA (RAM)
  Data Path Delay:      2.914ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.A3      net (fanout=68)       2.464   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.450ns logic, 2.464ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  2.908ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB_D1 (RAM)
  Data Path Delay:      2.908ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.B3      net (fanout=68)       2.458   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.450ns logic, 2.458ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.908ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB (RAM)
  Data Path Delay:      2.908ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.B3      net (fanout=68)       2.458   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.450ns logic, 2.458ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.899ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1 (RAM)
  Data Path Delay:      2.899ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y54.C1       net (fanout=68)       2.449   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.450ns logic, 2.449ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.899ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC (RAM)
  Data Path Delay:      2.899ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y54.C1       net (fanout=68)       2.449   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.450ns logic, 2.449ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.884ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      2.884ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y56.A1      net (fanout=68)       2.434   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.450ns logic, 2.434ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.884ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      2.884ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y56.A1      net (fanout=68)       2.434   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.450ns logic, 2.434ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.879ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      2.879ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y56.B1      net (fanout=68)       2.429   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.450ns logic, 2.429ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.879ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      2.879ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y56.B1      net (fanout=68)       2.429   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.450ns logic, 2.429ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.569ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.569ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=79)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (0.815ns logic, 4.754ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.569ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.569ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=79)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (0.815ns logic, 4.754ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.568ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.568ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=79)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (0.815ns logic, 4.753ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.568ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.568ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=79)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (0.815ns logic, 4.753ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.566ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.566ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=79)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (0.815ns logic, 4.751ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.566ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.566ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=79)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (0.815ns logic, 4.751ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.565ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=79)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (0.815ns logic, 4.750ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.565ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=79)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (0.815ns logic, 4.750ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  5.562ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.562ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=79)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (0.815ns logic, 4.747ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.562ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.562ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=79)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (0.815ns logic, 4.747ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.560ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.560ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=79)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.560ns (0.815ns logic, 4.745ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.560ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.560ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=79)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.560ns (0.815ns logic, 4.745ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.558ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.558ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=79)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (0.815ns logic, 4.743ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.558ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.558ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=79)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (0.815ns logic, 4.743ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.554ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.554ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=79)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (0.815ns logic, 4.739ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.554ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.554ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=79)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (0.815ns logic, 4.739ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.551ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.551ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=79)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (0.815ns logic, 4.736ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.478ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.478ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=79)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (0.815ns logic, 4.663ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  5.399ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.399ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y44.CLK     net (fanout=79)       1.842   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (0.815ns logic, 4.584ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.396ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.396ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y45.CLK     net (fanout=79)       1.839   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.815ns logic, 4.581ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.396ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.396ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y45.CLK     net (fanout=79)       1.839   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.815ns logic, 4.581ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  5.371ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.371ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y43.CLK     net (fanout=79)       1.814   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (0.815ns logic, 4.556ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.365ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y45.CLK     net (fanout=79)       1.808   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (0.815ns logic, 4.550ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.365ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y45.CLK     net (fanout=79)       1.808   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (0.815ns logic, 4.550ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.365ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y64.CQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B2      net (fanout=2)        1.095   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y45.CLK     net (fanout=79)       1.808   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (0.815ns logic, 4.550ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.490ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.DQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X48Y71.B6      net (fanout=2)        0.299   clk25
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.544ns logic, 1.946ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.922ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.922ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.B3      net (fanout=1)        2.181   dvi.dvictrl0/lclk40
    SLICE_X48Y71.B       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.647   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (0.094ns logic, 3.828ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  10.900ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      5.640ns (Levels of Logic = 2)
  Clock Path Skew:      -4.482ns (1.539 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y87.D1      net (fanout=34)       3.009   dvi.dvi0/r.status_cst
    SLICE_X42Y87.CLK     Tas                   0.028   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      5.640ns (0.593ns logic, 5.047ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Delay:                  10.889ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      5.629ns (Levels of Logic = 2)
  Clock Path Skew:      -4.482ns (1.539 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y87.C1      net (fanout=34)       2.997   dvi.dvi0/r.status_cst
    SLICE_X42Y87.CLK     Tas                   0.029   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (0.594ns logic, 5.035ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay:                  10.511ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      5.240ns (Levels of Logic = 2)
  Clock Path Skew:      -4.493ns (1.528 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y86.D3      net (fanout=34)       2.627   dvi.dvi0/r.status_cst
    SLICE_X40Y86.CLK     Tas                   0.010   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (0.575ns logic, 4.665ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay:                  10.503ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      5.232ns (Levels of Logic = 2)
  Clock Path Skew:      -4.493ns (1.528 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y86.A3      net (fanout=34)       2.622   dvi.dvi0/r.status_cst
    SLICE_X40Y86.CLK     Tas                   0.007   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (0.572ns logic, 4.660ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay:                  10.503ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_2 (FF)
  Data Path Delay:      5.191ns (Levels of Logic = 2)
  Clock Path Skew:      -4.534ns (1.487 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.SR      net (fanout=3)        0.434   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.CLK     Tsrck                 0.547   dvi.dvi0/r.write_pointer_3
                                                       dvi.dvi0/r.write_pointer_2
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.206ns logic, 3.985ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  10.501ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_3 (FF)
  Data Path Delay:      5.189ns (Levels of Logic = 2)
  Clock Path Skew:      -4.534ns (1.487 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.SR      net (fanout=3)        0.434   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.CLK     Tsrck                 0.545   dvi.dvi0/r.write_pointer_3
                                                       dvi.dvi0/r.write_pointer_3
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (1.204ns logic, 3.985ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  10.500ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_1 (FF)
  Data Path Delay:      5.188ns (Levels of Logic = 2)
  Clock Path Skew:      -4.534ns (1.487 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.SR      net (fanout=3)        0.434   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.CLK     Tsrck                 0.544   dvi.dvi0/r.write_pointer_3
                                                       dvi.dvi0/r.write_pointer_1
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (1.203ns logic, 3.985ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  10.497ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_0 (FF)
  Data Path Delay:      5.185ns (Levels of Logic = 2)
  Clock Path Skew:      -4.534ns (1.487 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.SR      net (fanout=3)        0.434   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y64.CLK     Tsrck                 0.541   dvi.dvi0/r.write_pointer_3
                                                       dvi.dvi0/r.write_pointer_0
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.200ns logic, 3.985ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay:                  10.450ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      5.183ns (Levels of Logic = 2)
  Clock Path Skew:      -4.489ns (1.532 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y85.A2      net (fanout=34)       2.573   dvi.dvi0/r.status_cst
    SLICE_X40Y85.CLK     Tas                   0.007   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (0.572ns logic, 4.611ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay:                  10.438ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      5.171ns (Levels of Logic = 2)
  Clock Path Skew:      -4.489ns (1.532 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y85.B2      net (fanout=34)       2.565   dvi.dvi0/r.status_cst
    SLICE_X40Y85.CLK     Tas                   0.003   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.568ns logic, 4.603ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay:                  10.369ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_8 (FF)
  Data Path Delay:      5.051ns (Levels of Logic = 2)
  Clock Path Skew:      -4.540ns (1.481 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y66.SR      net (fanout=3)        0.300   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y66.CLK     Tsrck                 0.541   dvi.dvi0/r.write_pointer_8
                                                       dvi.dvi0/r.write_pointer_8
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.200ns logic, 3.851ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  10.369ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_6 (FF)
  Data Path Delay:      5.054ns (Levels of Logic = 2)
  Clock Path Skew:      -4.537ns (1.484 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.SR      net (fanout=3)        0.297   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.CLK     Tsrck                 0.547   dvi.dvi0/r.write_pointer_7
                                                       dvi.dvi0/r.write_pointer_6
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (1.206ns logic, 3.848ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay:                  10.367ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_7 (FF)
  Data Path Delay:      5.052ns (Levels of Logic = 2)
  Clock Path Skew:      -4.537ns (1.484 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.SR      net (fanout=3)        0.297   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.CLK     Tsrck                 0.545   dvi.dvi0/r.write_pointer_7
                                                       dvi.dvi0/r.write_pointer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.204ns logic, 3.848ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  10.366ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_5 (FF)
  Data Path Delay:      5.051ns (Levels of Logic = 2)
  Clock Path Skew:      -4.537ns (1.484 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.SR      net (fanout=3)        0.297   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.CLK     Tsrck                 0.544   dvi.dvi0/r.write_pointer_7
                                                       dvi.dvi0/r.write_pointer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.203ns logic, 3.848ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  10.363ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.write_pointer_4 (FF)
  Data Path Delay:      5.048ns (Levels of Logic = 2)
  Clock Path Skew:      -4.537ns (1.484 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.write_pointer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X65Y64.A1      net (fanout=34)       1.513   dvi.dvi0/r.status_cst
    SLICE_X65Y64.A       Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                       dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.SR      net (fanout=3)        0.297   dvi.dvi0/r_write_pointer_or0000
    SLICE_X64Y65.CLK     Tsrck                 0.541   dvi.dvi0/r.write_pointer_7
                                                       dvi.dvi0/r.write_pointer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.200ns logic, 3.848ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  10.284ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      5.013ns (Levels of Logic = 2)
  Clock Path Skew:      -4.493ns (1.528 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y86.C5      net (fanout=34)       2.401   dvi.dvi0/r.status_cst
    SLICE_X40Y86.CLK     Tas                   0.009   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.574ns logic, 4.439ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  10.280ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      5.009ns (Levels of Logic = 2)
  Clock Path Skew:      -4.493ns (1.528 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y86.B5      net (fanout=34)       2.403   dvi.dvi0/r.status_cst
    SLICE_X40Y86.CLK     Tas                   0.003   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (0.568ns logic, 4.441ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay:                  10.255ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      4.983ns (Levels of Logic = 2)
  Clock Path Skew:      -4.494ns (1.527 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y77.C2      net (fanout=34)       2.351   dvi.dvi0/r.status_cst
    SLICE_X43Y77.CLK     Tas                   0.029   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (0.594ns logic, 4.389ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  10.168ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      5.018ns (Levels of Logic = 4)
  Clock Path Skew:      -4.372ns (1.700 - 6.072)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y61.AQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X50Y60.AX      net (fanout=12)       0.716   dvi.dvi0/t.fifo_en
    SLICE_X50Y60.AMUX    Taxa                  0.313   ua0.uart0/r.rfifoirqen
                                                       apb0/rin_prdata(3)1000_f7
    SLICE_X47Y60.B4      net (fanout=1)        0.934   apb0/rin_prdata(3)1000
    SLICE_X47Y60.B       Tilo                  0.094   apb0/rin_prdata(13)482
                                                       apb0/rin_prdata(3)1085_SW0
    SLICE_X36Y60.C3      net (fanout=1)        0.803   N1300
    SLICE_X36Y60.C       Tilo                  0.094   apb0/rin_prdata(3)581
                                                       apb0/rin_prdata(3)1085
    SLICE_X27Y49.B2      net (fanout=1)        1.587   apb0/rin_prdata(3)1085
    SLICE_X27Y49.CLK     Tas                   0.027   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11011
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (0.978ns logic, 4.040ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  10.122ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      4.859ns (Levels of Logic = 2)
  Clock Path Skew:      -4.485ns (1.536 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y84.A3      net (fanout=34)       2.249   dvi.dvi0/r.status_cst
    SLICE_X40Y84.CLK     Tas                   0.007   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000221
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.572ns logic, 4.287ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  10.112ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      -4.485ns (1.536 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y84.B3      net (fanout=34)       2.243   dvi.dvi0/r.status_cst
    SLICE_X40Y84.CLK     Tas                   0.003   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (0.568ns logic, 4.281ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay:                  10.088ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_11 (FF)
  Data Path Delay:      4.816ns (Levels of Logic = 2)
  Clock Path Skew:      -4.494ns (1.527 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y77.A3      net (fanout=34)       2.187   dvi.dvi0/r.status_cst
    SLICE_X43Y77.CLK     Tas                   0.026   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux000081
                                                       dvi.dvi0/r.adress_11
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.591ns logic, 4.225ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay:                  9.990ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      4.723ns (Levels of Logic = 2)
  Clock Path Skew:      -4.489ns (1.532 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y85.D6      net (fanout=34)       2.110   dvi.dvi0/r.status_cst
    SLICE_X40Y85.CLK     Tas                   0.010   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (0.575ns logic, 4.148ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  9.988ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      4.721ns (Levels of Logic = 2)
  Clock Path Skew:      -4.489ns (1.532 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y85.C6      net (fanout=34)       2.109   dvi.dvi0/r.status_cst
    SLICE_X40Y85.CLK     Tas                   0.009   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000361
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (0.574ns logic, 4.147ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  9.917ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      4.645ns (Levels of Logic = 2)
  Clock Path Skew:      -4.494ns (1.527 - 6.021)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D5      net (fanout=70)       2.038   dvi.dvi0/sync_c.s3_1
    SLICE_X52Y75.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y77.D3      net (fanout=34)       2.014   dvi.dvi0/r.status_cst
    SLICE_X43Y77.CLK     Tas                   0.028   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.593ns logic, 4.052ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  8.197ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.984ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y57.A1         net (fanout=48)       1.608   dvi.dvi0/N47
    SLICE_X71Y57.A          Tilo                  0.094   N475
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.462   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.984ns (1.547ns logic, 6.437ns route)
                                                          (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  8.187ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.974ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y57.A1         net (fanout=48)       1.608   dvi.dvi0/N47
    SLICE_X71Y57.A          Tilo                  0.094   N475
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.462   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.974ns (1.549ns logic, 6.425ns route)
                                                          (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  8.135ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.972ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y57.A1         net (fanout=48)       1.608   dvi.dvi0/N47
    SLICE_X71Y57.A          Tilo                  0.094   N475
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.462   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.972ns (1.547ns logic, 6.425ns route)
                                                          (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  8.125ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.962ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y57.A1         net (fanout=48)       1.608   dvi.dvi0/N47
    SLICE_X71Y57.A          Tilo                  0.094   N475
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.462   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.962ns (1.549ns logic, 6.413ns route)
                                                          (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  8.097ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.882ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.394 - 1.302)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B1         net (fanout=2)        0.861   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y57.A1         net (fanout=48)       1.608   dvi.dvi0/N47
    SLICE_X71Y57.A          Tilo                  0.094   N475
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.462   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.882ns (1.547ns logic, 6.335ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  8.087ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.872ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.394 - 1.302)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B1         net (fanout=2)        0.861   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y57.A1         net (fanout=48)       1.608   dvi.dvi0/N47
    SLICE_X71Y57.A          Tilo                  0.094   N475
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y11.ADDRAL12   net (fanout=1)        0.462   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.872ns (1.549ns logic, 6.323ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.085ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.872ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y59.C3         net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X71Y59.C          Tilo                  0.094   N487
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.630   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.872ns (1.547ns logic, 6.325ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.080ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.867ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.C2         net (fanout=48)       1.301   dvi.dvi0/N47
    SLICE_X70Y60.C          Tilo                  0.094   ua1.uart1/r.brate_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.652   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.867ns (1.547ns logic, 6.320ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.075ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.862ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y59.C3         net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X71Y59.C          Tilo                  0.094   N487
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.630   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.862ns (1.549ns logic, 6.313ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.070ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.857ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.C2         net (fanout=48)       1.301   dvi.dvi0/N47
    SLICE_X70Y60.C          Tilo                  0.094   ua1.uart1/r.brate_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.652   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.857ns (1.549ns logic, 6.308ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.058ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.845ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.C4         net (fanout=48)       1.422   dvi.dvi0/N47
    SLICE_X71Y60.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y11.ADDRAL11   net (fanout=1)        0.509   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.845ns (1.547ns logic, 6.298ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.048ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.835ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.C4         net (fanout=48)       1.422   dvi.dvi0/N47
    SLICE_X71Y60.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y11.ADDRAL11   net (fanout=1)        0.509   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.835ns (1.549ns logic, 6.286ns route)
                                                          (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  8.023ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.860ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y59.C3         net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X71Y59.C          Tilo                  0.094   N487
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.630   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.860ns (1.547ns logic, 6.313ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.022ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.809ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.D4         net (fanout=48)       1.424   dvi.dvi0/N47
    SLICE_X71Y60.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y11.ADDRAL10   net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.809ns (1.547ns logic, 6.262ns route)
                                                          (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  8.018ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.855ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.C2         net (fanout=48)       1.301   dvi.dvi0/N47
    SLICE_X70Y60.C          Tilo                  0.094   ua1.uart1/r.brate_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.652   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.855ns (1.547ns logic, 6.308ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.013ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.850ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y59.C3         net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X71Y59.C          Tilo                  0.094   N487
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.630   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.850ns (1.549ns logic, 6.301ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  8.012ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.799ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.394 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y62.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B2         net (fanout=2)        0.963   dvi.dvi0/t.read_pointer_out_0
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.D4         net (fanout=48)       1.424   dvi.dvi0/N47
    SLICE_X71Y60.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y11.ADDRAL10   net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.799ns (1.549ns logic, 6.250ns route)
                                                          (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  8.008ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.845ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.C2         net (fanout=48)       1.301   dvi.dvi0/N47
    SLICE_X70Y60.C          Tilo                  0.094   ua1.uart1/r.brate_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.652   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.845ns (1.549ns logic, 6.296ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  7.996ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.833ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.C4         net (fanout=48)       1.422   dvi.dvi0/N47
    SLICE_X71Y60.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y11.ADDRAL11   net (fanout=1)        0.509   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.833ns (1.547ns logic, 6.286ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  7.986ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.823ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.C4         net (fanout=48)       1.422   dvi.dvi0/N47
    SLICE_X71Y60.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y11.ADDRAL11   net (fanout=1)        0.509   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.823ns (1.549ns logic, 6.274ns route)
                                                          (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  7.985ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.770ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.394 - 1.302)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B1         net (fanout=2)        0.861   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y59.C3         net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X71Y59.C          Tilo                  0.094   N487
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.630   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.770ns (1.547ns logic, 6.223ns route)
                                                          (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  7.980ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.765ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.394 - 1.302)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B1         net (fanout=2)        0.861   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.C2         net (fanout=48)       1.301   dvi.dvi0/N47
    SLICE_X70Y60.C          Tilo                  0.094   ua1.uart1/r.brate_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.652   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.765ns (1.547ns logic, 6.218ns route)
                                                          (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  7.975ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.760ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.394 - 1.302)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B1         net (fanout=2)        0.861   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y59.C3         net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X71Y59.C          Tilo                  0.094   N487
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y11.ADDRAL7    net (fanout=1)        0.630   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.760ns (1.549ns logic, 6.211ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  7.970ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.755ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.394 - 1.302)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y61.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B1         net (fanout=2)        0.861   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.C1         net (fanout=3)        1.187   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Tilo                  0.376   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y60.C2         net (fanout=48)       1.301   dvi.dvi0/N47
    SLICE_X70Y60.C          Tilo                  0.094   ua1.uart1/r.brate_3
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y11.ADDRAL9    net (fanout=1)        0.652   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.755ns (1.549ns logic, 6.206ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  7.960ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.797ns (Levels of Logic = 5)
  Clock Path Skew:      0.144ns (1.394 - 1.250)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y61.CQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B3         net (fanout=20)       0.951   dvi.dvi0/t.fifo_ren
    SLICE_X73Y62.B          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y63.A5         net (fanout=1)        0.382   N1044
    SLICE_X72Y63.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X68Y65.D1         net (fanout=3)        1.199   dvi.dvi0/v1_lock_and0000
    SLICE_X68Y65.CMUX       Topdc                 0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A1         net (fanout=15)       1.823   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y57.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y60.D4         net (fanout=48)       1.424   dvi.dvi0/N47
    SLICE_X71Y60.D          Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_6
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y11.ADDRAL10   net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.797ns (1.547ns logic, 6.250ns route)
                                                          (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      8.922ns|            0|            0|            0|     22086277|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     17.844ns|          N/A|            0|            0|     22086274|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.819ns|      4.232ns|            0|            0|         7361|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.232ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   17.844|         |    2.283|         |
clk_200_n      |    4.082|         |         |         |
clk_200_p      |    4.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.410|         |         |         |
clk_200_n      |    4.819|    3.174|    2.356|         |
clk_200_p      |    4.819|    3.174|    2.356|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.410|         |         |         |
clk_200_n      |    4.819|    3.174|    2.356|         |
clk_200_p      |    4.819|    3.174|    2.356|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22153337 paths, 0 nets, and 38695 connections

Design statistics:
   Minimum period:  17.844ns{1}   (Maximum frequency:  56.041MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 28 00:44:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 744 MB



