$date
	Wed Nov  3 21:36:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_reg_mem $end
$var wire 8 ! data_out [7:0] $end
$var reg 5 " addr [4:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % wen $end
$scope module RM $end
$var wire 5 & addr [4:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % wen $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$scope module tb_simple_CPU $end
$var reg 1 + clk $end
$var reg 20 , instruction [19:0] $end
$var reg 1 - rst $end
$scope module SCPU_DUT $end
$var wire 1 + clk $end
$var wire 8 . data_in_i [7:0] $end
$var wire 20 / instruction [19:0] $end
$var wire 8 0 operand_a_i [7:0] $end
$var wire 1 - rst $end
$var wire 1 1 wen_i $end
$var wire 1 2 sel3_i $end
$var wire 1 3 sel1_i $end
$var wire 8 4 result2_i [7:0] $end
$var wire 8 5 result1_i [7:0] $end
$var wire 8 6 re3_i [7:0] $end
$var wire 8 7 re2_i [7:0] $end
$var wire 8 8 re1_i [7:0] $end
$var wire 8 9 re0_i [7:0] $end
$var wire 8 : operand_b_i [7:0] $end
$var wire 8 ; operand_2_i [7:0] $end
$var wire 8 < operand_1_i [7:0] $end
$var wire 4 = opcode_i [3:0] $end
$var wire 8 > offset_i [7:0] $end
$var wire 8 ? data_out_i [7:0] $end
$scope module CU1 $end
$var wire 1 + clk $end
$var wire 20 @ instr [19:0] $end
$var wire 8 A result2 [7:0] $end
$var wire 1 - rst $end
$var reg 20 B instruction [19:0] $end
$var reg 8 C offset [7:0] $end
$var reg 4 D opcode [3:0] $end
$var reg 8 E operand1 [7:0] $end
$var reg 8 F operand2 [7:0] $end
$var reg 8 G re0 [7:0] $end
$var reg 8 H re1 [7:0] $end
$var reg 8 I re2 [7:0] $end
$var reg 8 J re3 [7:0] $end
$var reg 1 3 sel1 $end
$var reg 1 2 sel3 $end
$var reg 4 K state [3:0] $end
$var reg 1 1 w_r $end
$upscope $end
$scope module alu1 $end
$var wire 1 + clk $end
$var wire 4 L opcode [3:0] $end
$var wire 8 M operand_a [7:0] $end
$var wire 8 N operand_b [7:0] $end
$var reg 8 O result [7:0] $end
$upscope $end
$scope module data_memory $end
$var wire 5 P addr [4:0] $end
$var wire 1 + clk $end
$var wire 8 Q data_in [7:0] $end
$var wire 1 1 wen $end
$var reg 8 R data_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#5000
$dumpvars
bx R
bx Q
bx P
bx O
bx N
bx M
b1111 L
b0 K
bx J
bx I
bx H
bx G
bx F
bx E
b1111 D
bx C
b0 B
bx A
b1000111000000000000 @
bx ?
bx >
b1111 =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
03
02
01
bx 0
b1000111000000000000 /
bx .
0-
b1000111000000000000 ,
0+
b0 *
b1100 )
bx (
b1100 '
b1110 &
1%
b1100 $
1#
b1110 "
bx !
$end
#6000
b1 K
b1000111000000000000 B
1+
b1111 "
b1111 &
b1101 $
b1101 '
b1101 )
0#
#7000
0+
1#
#8000
b11 :
b11 N
b11 6
b11 J
b10 7
b10 I
b1 8
b1 H
b0 9
b0 G
13
b0 =
b0 D
b0 L
b0 >
b0 C
b11 .
b11 Q
b11 ;
b11 F
b1 0
b1 M
b1 <
b1 E
b10 K
1+
b10000 "
b10000 &
b1110 $
b1110 '
b1110 )
0#
#9000
b0 !
b0 (
0+
1#
#10000
b100 4
b100 A
b100 P
b100 5
b100 O
b11 .
b11 Q
b11 ;
b11 F
b1 0
b1 M
b1 <
b1 E
b1000 K
1+
b10001 "
b10001 &
b1111 $
b1111 '
b1111 )
0#
#11000
0+
1#
#12000
b11 .
b11 Q
b11 ;
b11 F
b1 0
b1 M
b1 <
b1 E
b1 K
1+
b10010 "
b10010 &
b10000 $
b10000 '
b10000 )
0#
#13000
b1010011000000000000 ,
b1010011000000000000 /
b1010011000000000000 @
0+
1#
#14000
b100 9
b100 G
b11 .
b11 Q
b11 ;
b11 F
b100 0
b100 M
b100 <
b100 E
b10 K
b1010011000000000000 B
1+
b10011 "
b10011 &
b10001 $
b10001 '
b10001 )
0#
#15000
0+
1#
#16000
b111 4
b111 A
b111 P
b111 5
b111 O
b1000 K
1+
b10100 "
b10100 &
b10010 $
b10010 '
b10010 )
0#
#17000
0+
1#
#18000
b1 K
1+
b10101 "
b10101 &
b10011 $
b10011 '
b10011 )
0#
#19000
b1110010000000000001 ,
b1110010000000000001 /
b1110010000000000001 @
0+
1#
#20000
b10 :
b10 N
b111 8
b111 H
b1 =
b1 D
b1 L
b10 .
b10 Q
b10 ;
b10 F
b10 K
b1110010000000000001 B
1+
b10110 "
b10110 &
b10100 $
b10100 '
b10100 )
0#
#21000
0+
1#
#22000
b10 4
b10 A
b10 P
b10 5
b10 O
b1000 K
1+
b10111 "
b10111 &
b10101 $
b10101 '
b10101 )
0#
#23000
0+
1#
#24000
b1 K
1+
b11000 "
b11000 &
b10110 $
b10110 '
b10110 )
0#
#25000
b11011000000011110000 ,
b11011000000011110000 /
b11011000000011110000 @
0+
1#
#26000
bx 4
bx A
b1111 :
b1111 N
b10 6
b10 J
11
12
03
b0 =
b0 D
b0 L
b1111 >
b1111 C
b111 .
b111 Q
b111 ;
b111 F
b10 0
b10 M
b10 <
b10 E
b10 K
b11011000000011110000 B
1+
b11001 "
b11001 &
b10111 $
b10111 '
b10111 )
0#
#27000
0+
1#
#28000
b10001 P
b10001 5
b10001 O
b100 K
1+
b11010 "
b11010 &
b11000 $
b11000 '
b11000 )
0#
#29000
0+
1#
#30000
b1 K
1+
b11011 "
b11011 &
b11001 $
b11001 '
b11001 )
0#
#31000
b11001100000101100000 ,
b11001100000101100000 /
b11001100000101100000 @
0+
1#
#32000
b10110 :
b10110 N
b10110 >
b10110 C
b100 .
b100 Q
b100 ;
b100 F
b10 K
b11001100000101100000 B
1+
b11100 "
b11100 &
b11010 $
b11010 '
b11010 )
0#
#33000
0+
1#
#34000
b11000 P
b11000 5
b11000 O
b100 K
1+
b11101 "
b11101 &
b11011 $
b11011 '
b11011 )
0#
#35000
0+
1#
#36000
b0 4
b0 A
b0 ?
b0 R
b1 K
1+
b11110 "
b11110 &
b11100 $
b11100 '
b11100 )
0#
#37000
b10111000000011110000 ,
b10111000000011110000 /
b10111000000011110000 @
0+
1#
#38000
b1111 :
b1111 N
01
b1111 >
b1111 C
b10 .
b10 Q
b10 ;
b10 F
b10 K
b10111000000011110000 B
1+
b11111 "
b11111 &
b11101 $
b11101 '
b11101 )
0#
#39000
0+
1#
#40000
b10001 P
b100 4
b100 A
b10001 5
b10001 O
b100 ?
b100 R
b100 K
1+
b0 "
b0 &
b11110 $
b11110 '
b11110 )
0#
#41000
0+
1#
#42000
b100 ?
b100 R
b1000 K
1+
b1 "
b1 &
b11111 $
b11111 '
b11111 )
0#
#43000
0+
1#
#44000
b100 ?
b100 R
b1 K
1+
b10 "
b10 &
b100000 $
b100000 '
b100000 )
0#
#45000
1#
#46000
b0 4
b0 A
b0 ?
b0 R
b11 "
b11 &
b100001 $
b100001 '
b100001 )
0#
#47000
1#
#48000
b100 "
b100 &
b100010 $
b100010 '
b100010 )
0#
#49000
1#
#50000
b101 "
b101 &
b100011 $
b100011 '
b100011 )
0#
#51000
1#
#52000
b110 "
b110 &
b100100 $
b100100 '
b100100 )
0#
#53000
1#
#54000
b111 "
b111 &
b100101 $
b100101 '
b100101 )
0#
#55000
1#
#56000
b1000 "
b1000 &
b100110 $
b100110 '
b100110 )
0#
#57000
1#
#58000
b1001 "
b1001 &
b100111 $
b100111 '
b100111 )
0#
#59000
1#
#60000
b1010 "
b1010 &
b101000 $
b101000 '
b101000 )
0#
#61000
1#
#62000
b1011 "
b1011 &
b101001 $
b101001 '
b101001 )
0#
#63000
1#
#64000
b1100 "
b1100 &
b101010 $
b101010 '
b101010 )
0#
#65000
1#
#66000
0%
b101011 )
0#
#67000
b1010 $
b1010 '
b1010 *
#68000
b101010 !
b101010 (
1#
#69000
b0 !
b0 (
b1101 "
b1101 &
b1011 $
b1011 '
b1011 *
0#
#70000
b1011 !
b1011 (
1#
#71000
b0 !
b0 (
b1110 "
b1110 &
b1100 $
b1100 '
b1100 *
0#
#72000
b1100 !
b1100 (
1#
#73000
b0 !
b0 (
b1111 "
b1111 &
b1101 $
b1101 '
b1101 *
0#
#74000
b1101 !
b1101 (
1#
#75000
b10000 "
b10000 &
b1110 $
b1110 '
b1110 *
0#
#76000
b1110 !
b1110 (
1#
#77000
b10001 "
b10001 &
b1111 $
b1111 '
b1111 *
0#
#78000
b1111 !
b1111 (
1#
#79000
b10010 "
b10010 &
b10000 $
b10000 '
b10000 *
0#
#80000
b10000 !
b10000 (
1#
#81000
b10011 "
b10011 &
b10001 $
b10001 '
b10001 *
0#
#82000
b10001 !
b10001 (
1#
#83000
b10100 "
b10100 &
b10010 $
b10010 '
b10010 *
0#
#84000
b10010 !
b10010 (
1#
#85000
b10101 "
b10101 &
b10011 $
b10011 '
b10011 *
0#
#86000
b10011 !
b10011 (
1#
#87000
b10110 "
b10110 &
b10100 $
b10100 '
b10100 *
0#
#88000
b10100 !
b10100 (
1#
#89000
b10111 "
b10111 &
b10101 $
b10101 '
b10101 *
0#
#90000
b10101 !
b10101 (
1#
#91000
b11000 "
b11000 &
b10110 $
b10110 '
b10110 *
0#
#92000
b10110 !
b10110 (
1#
#93000
b11001 "
b11001 &
b10111 $
b10111 '
b10111 *
0#
#94000
b10111 !
b10111 (
1#
#95000
b11010 "
b11010 &
b11000 $
b11000 '
b11000 *
0#
#96000
b11000 !
b11000 (
1#
#97000
b11011 "
b11011 &
b11001 $
b11001 '
b11001 *
0#
#98000
b11001 !
b11001 (
1#
#99000
b11100 "
b11100 &
b11010 $
b11010 '
b11010 *
0#
#100000
b11010 !
b11010 (
1#
#101000
b11101 "
b11101 &
b11011 $
b11011 '
b11011 *
0#
#102000
b11011 !
b11011 (
1#
#103000
b11110 "
b11110 &
b11100 $
b11100 '
b11100 *
0#
#104000
b11100 !
b11100 (
1#
#105000
b11111 "
b11111 &
b11101 $
b11101 '
b11101 *
0#
#106000
b11101 !
b11101 (
1#
#107000
b0 "
b0 &
b11110 $
b11110 '
b11110 *
0#
#108000
b11110 !
b11110 (
1#
#109000
b1 "
b1 &
b11111 $
b11111 '
b11111 *
0#
#110000
b11111 !
b11111 (
1#
#111000
b10 "
b10 &
b100000 $
b100000 '
b100000 *
0#
#112000
b100000 !
b100000 (
1#
#113000
b11 "
b11 &
b100001 $
b100001 '
b100001 *
0#
#114000
b100001 !
b100001 (
1#
#115000
b100 "
b100 &
b100010 $
b100010 '
b100010 *
0#
#116000
b100010 !
b100010 (
1#
#117000
b101 "
b101 &
b100011 $
b100011 '
b100011 *
0#
#118000
b100011 !
b100011 (
1#
#119000
b110 "
b110 &
b100100 $
b100100 '
b100100 *
0#
#120000
b100100 !
b100100 (
1#
#121000
b111 "
b111 &
b100101 $
b100101 '
b100101 *
0#
#122000
b100101 !
b100101 (
1#
#123000
b1000 "
b1000 &
b100110 $
b100110 '
b100110 *
0#
#124000
b100110 !
b100110 (
1#
#125000
b1001 "
b1001 &
b100111 $
b100111 '
b100111 *
0#
#126000
b100111 !
b100111 (
1#
#127000
b1010 "
b1010 &
b101000 $
b101000 '
b101000 *
0#
#128000
b101000 !
b101000 (
1#
#129000
b1011 "
b1011 &
b101001 $
b101001 '
b101001 *
0#
#130000
b101001 !
b101001 (
1#
#131000
b1100 "
b1100 &
b101010 $
b101010 '
b101010 *
0#
#132000
b101010 !
b101010 (
1#
#133000
b101011 *
0#
