m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb2
Eavs_stimuli
Z0 w1595862131
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb3
Z5 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
Z6 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
l0
L5
VF2D5VnoUhL94>P]NGE_We3
!s100 f<g5R`TCaPZGIADEJ^MfP0
Z7 OV;C;10.5b;63
32
Z8 !s110 1612839604
!i10b 1
Z9 !s108 1612839603.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 11 avs_stimuli 0 22 F2D5VnoUhL94>P]NGE_We3
l45
L23
VM^4Yg9;Wf4gFz=mGeVbD32
!s100 Z54gc<jBI1:KhP37cM5CQ0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Epre_sync_irq
Z15 w1595862130
Z16 DPx4 work 12 sync_gen_pkg 0 22 TXHAKXBULA5Z=K9>BR7AW0
Z17 DPx4 work 15 sync_common_pkg 0 22 W<hF1W=FBZdAXS9oHU=<j0
Z18 DPx4 work 12 sync_irq_pkg 0 22 GELQFmN9jjA[4ZlaKXBnW0
R1
R2
R3
R4
Z19 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd
Z20 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd
l0
L52
V4Sf_g_S2]4ebb736Ig3:<1
!s100 DC3;3n1X5jzUGFBgio`dm0
R7
32
Z21 !s110 1612839602
!i10b 1
Z22 !s108 1612839602.000000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd|
Z24 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/pre_sync_irq.vhd|
!i113 1
R12
R13
Artl
R16
R17
R18
R1
R2
R3
Z25 DEx4 work 12 pre_sync_irq 0 22 4Sf_g_S2]4ebb736Ig3:<1
l84
L71
V>bo4DHJH0]egK21kD]L8K2
!s100 `;CJf4XNf4zCoSf[Wkn;02
R7
32
R21
!i10b 1
R22
R23
R24
!i113 1
R12
R13
Psync_avalon_mm_pkg
Z26 DPx4 work 21 sync_mm_registers_pkg 0 22 mLdVg>?dlN?Bk^[;=adLG1
R17
R1
R2
R3
R15
R4
Z27 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
Z28 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
l0
L52
VDTXg9U@BQQ^jFI4AOmF>o1
!s100 YH`mN60RBj]cOk=mXQz0A0
R7
32
Z29 !s110 1612839601
!i10b 1
Z30 !s108 1612839600.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
Z32 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Bbody
Z33 DPx4 work 18 sync_avalon_mm_pkg 0 22 DTXg9U@BQQ^jFI4AOmF>o1
R26
R17
R1
R2
R3
l0
L117
VI23HH4]6bSKPZQOPU^JoL1
!s100 EQ<MLZE:HJlO8lPNW[8MG2
R7
32
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Esync_avalon_mm_read
Z34 w1608290624
R26
R17
R33
R1
R2
R3
R4
Z35 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
Z36 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
l0
L53
V1ZDNZc8h>1CcWRYbT7I153
!s100 3nk4:32?B?SznbXkQ6T2<2
R7
32
R21
!i10b 1
R22
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
Z38 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
!i113 1
R12
R13
Artl
R26
R17
R33
R1
R2
R3
Z39 DEx4 work 19 sync_avalon_mm_read 0 22 1ZDNZc8h>1CcWRYbT7I153
l72
L67
VhT6C0Q0_NjbgL4P1jHm5V1
!s100 3J18TB;IQeCJN@Q5ZF_RS1
R7
32
R21
!i10b 1
R22
R37
R38
!i113 1
R12
R13
Esync_avalon_mm_write
R34
R26
R17
R33
R1
R2
R3
R4
Z40 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
Z41 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
l0
L54
VaaNVZ;G0mI@z:SN8J`G6C3
!s100 R3KHombgZ9kI6]VVf92<H3
R7
32
R21
!i10b 1
R22
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
Z43 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
!i113 1
R12
R13
Artl
R26
R17
R33
R1
R2
R3
Z44 DEx4 work 20 sync_avalon_mm_write 0 22 aaNVZ;G0mI@z:SN8J`G6C3
l77
L70
VD9S2c_;[CUe7fKe<JXdMf0
!s100 5TO`K6m:PXLT;?koNN8m53
R7
32
R21
!i10b 1
R22
R42
R43
!i113 1
R12
R13
Psync_common_pkg
R1
R2
R3
Z45 w1602904424
R4
Z46 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
Z47 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
l0
L50
VW<hF1W=FBZdAXS9oHU=<j0
!s100 C:ek5ezB_D8B<4YAV=k;73
R7
32
Z48 !s110 1612839600
!i10b 1
R30
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
Z50 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
!i113 1
R12
R13
Bbody
R17
R1
R2
R3
l0
L60
VX_O^:7;U=KfCKlh`DKFAh2
!s100 V?lFB5D=9E9aiDHTdPnA92
R7
32
R48
!i10b 1
R30
R49
R50
!i113 1
R12
R13
Esync_ent
Z51 w1612839004
R18
Z52 DPx4 work 14 sync_outen_pkg 0 22 fe8kRLiDGhMEI0aNn^40H3
R16
R17
R33
R26
R1
R2
R3
R4
Z53 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
Z54 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
l0
L57
VCjVze:72?:K7lR8X>Xllc1
!s100 :YCR?;@zBA9lM@@ihZOS]0
R7
32
Z55 !s110 1612839603
!i10b 1
R9
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
Z57 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
!i113 1
R12
R13
Artl
Z58 DEx4 work 22 sync_sync_out_altiobuf 0 22 50@YY>84^l1XckCWZlffc1
Z59 DEx4 work 21 sync_sync_in_altiobuf 0 22 RGk5a^VFji?bFd014NM910
R25
Z60 DEx4 work 8 sync_irq 0 22 kHH3JW9NFTggPVoAXgK9i2
Z61 DEx4 work 10 sync_outen 0 22 zLCi_X>z9bPM>SQkVQM;H2
Z62 DEx4 work 8 sync_gen 0 22 G[@Iem27IMRfL=<PQbXhm3
R44
R39
R18
R52
R16
R17
R33
R26
R1
R2
R3
Z63 DEx4 work 8 sync_ent 0 22 CjVze:72?:K7lR8X>Xllc1
l137
L92
VYX:>Nd8=kL;2REE9Z6OWE1
!s100 L81_McOFl>d9j4=9?O3UQ1
R7
32
R55
!i10b 1
R9
R56
R57
!i113 1
R12
R13
Esync_gen
R15
R17
R16
R1
R2
R3
R4
Z64 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
Z65 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
l0
L53
VG[@Iem27IMRfL=<PQbXhm3
!s100 =063;c`3h;M<]KdZ5=Ni82
R7
32
R21
!i10b 1
R22
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
Z67 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
!i113 1
R12
R13
Artl
R17
R16
R1
R2
R3
R62
l105
L74
VD`OI:7j^k`0lWIlTFodMd1
!s100 Q1P65[6dS@oV66C:JC3K63
R7
32
R21
!i10b 1
R22
R66
R67
!i113 1
R12
R13
Psync_gen_pkg
R17
R1
R2
R3
R15
R4
Z68 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
Z69 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
l0
L51
VTXHAKXBULA5Z=K9>BR7AW0
!s100 16Q^F4lUULD2Gh^3nmFQV3
R7
32
R29
!i10b 1
Z70 !s108 1612839601.000000
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
Z72 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
!i113 1
R12
R13
Bbody
R16
R17
R1
R2
R3
l0
L113
V0_@[6n_f:MblK?``oRGR63
!s100 F4k21UY?_mD8HU;Gg23UZ2
R7
32
R29
!i10b 1
R70
R71
R72
!i113 1
R12
R13
Esync_int
Z73 w1566355046
Z74 DPx4 work 12 sync_gen_pkg 0 22 802<E`Fl;W=;WnZ>eE:KD3
Z75 DPx4 work 15 sync_common_pkg 0 22 Fi:[hET`[KFACi4R_kL7_2
Z76 DPx4 work 12 sync_int_pkg 0 22 ^AEX25>^]A;Fj<>F68@m31
R1
R2
R3
Z77 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb3
Z78 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
Z79 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
l0
L52
VE;=VaTnzkRdF1Eo>l4?di3
!s100 jS1YOJcliMH@o=2zf]_;I0
R7
32
Z80 !s110 1566964119
!i10b 1
Z81 !s108 1566964119.000000
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
Z83 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
!i113 1
R12
R13
Artl
R74
R75
R76
R1
R2
R3
DEx4 work 8 sync_int 0 22 E;=VaTnzkRdF1Eo>l4?di3
l84
L71
V[gzWhOJQ_=Z>iEhz]7RKD0
!s100 m9FdYLjVK6efA@@NoS2Va2
R7
32
R80
!i10b 1
R81
R82
R83
!i113 1
R12
R13
Psync_int_pkg
R74
R75
R1
R2
R3
Z84 w1566355060
R77
Z85 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
Z86 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
l0
L51
V^AEX25>^]A;Fj<>F68@m31
!s100 aN>b01FK0>B2e?UH2o82L3
R7
32
Z87 !s110 1566964117
!i10b 1
Z88 !s108 1566964117.000000
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
Z90 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
!i113 1
R12
R13
Bbody
R76
R74
R75
R1
R2
R3
l0
L111
VKiH4mb`PY0e7>`fY?DgUn2
!s100 K0TZ?NH3PlU>K9^;JZW963
R7
32
R87
!i10b 1
R88
R89
R90
!i113 1
R12
R13
Esync_irq
R15
R16
R17
R18
R1
R2
R3
R4
Z91 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd
Z92 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd
l0
L52
VkHH3JW9NFTggPVoAXgK9i2
!s100 KY5==lSP@EKZic==LMUWL2
R7
32
R55
!i10b 1
R9
Z93 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd|
Z94 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq.vhd|
!i113 1
R12
R13
Artl
R16
R17
R18
R1
R2
R3
R60
l84
L71
V9ZU0FzSLIWm5:7[zoPiK@0
!s100 F7SNmR?CIzT5SM7nTY_8E0
R7
32
R55
!i10b 1
R9
R93
R94
!i113 1
R12
R13
Psync_irq_pkg
R16
R17
R1
R2
R3
R15
R4
Z95 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd
Z96 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd
l0
L51
VGELQFmN9jjA[4ZlaKXBnW0
!s100 `]K?mnFlL?0Ye9M71l9An0
R7
32
R29
!i10b 1
R70
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd|
Z98 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/irq/sync_irq_pkg.vhd|
!i113 1
R12
R13
Bbody
R18
R16
R17
R1
R2
R3
l0
L158
V8^1371GaAIhk[j^bVVo?;0
!s100 jnN2S@L9cl`7ga[g:hz=e0
R7
32
R29
!i10b 1
R70
R97
R98
!i113 1
R12
R13
Psync_mm_registers_pkg
R1
R2
R3
R34
R4
Z99 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
Z100 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
l0
L50
VmLdVg>?dlN?Bk^[;=adLG1
!s100 gH]^QDQ^>_VGBinLgW^^F0
R7
32
R48
!i10b 1
R30
Z101 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
Z102 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R26
R1
R2
R3
l0
L193
VDigJSPj;0oe]18BOeQ<Dk3
!s100 RjIo5532MAii=ciaI?>6>2
R7
32
R48
!i10b 1
R30
R101
R102
!i113 1
R12
R13
Esync_outen
R15
R52
R1
R2
R3
R4
Z103 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
Z104 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
l0
L52
VzLCi_X>z9bPM>SQkVQM;H2
!s100 G[[z6n37j^P[Vgi^EPVJC3
R7
32
R21
!i10b 1
R22
Z105 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
Z106 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
!i113 1
R12
R13
Artl
R52
R1
R2
R3
R61
l74
L66
V@O:bl:m=P5I`bZBCVl5kL3
!s100 =f8<zo67g6@h`9m:]W?6K0
R7
32
R21
!i10b 1
R22
R105
R106
!i113 1
R12
R13
Psync_outen_pkg
R1
R2
R3
R15
R4
Z107 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
Z108 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
l0
L51
Vfe8kRLiDGhMEI0aNn^40H3
!s100 `XGH0W5>>gL>I1M7g<NMz1
R7
32
R29
!i10b 1
R70
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
Z110 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
!i113 1
R12
R13
Bbody
R52
R1
R2
R3
l0
L96
V;fL4o`2ALYe]EV1G:WKa50
!s100 QQO>oToL5BTXf9W^k3H@@1
R7
32
R29
!i10b 1
R70
R109
R110
!i113 1
R12
R13
Esync_sync_in_altiobuf
Z111 w1610598386
R2
R3
R4
Z112 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd
Z113 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd
l0
L93
VRGk5a^VFji?bFd014NM910
!s100 gK;UX?elTnHRZS;9Yc=;g0
R7
32
R55
!i10b 1
R9
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd|
Z115 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_in_altiobuf/sync_sync_in_altiobuf.vhd|
!i113 1
R12
R13
Artl
R2
R3
R59
l115
L102
Va5Bl89SJYXKV:dNW@:;md2
!s100 a7gkMKOODV2ibNH[1ficc0
R7
32
R55
!i10b 1
R9
R114
R115
!i113 1
R12
R13
Esync_sync_in_altiobuf_iobuf_in_a5i
R111
R2
R3
R4
R112
R113
l0
L46
VW`015MKCDWKG<Ad4jIZ0D3
!s100 z28>A7i;e_He1DaKLe:>V1
R7
32
R55
!i10b 1
R9
R114
R115
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 34 sync_sync_in_altiobuf_iobuf_in_a5i 0 22 W`015MKCDWKG<Ad4jIZ0D3
l73
L54
Vj2BRhjb1zJ[_ZTG?X@n?X0
!s100 WQf0h4TG3T=1o6NA5Re2G2
R7
32
R55
!i10b 1
R9
R114
R115
!i113 1
R12
R13
Esync_sync_out_altiobuf
Z116 w1610598487
R2
R3
R4
Z117 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd
Z118 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd
l0
L101
V50@YY>84^l1XckCWZlffc1
!s100 nLF[AifE?^:C338PJl2Sk2
R7
32
R55
!i10b 1
R9
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd|
Z120 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/sync/altera_ip/altiobuf/sync_sync_out_altiobuf/sync_sync_out_altiobuf.vhd|
!i113 1
R12
R13
Artl
R2
R3
R58
l123
L110
VbAUH65D6:5C^G?2hR7fY83
!s100 ]K6@XhD;d>zg0?U0JY0]J3
R7
32
R55
!i10b 1
R9
R119
R120
!i113 1
R12
R13
Esync_sync_out_altiobuf_iobuf_out_1ts
R116
R2
R3
R4
R117
R118
l0
L46
Vf_Z6ik5g<l?5RYUT^SQAF1
!s100 <aSomXo^o8?KDNgZa2D[a1
R7
32
R55
!i10b 1
R9
R119
R120
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 36 sync_sync_out_altiobuf_iobuf_out_1ts 0 22 f_Z6ik5g<l?5RYUT^SQAF1
l78
L54
VlW5U^OL4^II6TC2DkEPXb2
!s100 :86@cO6Jo8=[?4hF4DWiL2
R7
32
R55
!i10b 1
R9
R119
R120
!i113 1
R12
R13
Etb
Z121 w1612839598
Z122 DPx4 work 6 tb_pkg 0 22 MHHk>6^gTi:GTJXT=NLm?0
R1
R2
R3
R4
Z123 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb.vhd
Z124 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb.vhd
l0
L6
VYlZ:6iW7M4AhZPhn5_mV_3
!s100 UbW]VI7I21h@bMcDEmRd:1
R7
32
R8
!i10b 1
Z125 !s108 1612839604.000000
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb.vhd|
Z127 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb.vhd|
!i113 1
R12
R13
Artl
R18
R52
R16
R17
R33
R26
R63
R14
R122
R1
R2
R3
Z128 DEx4 work 2 tb 0 22 YlZ:6iW7M4AhZPhn5_mV_3
l40
L9
Vfjn0L3AX@PK`?Eo2K2zfo1
!s100 JKLDD9hY[[f=K=j>gQcXi0
R7
32
R8
!i10b 1
R125
R126
R127
!i113 1
R12
R13
Ptb_pkg
R1
R2
R3
R0
R4
Z129 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
Z130 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
l0
L49
VMHHk>6^gTi:GTJXT=NLm?0
!s100 W4zIZKNKWBm@bA=OT<l4I3
R7
32
R29
!i10b 1
R70
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
Z132 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR3/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
!i113 1
R12
R13
Bbody
R122
R1
R2
R3
l0
L108
V<X6F_NW:SelT1aGAK]8fk2
!s100 9k4fLZnZ0Szl_kYBCe]UB1
R7
32
R29
!i10b 1
R70
R131
R132
!i113 1
R12
R13
