# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do D_trigger_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger {D:/data/Homework/FPGA/Exp/Exp4/D_trigger/D_trigger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:17 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger" D:/data/Homework/FPGA/Exp/Exp4/D_trigger/D_trigger.v 
# -- Compiling module D_trigger
# 
# Top level modules:
# 	D_trigger
# End time: 14:37:18 on Sep 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger {D:/data/Homework/FPGA/Exp/Exp4/D_trigger/D_synctrigger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:18 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger" D:/data/Homework/FPGA/Exp/Exp4/D_trigger/D_synctrigger.v 
# -- Compiling module D_synctrigger
# 
# Top level modules:
# 	D_synctrigger
# End time: 14:37:18 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger {D:/data/Homework/FPGA/Exp/Exp4/D_trigger/D_asynctrigger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:18 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger" D:/data/Homework/FPGA/Exp/Exp4/D_trigger/D_asynctrigger.v 
# -- Compiling module D_asynctrigger
# 
# Top level modules:
# 	D_asynctrigger
# End time: 14:37:18 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger/simulation/modelsim {D:/data/Homework/FPGA/Exp/Exp4/D_trigger/simulation/modelsim/D_trigger.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:18 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/data/Homework/FPGA/Exp/Exp4/D_trigger/simulation/modelsim" D:/data/Homework/FPGA/Exp/Exp4/D_trigger/simulation/modelsim/D_trigger.vt 
# -- Compiling module D_trigger_vlg_tst
# 
# Top level modules:
# 	D_trigger_vlg_tst
# End time: 14:37:18 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  D_trigger_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" D_trigger_vlg_tst 
# Start time: 14:37:18 on Sep 28,2020
# Loading work.D_trigger_vlg_tst
# Loading work.D_trigger
# Loading work.D_synctrigger
# Loading work.D_asynctrigger
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/data/Homework/FPGA/Exp/Exp4/D_trigger/simulation/modelsim/D_trigger.vt(77)
#    Time: 1540 ns  Iteration: 0  Instance: /D_trigger_vlg_tst
# Break in Module D_trigger_vlg_tst at D:/data/Homework/FPGA/Exp/Exp4/D_trigger/simulation/modelsim/D_trigger.vt line 77
# End time: 14:55:27 on Sep 28,2020, Elapsed time: 0:18:09
# Errors: 0, Warnings: 0
