# Test script to read UHDM file in Yosys
plugin -i ../../build/uhdm2rtlil.so
read_uhdm slpp_all/surelog.uhdm
# Write RTLIL immediately after reading, before hierarchy
write_rtlil asym_ram_sdp_write_wider_from_uhdm_nohier.il
hierarchy -check -top asym_ram_sdp_write_wider
stat
proc
opt
stat
write_rtlil asym_ram_sdp_write_wider_from_uhdm.il
# Synthesize to gate-level netlist
synth -top asym_ram_sdp_write_wider
write_verilog -noexpr asym_ram_sdp_write_wider_from_uhdm_synth.v
