This is the first lab of the digital system design course using VHDL.
