# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"adderTestBench_time_impl.v" \

sv xil_defaultlib  \
"../../../../../yuda_assembly01.srcs/sources_1/new/testingAdder7by3.sv" \
"../../../../../yuda_assembly01.srcs/sim_1/new/adder20by1TestBench.sv" \

# Do not sort compile order
nosort
