fifo_DDRWriteInfo.v,verilog,xil_defaultlib,../../../../sv.srcs/sources_1/ip/fifo_DDRWriteInfo/sim/fifo_DDRWriteInfo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
