 
****************************************
Report : area
Design : topmodule
Version: I-2013.12-SP2
Date   : Mon Dec 19 20:56:48 2016
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ff1p16v125c (File: /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff1p16v125c.db)

Number of ports:                           70
Number of nets:                           376
Number of cells:                           18
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                      18

Combinational area:               5374.637262
Buf/Inv area:                      607.658307
Noncombinational area:            2774.235991
Macro/Black Box area:                0.000000
Net Interconnect area:            1644.725836

Total cell area:                  8148.873254
Total area:                       9793.599090
1
