{
  "Top": "mlp_dance3",
  "RtlTop": "mlp_dance3",
  "RtlPrefix": "",
  "RtlSubPrefix": "mlp_dance3_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "S_AXIS": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<AXI_L, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "S_AXIS_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "M_AXIS": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<AXI_L, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "M_AXIS_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -output=D:\/o\/nus_files\/2122-Year4-sem-1\/CG4002\/YETONG-Ultra96\/Ultra96-main\/FPGA\/HLS\/MLP_FINAL\/ip\/mlp_dance3.zip",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top mlp_dance3 -name mlp_dance3"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mlp_dance3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp_dance3",
    "Version": "1.0",
    "DisplayName": "Mlp_dance3",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mlp_dance3_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/calculate.vhd",
      "impl\/vhdl\/calculate_1.vhd",
      "impl\/vhdl\/calculate_1_1.vhd",
      "impl\/vhdl\/calculate_1_2.vhd",
      "impl\/vhdl\/calculate_2.vhd",
      "impl\/vhdl\/mlp_dance3_bias_0.vhd",
      "impl\/vhdl\/mlp_dance3_bias_0_pos.vhd",
      "impl\/vhdl\/mlp_dance3_bias_0mb6.vhd",
      "impl\/vhdl\/mlp_dance3_bias_4.vhd",
      "impl\/vhdl\/mlp_dance3_calculate.vhd",
      "impl\/vhdl\/mlp_dance3_calculate_1.vhd",
      "impl\/vhdl\/mlp_dance3_calculate_1_1.vhd",
      "impl\/vhdl\/mlp_dance3_calculate_1_2.vhd",
      "impl\/vhdl\/mlp_dance3_calculate_2.vhd",
      "impl\/vhdl\/mlp_dance3_fadd_3bkb.vhd",
      "impl\/vhdl\/mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/mlp_dance3_fcmp_3pcA.vhd",
      "impl\/vhdl\/mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/mlp_dance3_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mlp_dance3_fmul_3cud.vhd",
      "impl\/vhdl\/mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/mlp_dance3_input.vhd",
      "impl\/vhdl\/mlp_dance3_mac_muladd_4ns_7ns_7ns_10_4_1.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer0.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer0_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer1.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer1_bias_1.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer1_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer2.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer2_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer3.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer3_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_layer4.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias0.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias0_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias1.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias1_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias2.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias2_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias3.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias3_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadbias4.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights0_pos_VITIS_LOOP_96_7.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights1_pos_VITIS_LOOP_102_8.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights2_pos_VITIS_LOOP_108_9.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights2_VITIS_LOOP_58_4.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights3_pos_VITIS_LOOP_114_10.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights3_VITIS_LOOP_64_5.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_loadweights4_VITIS_LOOP_69_6.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_output.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_output_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_retrieve_inputs.vhd",
      "impl\/vhdl\/mlp_dance3_mlp_dance3_Pipeline_retrieve_inputs_pos.vhd",
      "impl\/vhdl\/mlp_dance3_mul_3ns_8ns_10_1_1.vhd",
      "impl\/vhdl\/mlp_dance3_mux_32_32_1_1.vhd",
      "impl\/vhdl\/mlp_dance3_mux_32qcK.vhd",
      "impl\/vhdl\/mlp_dance3_regslice_both.vhd",
      "impl\/vhdl\/mlp_dance3_weightdEe.vhd",
      "impl\/vhdl\/mlp_dance3_weighthbi.vhd",
      "impl\/vhdl\/mlp_dance3_weightibs.vhd",
      "impl\/vhdl\/mlp_dance3_weightjbC.vhd",
      "impl\/vhdl\/mlp_dance3_weightlbW.vhd",
      "impl\/vhdl\/mlp_dance3_weights_0.vhd",
      "impl\/vhdl\/mlp_dance3_weights_0_pos.vhd",
      "impl\/vhdl\/mlp_dance3_weights_1_pos.vhd",
      "impl\/vhdl\/mlp_dance3_weights_3_pos.vhd",
      "impl\/vhdl\/mlp_dance3_weights_4.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/mlp_dance3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calculate.v",
      "impl\/verilog\/calculate_1.v",
      "impl\/verilog\/calculate_1_1.v",
      "impl\/verilog\/calculate_1_2.v",
      "impl\/verilog\/calculate_2.v",
      "impl\/verilog\/implsyn.bat",
      "impl\/verilog\/mlp_dance3_bias_0.v",
      "impl\/verilog\/mlp_dance3_bias_0_pos.v",
      "impl\/verilog\/mlp_dance3_bias_0mb6.v",
      "impl\/verilog\/mlp_dance3_bias_4.v",
      "impl\/verilog\/mlp_dance3_calculate.v",
      "impl\/verilog\/mlp_dance3_calculate_1.v",
      "impl\/verilog\/mlp_dance3_calculate_1_1.v",
      "impl\/verilog\/mlp_dance3_calculate_1_2.v",
      "impl\/verilog\/mlp_dance3_calculate_2.v",
      "impl\/verilog\/mlp_dance3_fadd_3bkb.v",
      "impl\/verilog\/mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/mlp_dance3_fcmp_3pcA.v",
      "impl\/verilog\/mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/mlp_dance3_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mlp_dance3_fmul_3cud.v",
      "impl\/verilog\/mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/mlp_dance3_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/mlp_dance3_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/mlp_dance3_input.v",
      "impl\/verilog\/mlp_dance3_mac_muladd_4ns_7ns_7ns_10_4_1.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer0.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer0_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer1.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer1_bias_1.dat",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer1_bias_1.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer1_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer2.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer2_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer3.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer3_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_layer4.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias0.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias0_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias1.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias1_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias2.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias2_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias3.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias3_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadbias4.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights0_pos_VITIS_LOOP_96_7.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights1_pos_VITIS_LOOP_102_8.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights2_pos_VITIS_LOOP_108_9.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights2_VITIS_LOOP_58_4.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights3_pos_VITIS_LOOP_114_10.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights3_VITIS_LOOP_64_5.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_loadweights4_VITIS_LOOP_69_6.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_output.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_output_pos.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_retrieve_inputs.v",
      "impl\/verilog\/mlp_dance3_mlp_dance3_Pipeline_retrieve_inputs_pos.v",
      "impl\/verilog\/mlp_dance3_mul_3ns_8ns_10_1_1.v",
      "impl\/verilog\/mlp_dance3_mux_32_32_1_1.v",
      "impl\/verilog\/mlp_dance3_mux_32qcK.v",
      "impl\/verilog\/mlp_dance3_regslice_both.v",
      "impl\/verilog\/mlp_dance3_weightdEe.v",
      "impl\/verilog\/mlp_dance3_weighthbi.v",
      "impl\/verilog\/mlp_dance3_weightibs.v",
      "impl\/verilog\/mlp_dance3_weightjbC.v",
      "impl\/verilog\/mlp_dance3_weightlbW.v",
      "impl\/verilog\/mlp_dance3_weights_0.v",
      "impl\/verilog\/mlp_dance3_weights_0_pos.v",
      "impl\/verilog\/mlp_dance3_weights_1_pos.v",
      "impl\/verilog\/mlp_dance3_weights_3_pos.v",
      "impl\/verilog\/mlp_dance3_weights_4.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/mlp_dance3.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mlp_dance3_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/mlp_dance3_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/mlp_dance3_ap_fmul_1_max_dsp_32_ip.tcl",
      "impl\/misc\/mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/mlp.protoinst",
      ".debug\/mlp_dance3.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mlp_dance3_ap_fadd_2_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_dance3_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_dance3_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name mlp_dance3_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_dance3_ap_fmul_1_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_dance3_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "S_AXIS_V:M_AXIS_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "S_AXIS_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "S_AXIS_V_",
      "ports": [
        "S_AXIS_V_TDATA",
        "S_AXIS_V_TREADY",
        "S_AXIS_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "S_AXIS"
        }]
    },
    "M_AXIS_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "M_AXIS_V_",
      "ports": [
        "M_AXIS_V_TDATA",
        "M_AXIS_V_TREADY",
        "M_AXIS_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "M_AXIS"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "S_AXIS_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "M_AXIS_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlp_dance3",
      "Instances": [
        {
          "ModuleName": "mlp_dance3_Pipeline_layer0",
          "InstanceName": "grp_mlp_dance3_Pipeline_layer0_fu_405",
          "Instances": [{
              "ModuleName": "calculate",
              "InstanceName": "grp_calculate_fu_249"
            }]
        },
        {
          "ModuleName": "mlp_dance3_Pipeline_retrieve_inputs",
          "InstanceName": "grp_mlp_dance3_Pipeline_retrieve_inputs_fu_428"
        },
        {
          "ModuleName": "mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2",
          "InstanceName": "grp_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2_fu_435"
        },
        {
          "ModuleName": "mlp_dance3_Pipeline_layer1",
          "InstanceName": "grp_mlp_dance3_Pipeline_layer1_fu_442"
        },
        {
          "ModuleName": "mlp_dance3_Pipeline_output",
          "InstanceName": "grp_mlp_dance3_Pipeline_output_fu_484"
        },
        {
          "ModuleName": "mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3",
          "InstanceName": "grp_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3_fu_493"
        },
        {
          "ModuleName": "mlp_dance3_Pipeline_loadbias0",
          "InstanceName": "grp_mlp_dance3_Pipeline_loadbias0_fu_547"
        }
      ]
    },
    "Info": {
      "calculate": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_layer0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_layer1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_retrieve_inputs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3_Pipeline_loadbias0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_dance3": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "calculate": {
        "Latency": {
          "LatencyBest": "394",
          "LatencyAvg": "394",
          "LatencyWorst": "394",
          "PipelineII": "39",
          "PipelineDepth": "395",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.853"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "7796",
          "AVAIL_FF": "141120",
          "UTIL_FF": "5",
          "LUT": "5331",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_layer0": {
        "Latency": {
          "LatencyBest": "677",
          "LatencyAvg": "677",
          "LatencyWorst": "677",
          "PipelineII": "677",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.853"
        },
        "Loops": [{
            "Name": "layer0",
            "TripCount": "8",
            "Latency": "675",
            "PipelineII": "39",
            "PipelineDepth": "403"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "8413",
          "AVAIL_FF": "141120",
          "UTIL_FF": "5",
          "LUT": "5897",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_layer1": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.808"
        },
        "Loops": [{
            "Name": "layer1",
            "TripCount": "3",
            "Latency": "52",
            "PipelineII": "1",
            "PipelineDepth": "51"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "24",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "6",
          "FF": "2114",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1447",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_output": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.114"
        },
        "Loops": [{
            "Name": "output",
            "TripCount": "3",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "105",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_retrieve_inputs": {
        "Latency": {
          "LatencyBest": "80",
          "LatencyAvg": "80",
          "LatencyWorst": "80",
          "PipelineII": "80",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.215"
        },
        "Loops": [{
            "Name": "retrieve_inputs",
            "TripCount": "78",
            "Latency": "78",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2": {
        "Latency": {
          "LatencyBest": "628",
          "LatencyAvg": "628",
          "LatencyWorst": "628",
          "PipelineII": "628",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.669"
        },
        "Loops": [{
            "Name": "loadweights0_VITIS_LOOP_46_2",
            "TripCount": "624",
            "Latency": "626",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "138",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.691"
        },
        "Loops": [{
            "Name": "loadweights1_VITIS_LOOP_52_3",
            "TripCount": "24",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "781",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "397",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3_Pipeline_loadbias0": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.236"
        },
        "Loops": [{
            "Name": "loadbias0",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp_dance3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.853"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_42_1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "745",
            "PipelineDepth": "2 ~ 745"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "1",
          "DSP": "53",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "14",
          "FF": "15359",
          "AVAIL_FF": "141120",
          "UTIL_FF": "10",
          "LUT": "10565",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-12 03:48:43 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
