
QUTMS_LCD_UI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098a4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000d268  08009a78  08009a78  00019a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016ce0  08016ce0  000302b4  2**0
                  CONTENTS
  4 .ARM          00000008  08016ce0  08016ce0  00026ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016ce8  08016ce8  000302b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016ce8  08016ce8  00026ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016cec  08016cec  00026cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b4  20000000  08016cf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  200002b4  08016fa4  000302b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200004fc  08016fa4  000304fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018add  00000000  00000000  000302e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003563  00000000  00000000  00048dc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001718  00000000  00000000  0004c328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0002556f  00000000  00000000  0004da40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000120ba  00000000  00000000  00072faf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000e2007  00000000  00000000  00085069  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00167070  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001500  00000000  00000000  001670f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  0000691c  00000000  00000000  001685f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002b4 	.word	0x200002b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009a5c 	.word	0x08009a5c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002b8 	.word	0x200002b8
 800020c:	08009a5c 	.word	0x08009a5c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b972 	b.w	8000ee4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	4688      	mov	r8, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14b      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4615      	mov	r5, r2
 8000c2a:	d967      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0720 	rsb	r7, r2, #32
 8000c36:	fa01 f302 	lsl.w	r3, r1, r2
 8000c3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c3e:	4095      	lsls	r5, r2
 8000c40:	ea47 0803 	orr.w	r8, r7, r3
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c50:	fa1f fc85 	uxth.w	ip, r5
 8000c54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18eb      	adds	r3, r5, r3
 8000c66:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c6a:	f080 811b 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8118 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000c74:	3f02      	subs	r7, #2
 8000c76:	442b      	add	r3, r5
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8c:	45a4      	cmp	ip, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	192c      	adds	r4, r5, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8107 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	f240 8104 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	442c      	add	r4, r5
 8000ca4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca8:	eba4 040c 	sub.w	r4, r4, ip
 8000cac:	2700      	movs	r7, #0
 8000cae:	b11e      	cbz	r6, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0xbe>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80eb 	beq.w	8000e9e <__udivmoddi4+0x286>
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e9c6 0100 	strd	r0, r1, [r6]
 8000cce:	4638      	mov	r0, r7
 8000cd0:	4639      	mov	r1, r7
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f783 	clz	r7, r3
 8000cda:	2f00      	cmp	r7, #0
 8000cdc:	d147      	bne.n	8000d6e <__udivmoddi4+0x156>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xd0>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80fa 	bhi.w	8000edc <__udivmoddi4+0x2c4>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb61 0303 	sbc.w	r3, r1, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d0e0      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000cf6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cfa:	e7dd      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000cfc:	b902      	cbnz	r2, 8000d00 <__udivmoddi4+0xe8>
 8000cfe:	deff      	udf	#255	; 0xff
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f040 808f 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d0a:	1b49      	subs	r1, r1, r5
 8000d0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d10:	fa1f f885 	uxth.w	r8, r5
 8000d14:	2701      	movs	r7, #1
 8000d16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d24:	fb08 f10c 	mul.w	r1, r8, ip
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2c:	18eb      	adds	r3, r5, r3
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4299      	cmp	r1, r3
 8000d36:	f200 80cd 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x14c>
 8000d54:	192c      	adds	r4, r5, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x14a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80b6 	bhi.w	8000ece <__udivmoddi4+0x2b6>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e79f      	b.n	8000cae <__udivmoddi4+0x96>
 8000d6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d72:	40bb      	lsls	r3, r7
 8000d74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d8c:	4325      	orrs	r5, r4
 8000d8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d92:	0c2c      	lsrs	r4, r5, #16
 8000d94:	fb08 3319 	mls	r3, r8, r9, r3
 8000d98:	fa1f fa8e 	uxth.w	sl, lr
 8000d9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000da0:	fb09 f40a 	mul.w	r4, r9, sl
 8000da4:	429c      	cmp	r4, r3
 8000da6:	fa02 f207 	lsl.w	r2, r2, r7
 8000daa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1e 0303 	adds.w	r3, lr, r3
 8000db4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db8:	f080 8087 	bcs.w	8000eca <__udivmoddi4+0x2b2>
 8000dbc:	429c      	cmp	r4, r3
 8000dbe:	f240 8084 	bls.w	8000eca <__udivmoddi4+0x2b2>
 8000dc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc6:	4473      	add	r3, lr
 8000dc8:	1b1b      	subs	r3, r3, r4
 8000dca:	b2ad      	uxth	r5, r5
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ddc:	45a2      	cmp	sl, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1e 0404 	adds.w	r4, lr, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	d26b      	bcs.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dea:	45a2      	cmp	sl, r4
 8000dec:	d969      	bls.n	8000ec2 <__udivmoddi4+0x2aa>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4474      	add	r4, lr
 8000df2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfa:	eba4 040a 	sub.w	r4, r4, sl
 8000dfe:	454c      	cmp	r4, r9
 8000e00:	46c2      	mov	sl, r8
 8000e02:	464b      	mov	r3, r9
 8000e04:	d354      	bcc.n	8000eb0 <__udivmoddi4+0x298>
 8000e06:	d051      	beq.n	8000eac <__udivmoddi4+0x294>
 8000e08:	2e00      	cmp	r6, #0
 8000e0a:	d069      	beq.n	8000ee0 <__udivmoddi4+0x2c8>
 8000e0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e10:	eb64 0403 	sbc.w	r4, r4, r3
 8000e14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	40fc      	lsrs	r4, r7
 8000e1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e20:	e9c6 5400 	strd	r5, r4, [r6]
 8000e24:	2700      	movs	r7, #0
 8000e26:	e747      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e30:	4095      	lsls	r5, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	fa21 f303 	lsr.w	r3, r1, r3
 8000e3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e3e:	4338      	orrs	r0, r7
 8000e40:	0c01      	lsrs	r1, r0, #16
 8000e42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e46:	fa1f f885 	uxth.w	r8, r5
 8000e4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb07 f308 	mul.w	r3, r7, r8
 8000e56:	428b      	cmp	r3, r1
 8000e58:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5c:	d907      	bls.n	8000e6e <__udivmoddi4+0x256>
 8000e5e:	1869      	adds	r1, r5, r1
 8000e60:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e64:	d22f      	bcs.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d92d      	bls.n	8000ec6 <__udivmoddi4+0x2ae>
 8000e6a:	3f02      	subs	r7, #2
 8000e6c:	4429      	add	r1, r5
 8000e6e:	1acb      	subs	r3, r1, r3
 8000e70:	b281      	uxth	r1, r0
 8000e72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb00 f308 	mul.w	r3, r0, r8
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x27e>
 8000e86:	1869      	adds	r1, r5, r1
 8000e88:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e8c:	d217      	bcs.n	8000ebe <__udivmoddi4+0x2a6>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d915      	bls.n	8000ebe <__udivmoddi4+0x2a6>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4429      	add	r1, r5
 8000e96:	1ac9      	subs	r1, r1, r3
 8000e98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e9c:	e73b      	b.n	8000d16 <__udivmoddi4+0xfe>
 8000e9e:	4637      	mov	r7, r6
 8000ea0:	4630      	mov	r0, r6
 8000ea2:	e709      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea4:	4607      	mov	r7, r0
 8000ea6:	e6e7      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	e6fb      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000eac:	4541      	cmp	r1, r8
 8000eae:	d2ab      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb8:	3801      	subs	r0, #1
 8000eba:	4613      	mov	r3, r2
 8000ebc:	e7a4      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ebe:	4660      	mov	r0, ip
 8000ec0:	e7e9      	b.n	8000e96 <__udivmoddi4+0x27e>
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	e795      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec6:	4667      	mov	r7, ip
 8000ec8:	e7d1      	b.n	8000e6e <__udivmoddi4+0x256>
 8000eca:	4681      	mov	r9, r0
 8000ecc:	e77c      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	442c      	add	r4, r5
 8000ed2:	e747      	b.n	8000d64 <__udivmoddi4+0x14c>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	442b      	add	r3, r5
 8000eda:	e72f      	b.n	8000d3c <__udivmoddi4+0x124>
 8000edc:	4638      	mov	r0, r7
 8000ede:	e708      	b.n	8000cf2 <__udivmoddi4+0xda>
 8000ee0:	4637      	mov	r7, r6
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0xa0>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <ili9488_Init>:

#define  LCD_IO_WriteData16_to_2x8(dt)    {LCD_IO_WriteData8((dt) >> 8); LCD_IO_WriteData8(dt); }

//-----------------------------------------------------------------------------
void ili9488_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  if((Is_ili9488_Initialized & ILI9488_LCD_INITIALIZED) == 0)
 8000eec:	4b43      	ldr	r3, [pc, #268]	; (8000ffc <ili9488_Init+0x114>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d115      	bne.n	8000f24 <ili9488_Init+0x3c>
  {
    Is_ili9488_Initialized |= ILI9488_LCD_INITIALIZED;
 8000ef8:	4b40      	ldr	r3, [pc, #256]	; (8000ffc <ili9488_Init+0x114>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4b3e      	ldr	r3, [pc, #248]	; (8000ffc <ili9488_Init+0x114>)
 8000f04:	701a      	strb	r2, [r3, #0]
    if((Is_ili9488_Initialized & ILI9488_IO_INITIALIZED) == 0)
 8000f06:	4b3d      	ldr	r3, [pc, #244]	; (8000ffc <ili9488_Init+0x114>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <ili9488_Init+0x2e>
      LCD_IO_Init();
 8000f12:	f000 fd81 	bl	8001a18 <LCD_IO_Init>
    Is_ili9488_Initialized |= ILI9488_IO_INITIALIZED;
 8000f16:	4b39      	ldr	r3, [pc, #228]	; (8000ffc <ili9488_Init+0x114>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	f043 0302 	orr.w	r3, r3, #2
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	4b36      	ldr	r3, [pc, #216]	; (8000ffc <ili9488_Init+0x114>)
 8000f22:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(105);
 8000f24:	2069      	movs	r0, #105	; 0x69
 8000f26:	f000 fd53 	bl	80019d0 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_SWRESET);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f000 fe2c 	bl	8001b88 <LCD_IO_WriteCmd8>
  LCD_Delay(5);
 8000f30:	2005      	movs	r0, #5
 8000f32:	f000 fd4d 	bl	80019d0 <LCD_Delay>
  // positive gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9488_GMCTRP1, (uint8_t *)"\x00\x03\x09\x08\x16\x0A\x3F\x78\x4C\x09\x0A\x08\x16\x1A\x0F", 15);
 8000f36:	220f      	movs	r2, #15
 8000f38:	4931      	ldr	r1, [pc, #196]	; (8001000 <ili9488_Init+0x118>)
 8000f3a:	20e0      	movs	r0, #224	; 0xe0
 8000f3c:	f000 fe7c 	bl	8001c38 <LCD_IO_WriteCmd8MultipleData8>
  // negative gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9488_GMCTRN1, (uint8_t *)"\x00\x16\x19\x03\x0F\x05\x32\x45\x46\x04\x0E\x0D\x35\x37\x0F", 15);
 8000f40:	220f      	movs	r2, #15
 8000f42:	4930      	ldr	r1, [pc, #192]	; (8001004 <ili9488_Init+0x11c>)
 8000f44:	20e1      	movs	r0, #225	; 0xe1
 8000f46:	f000 fe77 	bl	8001c38 <LCD_IO_WriteCmd8MultipleData8>
  // Power Control 1 (Vreg1out, Verg2out)
  LCD_IO_WriteCmd8MultipleData8(ILI9488_PWCTR1, (uint8_t *)"\x17\x15", 2);
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	492e      	ldr	r1, [pc, #184]	; (8001008 <ili9488_Init+0x120>)
 8000f4e:	20c0      	movs	r0, #192	; 0xc0
 8000f50:	f000 fe72 	bl	8001c38 <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8000f54:	2005      	movs	r0, #5
 8000f56:	f000 fd3b 	bl	80019d0 <LCD_Delay>
  // Power Control 2 (VGH,VGL)
  LCD_IO_WriteCmd8(ILI9488_PWCTR2); LCD_IO_WriteData8(0x41);
 8000f5a:	20c1      	movs	r0, #193	; 0xc1
 8000f5c:	f000 fe14 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000f60:	2041      	movs	r0, #65	; 0x41
 8000f62:	f000 fe2b 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_Delay(5);
 8000f66:	2005      	movs	r0, #5
 8000f68:	f000 fd32 	bl	80019d0 <LCD_Delay>
  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9488_VMCTR1, (uint8_t *)"\x00\x12\x80", 3);
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	4927      	ldr	r1, [pc, #156]	; (800100c <ili9488_Init+0x124>)
 8000f70:	20c5      	movs	r0, #197	; 0xc5
 8000f72:	f000 fe61 	bl	8001c38 <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8000f76:	2005      	movs	r0, #5
 8000f78:	f000 fd2a 	bl	80019d0 <LCD_Delay>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_PIXFMT); LCD_IO_WriteData8(0x66); // Interface Pixel Format (24 bit)
 8000f7c:	203a      	movs	r0, #58	; 0x3a
 8000f7e:	f000 fe03 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000f82:	2066      	movs	r0, #102	; 0x66
 8000f84:	f000 fe1a 	bl	8001bbc <LCD_IO_WriteData8>
  #if LCD_SPI_MODE != 2
  // LCD_IO_WriteCmd8(0xFB); LCD_IO_WriteData8(0x80);
  LCD_IO_WriteCmd8(ILI9488_IMCTR); LCD_IO_WriteData8(0x80); // Interface Mode Control (SDO NOT USE)
  #else
  LCD_IO_WriteCmd8(ILI9488_IMCTR); LCD_IO_WriteData8(0x00); // Interface Mode Control (SDO USE)
 8000f88:	20b0      	movs	r0, #176	; 0xb0
 8000f8a:	f000 fdfd 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fe14 	bl	8001bbc <LCD_IO_WriteData8>
  #endif
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8(ILI9488_PIXFMT); LCD_IO_WriteData8(0x55); // Interface Pixel Format (16 bit)
  #endif
  LCD_IO_WriteCmd8(ILI9488_FRMCTR1); LCD_IO_WriteData8(0xA0); // Frame rate (60Hz)
 8000f94:	20b1      	movs	r0, #177	; 0xb1
 8000f96:	f000 fdf7 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000f9a:	20a0      	movs	r0, #160	; 0xa0
 8000f9c:	f000 fe0e 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_INVCTR); LCD_IO_WriteData8(0x02); // Display Inversion Control (2-dot)
 8000fa0:	20b4      	movs	r0, #180	; 0xb4
 8000fa2:	f000 fdf1 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	f000 fe08 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9488_DFUNCTR, (uint8_t *)"\x02\x02", 2); // Display Function Control RGB/MCU Interface Control
 8000fac:	2202      	movs	r2, #2
 8000fae:	4918      	ldr	r1, [pc, #96]	; (8001010 <ili9488_Init+0x128>)
 8000fb0:	20b6      	movs	r0, #182	; 0xb6
 8000fb2:	f000 fe41 	bl	8001c38 <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8(ILI9488_IMGFUNCT); LCD_IO_WriteData8(0x00); // Set Image Functio (Disable 24 bit data)
 8000fb6:	20e9      	movs	r0, #233	; 0xe9
 8000fb8:	f000 fde6 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f000 fdfd 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9488_ADJCTR3, (uint8_t *)"\xA9\x51\x2C\x82", 4); // Adjust Control (D7 stream, loose)
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	4913      	ldr	r1, [pc, #76]	; (8001014 <ili9488_Init+0x12c>)
 8000fc6:	20f7      	movs	r0, #247	; 0xf7
 8000fc8:	f000 fe36 	bl	8001c38 <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8000fcc:	2005      	movs	r0, #5
 8000fce:	f000 fcff 	bl	80019d0 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_SLPOUT);      // Exit Sleep
 8000fd2:	2011      	movs	r0, #17
 8000fd4:	f000 fdd8 	bl	8001b88 <LCD_IO_WriteCmd8>
  LCD_Delay(120);
 8000fd8:	2078      	movs	r0, #120	; 0x78
 8000fda:	f000 fcf9 	bl	80019d0 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_DISPON);      // Display on
 8000fde:	2029      	movs	r0, #41	; 0x29
 8000fe0:	f000 fdd2 	bl	8001b88 <LCD_IO_WriteCmd8>
  LCD_Delay(5);
 8000fe4:	2005      	movs	r0, #5
 8000fe6:	f000 fcf3 	bl	80019d0 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
 8000fea:	2036      	movs	r0, #54	; 0x36
 8000fec:	f000 fdcc 	bl	8001b88 <LCD_IO_WriteCmd8>
 8000ff0:	2088      	movs	r0, #136	; 0x88
 8000ff2:	f000 fde3 	bl	8001bbc <LCD_IO_WriteData8>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200002d0 	.word	0x200002d0
 8001000:	08009a78 	.word	0x08009a78
 8001004:	08009a88 	.word	0x08009a88
 8001008:	08009a98 	.word	0x08009a98
 800100c:	08009a9c 	.word	0x08009a9c
 8001010:	08009aa0 	.word	0x08009aa0
 8001014:	08009aa4 	.word	0x08009aa4

08001018 <ili9488_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9488_DisplayOn(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  ILI9488_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9488_SLPOUT);      // Display on
 800101c:	2011      	movs	r0, #17
 800101e:	f000 fdb3 	bl	8001b88 <LCD_IO_WriteCmd8>
  LCD_IO_Bl_OnOff(1);
 8001022:	2001      	movs	r0, #1
 8001024:	f000 fce0 	bl	80019e8 <LCD_IO_Bl_OnOff>
  ILI9488_LCDMUTEX_POP();
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}

0800102c <ili9488_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9488_DisplayOff(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  ILI9488_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9488_SLPIN);       // Display off
 8001030:	2010      	movs	r0, #16
 8001032:	f000 fda9 	bl	8001b88 <LCD_IO_WriteCmd8>
  LCD_IO_Bl_OnOff(0);
 8001036:	2000      	movs	r0, #0
 8001038:	f000 fcd6 	bl	80019e8 <LCD_IO_Bl_OnOff>
  ILI9488_LCDMUTEX_POP();
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}

08001040 <ili9488_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ili9488_GetLcdPixelWidth(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return ILI9488_MAX_X + 1;
 8001044:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <ili9488_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ili9488_GetLcdPixelHeight(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  return ILI9488_MAX_Y + 1;
 8001056:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <ili9488_ReadID>:
  * @brief  Get the ILI9488 ID.
  * @param  None
  * @retval The ILI9488 ID
  */
uint16_t ili9488_ReadID(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
  uint32_t id = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
  ILI9488_LCDMUTEX_PUSH();

  if(Is_ili9488_Initialized == 0)
 800106e:	4b0d      	ldr	r3, [pc, #52]	; (80010a4 <ili9488_ReadID+0x40>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <ili9488_ReadID+0x16>
  {
    ili9488_Init();
 8001076:	f7ff ff37 	bl	8000ee8 <ili9488_Init>
  }

  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData8(0x04, (uint8_t *)&id, 3, 0);
 800107a:	1d39      	adds	r1, r7, #4
 800107c:	2300      	movs	r3, #0
 800107e:	2203      	movs	r2, #3
 8001080:	2004      	movs	r0, #4
 8001082:	f000 fe19 	bl	8001cb8 <LCD_IO_ReadCmd8MultipleData8>
  id <<= 1;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	607b      	str	r3, [r7, #4]
  #endif
  // printf("ID:%08X\r\n", (unsigned int)id);

  ILI9488_LCDMUTEX_POP();

  if(id == 0x00668054)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a06      	ldr	r2, [pc, #24]	; (80010a8 <ili9488_ReadID+0x44>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d102      	bne.n	800109a <ili9488_ReadID+0x36>
    return 0x9488;
 8001094:	f249 4388 	movw	r3, #38024	; 0x9488
 8001098:	e000      	b.n	800109c <ili9488_ReadID+0x38>
  return 0;
 800109a:	2300      	movs	r3, #0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200002d0 	.word	0x200002d0
 80010a8:	00668054 	.word	0x00668054

080010ac <ili9488_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ili9488_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	460a      	mov	r2, r1
 80010b6:	80fb      	strh	r3, [r7, #6]
 80010b8:	4613      	mov	r3, r2
 80010ba:	80bb      	strh	r3, [r7, #4]
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 80010bc:	202a      	movs	r0, #42	; 0x2a
 80010be:	f000 fd63 	bl	8001b88 <LCD_IO_WriteCmd8>
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 fd76 	bl	8001bbc <LCD_IO_WriteData8>
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 fd71 	bl	8001bbc <LCD_IO_WriteData8>
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	b29b      	uxth	r3, r3
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fd6a 	bl	8001bbc <LCD_IO_WriteData8>
 80010e8:	88fb      	ldrh	r3, [r7, #6]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 fd65 	bl	8001bbc <LCD_IO_WriteData8>
 80010f2:	202b      	movs	r0, #43	; 0x2b
 80010f4:	f000 fd48 	bl	8001b88 <LCD_IO_WriteCmd8>
 80010f8:	88bb      	ldrh	r3, [r7, #4]
 80010fa:	0a1b      	lsrs	r3, r3, #8
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fd5b 	bl	8001bbc <LCD_IO_WriteData8>
 8001106:	88bb      	ldrh	r3, [r7, #4]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f000 fd56 	bl	8001bbc <LCD_IO_WriteData8>
 8001110:	88bb      	ldrh	r3, [r7, #4]
 8001112:	0a1b      	lsrs	r3, r3, #8
 8001114:	b29b      	uxth	r3, r3
 8001116:	b2db      	uxtb	r3, r3
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fd4f 	bl	8001bbc <LCD_IO_WriteData8>
 800111e:	88bb      	ldrh	r3, [r7, #4]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fd4a 	bl	8001bbc <LCD_IO_WriteData8>
  ILI9488_LCDMUTEX_POP();
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <ili9488_write16to24>:

/* The SPI mode not capable the 16bpp mode -> convert to 24bpp */
#if ILI9488_INTERFACE == 0
extern inline void ili9488_write16to24(uint16_t RGBCode);
inline void ili9488_write16to24(uint16_t RGBCode)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData8((RGBCode & 0xF800) >> 8);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	121b      	asrs	r3, r3, #8
 800113e:	b2db      	uxtb	r3, r3
 8001140:	f023 0307 	bic.w	r3, r3, #7
 8001144:	b2db      	uxtb	r3, r3
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fd38 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteData8((RGBCode & 0x07E0) >> 3);
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	10db      	asrs	r3, r3, #3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	f023 0303 	bic.w	r3, r3, #3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	4618      	mov	r0, r3
 800115a:	f000 fd2f 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteData8((RGBCode & 0x001F) << 3);
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fd29 	bl	8001bbc <LCD_IO_WriteData8>
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <ili9488_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void ili9488_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	4603      	mov	r3, r0
 800117a:	80fb      	strh	r3, [r7, #6]
 800117c:	460b      	mov	r3, r1
 800117e:	80bb      	strh	r3, [r7, #4]
 8001180:	4613      	mov	r3, r2
 8001182:	807b      	strh	r3, [r7, #2]
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 8001184:	202a      	movs	r0, #42	; 0x2a
 8001186:	f000 fcff 	bl	8001b88 <LCD_IO_WriteCmd8>
 800118a:	88fb      	ldrh	r3, [r7, #6]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	b29b      	uxth	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fd12 	bl	8001bbc <LCD_IO_WriteData8>
 8001198:	88fb      	ldrh	r3, [r7, #6]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f000 fd0d 	bl	8001bbc <LCD_IO_WriteData8>
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	0a1b      	lsrs	r3, r3, #8
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	4618      	mov	r0, r3
 80011ac:	f000 fd06 	bl	8001bbc <LCD_IO_WriteData8>
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 fd01 	bl	8001bbc <LCD_IO_WriteData8>
 80011ba:	202b      	movs	r0, #43	; 0x2b
 80011bc:	f000 fce4 	bl	8001b88 <LCD_IO_WriteCmd8>
 80011c0:	88bb      	ldrh	r3, [r7, #4]
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 fcf7 	bl	8001bbc <LCD_IO_WriteData8>
 80011ce:	88bb      	ldrh	r3, [r7, #4]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fcf2 	bl	8001bbc <LCD_IO_WriteData8>
 80011d8:	88bb      	ldrh	r3, [r7, #4]
 80011da:	0a1b      	lsrs	r3, r3, #8
 80011dc:	b29b      	uxth	r3, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fceb 	bl	8001bbc <LCD_IO_WriteData8>
 80011e6:	88bb      	ldrh	r3, [r7, #4]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 fce6 	bl	8001bbc <LCD_IO_WriteData8>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 80011f0:	202c      	movs	r0, #44	; 0x2c
 80011f2:	f000 fcc9 	bl	8001b88 <LCD_IO_WriteCmd8>
  ili9488_write16to24(RGBCode);
 80011f6:	887b      	ldrh	r3, [r7, #2]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff99 	bl	8001130 <ili9488_write16to24>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8(ILI9488_RAMWR); LCD_IO_WriteData16(RGBCode);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <ili9488_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t ili9488_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b084      	sub	sp, #16
 800120a:	af00      	add	r7, sp, #0
 800120c:	4603      	mov	r3, r0
 800120e:	460a      	mov	r2, r1
 8001210:	80fb      	strh	r3, [r7, #6]
 8001212:	4613      	mov	r3, r2
 8001214:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 8001216:	202a      	movs	r0, #42	; 0x2a
 8001218:	f000 fcb6 	bl	8001b88 <LCD_IO_WriteCmd8>
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	0a1b      	lsrs	r3, r3, #8
 8001220:	b29b      	uxth	r3, r3
 8001222:	b2db      	uxtb	r3, r3
 8001224:	4618      	mov	r0, r3
 8001226:	f000 fcc9 	bl	8001bbc <LCD_IO_WriteData8>
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	4618      	mov	r0, r3
 8001230:	f000 fcc4 	bl	8001bbc <LCD_IO_WriteData8>
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	0a1b      	lsrs	r3, r3, #8
 8001238:	b29b      	uxth	r3, r3
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f000 fcbd 	bl	8001bbc <LCD_IO_WriteData8>
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	b2db      	uxtb	r3, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f000 fcb8 	bl	8001bbc <LCD_IO_WriteData8>
 800124c:	202b      	movs	r0, #43	; 0x2b
 800124e:	f000 fc9b 	bl	8001b88 <LCD_IO_WriteCmd8>
 8001252:	88bb      	ldrh	r3, [r7, #4]
 8001254:	0a1b      	lsrs	r3, r3, #8
 8001256:	b29b      	uxth	r3, r3
 8001258:	b2db      	uxtb	r3, r3
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fcae 	bl	8001bbc <LCD_IO_WriteData8>
 8001260:	88bb      	ldrh	r3, [r7, #4]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	f000 fca9 	bl	8001bbc <LCD_IO_WriteData8>
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	0a1b      	lsrs	r3, r3, #8
 800126e:	b29b      	uxth	r3, r3
 8001270:	b2db      	uxtb	r3, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fca2 	bl	8001bbc <LCD_IO_WriteData8>
 8001278:	88bb      	ldrh	r3, [r7, #4]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f000 fc9d 	bl	8001bbc <LCD_IO_WriteData8>
  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData24to16(ILI9488_RAMRD, &ret, 1, 1);
 8001282:	f107 010e 	add.w	r1, r7, #14
 8001286:	2301      	movs	r3, #1
 8001288:	2201      	movs	r2, #1
 800128a:	202e      	movs	r0, #46	; 0x2e
 800128c:	f000 fd38 	bl	8001d00 <LCD_IO_ReadCmd8MultipleData24to16>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_ReadCmd8MultipleData16(ILI9488_RAMRD, &ret, 1, 1);
  #endif
  ILI9488_LCDMUTEX_POP();
  return ret;
 8001290:	89fb      	ldrh	r3, [r7, #14]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <ili9488_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ili9488_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4604      	mov	r4, r0
 80012a4:	4608      	mov	r0, r1
 80012a6:	4611      	mov	r1, r2
 80012a8:	461a      	mov	r2, r3
 80012aa:	4623      	mov	r3, r4
 80012ac:	80fb      	strh	r3, [r7, #6]
 80012ae:	4603      	mov	r3, r0
 80012b0:	80bb      	strh	r3, [r7, #4]
 80012b2:	460b      	mov	r3, r1
 80012b4:	807b      	strh	r3, [r7, #2]
 80012b6:	4613      	mov	r3, r2
 80012b8:	803b      	strh	r3, [r7, #0]
  ILI9488_LCDMUTEX_PUSH();

  #if ILI9488_INTERFACE == 0
  yStart = Ypos; yEnd = Ypos + Height - 1;
 80012ba:	4a2a      	ldr	r2, [pc, #168]	; (8001364 <ili9488_SetDisplayWindow+0xc8>)
 80012bc:	88bb      	ldrh	r3, [r7, #4]
 80012be:	8013      	strh	r3, [r2, #0]
 80012c0:	88ba      	ldrh	r2, [r7, #4]
 80012c2:	883b      	ldrh	r3, [r7, #0]
 80012c4:	4413      	add	r3, r2
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	3b01      	subs	r3, #1
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b26      	ldr	r3, [pc, #152]	; (8001368 <ili9488_SetDisplayWindow+0xcc>)
 80012ce:	801a      	strh	r2, [r3, #0]
  LCD_IO_WriteCmd8(ILI9488_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Width - 1);
 80012d0:	202a      	movs	r0, #42	; 0x2a
 80012d2:	f000 fc59 	bl	8001b88 <LCD_IO_WriteCmd8>
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	0a1b      	lsrs	r3, r3, #8
 80012da:	b29b      	uxth	r3, r3
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 fc6c 	bl	8001bbc <LCD_IO_WriteData8>
 80012e4:	88fb      	ldrh	r3, [r7, #6]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 fc67 	bl	8001bbc <LCD_IO_WriteData8>
 80012ee:	88fa      	ldrh	r2, [r7, #6]
 80012f0:	887b      	ldrh	r3, [r7, #2]
 80012f2:	4413      	add	r3, r2
 80012f4:	3b01      	subs	r3, #1
 80012f6:	121b      	asrs	r3, r3, #8
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	4618      	mov	r0, r3
 80012fc:	f000 fc5e 	bl	8001bbc <LCD_IO_WriteData8>
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	b2da      	uxtb	r2, r3
 8001304:	887b      	ldrh	r3, [r7, #2]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	4413      	add	r3, r2
 800130a:	b2db      	uxtb	r3, r3
 800130c:	3b01      	subs	r3, #1
 800130e:	b2db      	uxtb	r3, r3
 8001310:	4618      	mov	r0, r3
 8001312:	f000 fc53 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Height - 1);
 8001316:	202b      	movs	r0, #43	; 0x2b
 8001318:	f000 fc36 	bl	8001b88 <LCD_IO_WriteCmd8>
 800131c:	88bb      	ldrh	r3, [r7, #4]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	b29b      	uxth	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4618      	mov	r0, r3
 8001326:	f000 fc49 	bl	8001bbc <LCD_IO_WriteData8>
 800132a:	88bb      	ldrh	r3, [r7, #4]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fc44 	bl	8001bbc <LCD_IO_WriteData8>
 8001334:	88ba      	ldrh	r2, [r7, #4]
 8001336:	883b      	ldrh	r3, [r7, #0]
 8001338:	4413      	add	r3, r2
 800133a:	3b01      	subs	r3, #1
 800133c:	121b      	asrs	r3, r3, #8
 800133e:	b2db      	uxtb	r3, r3
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fc3b 	bl	8001bbc <LCD_IO_WriteData8>
 8001346:	88bb      	ldrh	r3, [r7, #4]
 8001348:	b2da      	uxtb	r2, r3
 800134a:	883b      	ldrh	r3, [r7, #0]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4413      	add	r3, r2
 8001350:	b2db      	uxtb	r3, r3
 8001352:	3b01      	subs	r3, #1
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fc30 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(ILI9488_LCD_PIXEL_WIDTH - Height - Ypos); LCD_IO_WriteData16_to_2x8(ILI9488_LCD_PIXEL_WIDTH - 1 - Ypos);
  #endif
  #endif

  ILI9488_LCDMUTEX_POP();
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	bd90      	pop	{r4, r7, pc}
 8001364:	200002d2 	.word	0x200002d2
 8001368:	200002d4 	.word	0x200002d4

0800136c <ili9488_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9488_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b085      	sub	sp, #20
 8001370:	af02      	add	r7, sp, #8
 8001372:	4604      	mov	r4, r0
 8001374:	4608      	mov	r0, r1
 8001376:	4611      	mov	r1, r2
 8001378:	461a      	mov	r2, r3
 800137a:	4623      	mov	r3, r4
 800137c:	80fb      	strh	r3, [r7, #6]
 800137e:	4603      	mov	r3, r0
 8001380:	80bb      	strh	r3, [r7, #4]
 8001382:	460b      	mov	r3, r1
 8001384:	807b      	strh	r3, [r7, #2]
 8001386:	4613      	mov	r3, r2
 8001388:	803b      	strh	r3, [r7, #0]
  ili9488_FillRect(Xpos, Ypos, Length, 1, RGBCode);
 800138a:	883a      	ldrh	r2, [r7, #0]
 800138c:	8879      	ldrh	r1, [r7, #2]
 800138e:	88b8      	ldrh	r0, [r7, #4]
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	2301      	movs	r3, #1
 8001396:	f000 f820 	bl	80013da <ili9488_FillRect>
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}

080013a2 <ili9488_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9488_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80013a2:	b590      	push	{r4, r7, lr}
 80013a4:	b085      	sub	sp, #20
 80013a6:	af02      	add	r7, sp, #8
 80013a8:	4604      	mov	r4, r0
 80013aa:	4608      	mov	r0, r1
 80013ac:	4611      	mov	r1, r2
 80013ae:	461a      	mov	r2, r3
 80013b0:	4623      	mov	r3, r4
 80013b2:	80fb      	strh	r3, [r7, #6]
 80013b4:	4603      	mov	r3, r0
 80013b6:	80bb      	strh	r3, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	807b      	strh	r3, [r7, #2]
 80013bc:	4613      	mov	r3, r2
 80013be:	803b      	strh	r3, [r7, #0]
  ili9488_FillRect(Xpos, Ypos, 1, Length, RGBCode);
 80013c0:	883a      	ldrh	r2, [r7, #0]
 80013c2:	8879      	ldrh	r1, [r7, #2]
 80013c4:	88b8      	ldrh	r0, [r7, #4]
 80013c6:	88fb      	ldrh	r3, [r7, #6]
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	4613      	mov	r3, r2
 80013cc:	2201      	movs	r2, #1
 80013ce:	f000 f804 	bl	80013da <ili9488_FillRect>
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}

080013da <ili9488_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void ili9488_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 80013da:	b590      	push	{r4, r7, lr}
 80013dc:	b085      	sub	sp, #20
 80013de:	af00      	add	r7, sp, #0
 80013e0:	4604      	mov	r4, r0
 80013e2:	4608      	mov	r0, r1
 80013e4:	4611      	mov	r1, r2
 80013e6:	461a      	mov	r2, r3
 80013e8:	4623      	mov	r3, r4
 80013ea:	80fb      	strh	r3, [r7, #6]
 80013ec:	4603      	mov	r3, r0
 80013ee:	80bb      	strh	r3, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
 80013f4:	4613      	mov	r3, r2
 80013f6:	803b      	strh	r3, [r7, #0]
  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80013f8:	883b      	ldrh	r3, [r7, #0]
 80013fa:	887a      	ldrh	r2, [r7, #2]
 80013fc:	88b9      	ldrh	r1, [r7, #4]
 80013fe:	88f8      	ldrh	r0, [r7, #6]
 8001400:	f7ff ff4c 	bl	800129c <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8001404:	202c      	movs	r0, #44	; 0x2c
 8001406:	f000 fbbf 	bl	8001b88 <LCD_IO_WriteCmd8>
  uint32_t XYsize = Xsize * Ysize;
 800140a:	887b      	ldrh	r3, [r7, #2]
 800140c:	883a      	ldrh	r2, [r7, #0]
 800140e:	fb02 f303 	mul.w	r3, r2, r3
 8001412:	60fb      	str	r3, [r7, #12]
  while(XYsize--)
 8001414:	e003      	b.n	800141e <ili9488_FillRect+0x44>
    ili9488_write16to24(RGBCode);
 8001416:	8c3b      	ldrh	r3, [r7, #32]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fe89 	bl	8001130 <ili9488_write16to24>
  while(XYsize--)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	1e5a      	subs	r2, r3, #1
 8001422:	60fa      	str	r2, [r7, #12]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1f6      	bne.n	8001416 <ili9488_FillRect+0x3c>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8DataFill16(ILI9488_RAMWR, RGBCode, Xsize * Ysize);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	bd90      	pop	{r4, r7, pc}

08001430 <ili9488_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void ili9488_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	603a      	str	r2, [r7, #0]
 800143a:	80fb      	strh	r3, [r7, #6]
 800143c:	460b      	mov	r3, r1
 800143e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]
  /* Read bitmap size */
  Ypos += pbmp[22] + (pbmp[23] << 8) - 1;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	3316      	adds	r3, #22
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	b29a      	uxth	r2, r3
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	3317      	adds	r3, #23
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b29b      	uxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b29b      	uxth	r3, r3
 800145c:	4413      	add	r3, r2
 800145e:	b29a      	uxth	r2, r3
 8001460:	88bb      	ldrh	r3, [r7, #4]
 8001462:	4413      	add	r3, r2
 8001464:	b29b      	uxth	r3, r3
 8001466:	3b01      	subs	r3, #1
 8001468:	80bb      	strh	r3, [r7, #4]
  size = *(volatile uint16_t *) (pbmp + 2);
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	3302      	adds	r3, #2
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	b29b      	uxth	r3, r3
 8001472:	60fb      	str	r3, [r7, #12]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	3304      	adds	r3, #4
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	b29b      	uxth	r3, r3
 800147c:	041b      	lsls	r3, r3, #16
 800147e:	461a      	mov	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4313      	orrs	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	330a      	adds	r3, #10
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	b29b      	uxth	r3, r3
 800148e:	60bb      	str	r3, [r7, #8]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	330c      	adds	r3, #12
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	b29b      	uxth	r3, r3
 8001498:	041b      	lsls	r3, r3, #16
 800149a:	461a      	mov	r2, r3
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	4313      	orrs	r3, r2
 80014a0:	60bb      	str	r3, [r7, #8]
  size = (size - index)/2;
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	085b      	lsrs	r3, r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
  pbmp += index;
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	4413      	add	r3, r2
 80014b2:	603b      	str	r3, [r7, #0]

  ILI9488_LCDMUTEX_PUSH();

  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_UP);
 80014b4:	2036      	movs	r0, #54	; 0x36
 80014b6:	f000 fb67 	bl	8001b88 <LCD_IO_WriteCmd8>
 80014ba:	2008      	movs	r0, #8
 80014bc:	f000 fb7e 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(ILI9488_MAX_Y - yEnd); LCD_IO_WriteData16_to_2x8(ILI9488_MAX_Y - yStart);
 80014c0:	202b      	movs	r0, #43	; 0x2b
 80014c2:	f000 fb61 	bl	8001b88 <LCD_IO_WriteCmd8>
 80014c6:	4b21      	ldr	r3, [pc, #132]	; (800154c <ili9488_DrawBitmap+0x11c>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80014ce:	3301      	adds	r3, #1
 80014d0:	121b      	asrs	r3, r3, #8
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fb71 	bl	8001bbc <LCD_IO_WriteData8>
 80014da:	4b1c      	ldr	r3, [pc, #112]	; (800154c <ili9488_DrawBitmap+0x11c>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	f06f 0320 	mvn.w	r3, #32
 80014e4:	1a9b      	subs	r3, r3, r2
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 fb67 	bl	8001bbc <LCD_IO_WriteData8>
 80014ee:	4b18      	ldr	r3, [pc, #96]	; (8001550 <ili9488_DrawBitmap+0x120>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80014f6:	3301      	adds	r3, #1
 80014f8:	121b      	asrs	r3, r3, #8
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4618      	mov	r0, r3
 80014fe:	f000 fb5d 	bl	8001bbc <LCD_IO_WriteData8>
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <ili9488_DrawBitmap+0x120>)
 8001504:	881b      	ldrh	r3, [r3, #0]
 8001506:	b2da      	uxtb	r2, r3
 8001508:	f06f 0320 	mvn.w	r3, #32
 800150c:	1a9b      	subs	r3, r3, r2
 800150e:	b2db      	uxtb	r3, r3
 8001510:	4618      	mov	r0, r3
 8001512:	f000 fb53 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8001516:	202c      	movs	r0, #44	; 0x2c
 8001518:	f000 fb36 	bl	8001b88 <LCD_IO_WriteCmd8>
  while(size--)
 800151c:	e007      	b.n	800152e <ili9488_DrawBitmap+0xfe>
  {
    ili9488_write16to24(*(uint16_t *)pbmp);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff fe04 	bl	8001130 <ili9488_write16to24>
    pbmp+= 2;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	3302      	adds	r3, #2
 800152c:	603b      	str	r3, [r7, #0]
  while(size--)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	60fa      	str	r2, [r7, #12]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1f2      	bne.n	800151e <ili9488_DrawBitmap+0xee>
  }
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
 8001538:	2036      	movs	r0, #54	; 0x36
 800153a:	f000 fb25 	bl	8001b88 <LCD_IO_WriteCmd8>
 800153e:	2088      	movs	r0, #136	; 0x88
 8001540:	f000 fb3c 	bl	8001bbc <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData16(ILI9488_RAMWR, (uint16_t *)pbmp, size);
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
  #endif

  ILI9488_LCDMUTEX_POP();
}
 8001544:	bf00      	nop
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	200002d4 	.word	0x200002d4
 8001550:	200002d2 	.word	0x200002d2

08001554 <ili9488_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9488_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pdata)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	4604      	mov	r4, r0
 800155c:	4608      	mov	r0, r1
 800155e:	4611      	mov	r1, r2
 8001560:	461a      	mov	r2, r3
 8001562:	4623      	mov	r3, r4
 8001564:	80fb      	strh	r3, [r7, #6]
 8001566:	4603      	mov	r3, r0
 8001568:	80bb      	strh	r3, [r7, #4]
 800156a:	460b      	mov	r3, r1
 800156c:	807b      	strh	r3, [r7, #2]
 800156e:	4613      	mov	r3, r2
 8001570:	803b      	strh	r3, [r7, #0]
  uint32_t size;

  size = (Xsize * Ysize);
 8001572:	887b      	ldrh	r3, [r7, #2]
 8001574:	883a      	ldrh	r2, [r7, #0]
 8001576:	fb02 f303 	mul.w	r3, r2, r3
 800157a:	60fb      	str	r3, [r7, #12]

  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 800157c:	883b      	ldrh	r3, [r7, #0]
 800157e:	887a      	ldrh	r2, [r7, #2]
 8001580:	88b9      	ldrh	r1, [r7, #4]
 8001582:	88f8      	ldrh	r0, [r7, #6]
 8001584:	f7ff fe8a 	bl	800129c <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8001588:	202c      	movs	r0, #44	; 0x2c
 800158a:	f000 fafd 	bl	8001b88 <LCD_IO_WriteCmd8>
  while(size--)
 800158e:	e007      	b.n	80015a0 <ili9488_DrawRGBImage+0x4c>
  {
    ili9488_write16to24(*pdata);
 8001590:	6a3b      	ldr	r3, [r7, #32]
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fdcb 	bl	8001130 <ili9488_write16to24>
    pdata++;
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	3302      	adds	r3, #2
 800159e:	623b      	str	r3, [r7, #32]
  while(size--)
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	1e5a      	subs	r2, r3, #1
 80015a4:	60fa      	str	r2, [r7, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1f2      	bne.n	8001590 <ili9488_DrawRGBImage+0x3c>
  }
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8MultipleData16(ILI9488_RAMWR, pdata, size);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}

080015b2 <ili9488_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9488_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pdata)
{
 80015b2:	b590      	push	{r4, r7, lr}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4604      	mov	r4, r0
 80015ba:	4608      	mov	r0, r1
 80015bc:	4611      	mov	r1, r2
 80015be:	461a      	mov	r2, r3
 80015c0:	4623      	mov	r3, r4
 80015c2:	80fb      	strh	r3, [r7, #6]
 80015c4:	4603      	mov	r3, r0
 80015c6:	80bb      	strh	r3, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	807b      	strh	r3, [r7, #2]
 80015cc:	4613      	mov	r3, r2
 80015ce:	803b      	strh	r3, [r7, #0]
  uint32_t size = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]
  size = (Xsize * Ysize);
 80015d4:	887b      	ldrh	r3, [r7, #2]
 80015d6:	883a      	ldrh	r2, [r7, #0]
 80015d8:	fb02 f303 	mul.w	r3, r2, r3
 80015dc:	60fb      	str	r3, [r7, #12]
  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80015de:	883b      	ldrh	r3, [r7, #0]
 80015e0:	887a      	ldrh	r2, [r7, #2]
 80015e2:	88b9      	ldrh	r1, [r7, #4]
 80015e4:	88f8      	ldrh	r0, [r7, #6]
 80015e6:	f7ff fe59 	bl	800129c <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData24to16(ILI9488_RAMRD, pdata, size, 1);
 80015ea:	2301      	movs	r3, #1
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	6a39      	ldr	r1, [r7, #32]
 80015f0:	202e      	movs	r0, #46	; 0x2e
 80015f2:	f000 fb85 	bl	8001d00 <LCD_IO_ReadCmd8MultipleData24to16>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_ReadCmd8MultipleData16(ILI9488_RAMRD, pdata, size, 1);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd90      	pop	{r4, r7, pc}
	...

08001600 <ili9488_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void ili9488_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	80fb      	strh	r3, [r7, #6]
 800160a:	460b      	mov	r3, r1
 800160c:	80bb      	strh	r3, [r7, #4]
 800160e:	4613      	mov	r3, r2
 8001610:	807b      	strh	r3, [r7, #2]
  if(Scroll < 0)
    Scroll = scrparam[2] + Scroll + scrparam[1];
  else
    Scroll = Scroll + scrparam[1];
  #elif (ILI9488_ORIENTATION == 2)
  if((TopFix != scrparam[3]) || (BottonFix != scrparam[1]))
 8001612:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001614:	88db      	ldrh	r3, [r3, #6]
 8001616:	88ba      	ldrh	r2, [r7, #4]
 8001618:	429a      	cmp	r2, r3
 800161a:	d104      	bne.n	8001626 <ili9488_Scroll+0x26>
 800161c:	4b26      	ldr	r3, [pc, #152]	; (80016b8 <ili9488_Scroll+0xb8>)
 800161e:	885b      	ldrh	r3, [r3, #2]
 8001620:	887a      	ldrh	r2, [r7, #2]
 8001622:	429a      	cmp	r2, r3
 8001624:	d015      	beq.n	8001652 <ili9488_Scroll+0x52>
  {
    scrparam[3] = TopFix;
 8001626:	4a24      	ldr	r2, [pc, #144]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001628:	88bb      	ldrh	r3, [r7, #4]
 800162a:	80d3      	strh	r3, [r2, #6]
    scrparam[1] = BottonFix;
 800162c:	4a22      	ldr	r2, [pc, #136]	; (80016b8 <ili9488_Scroll+0xb8>)
 800162e:	887b      	ldrh	r3, [r7, #2]
 8001630:	8053      	strh	r3, [r2, #2]
    scrparam[2] = ILI9488_LCD_PIXEL_HEIGHT - TopFix - BottonFix;
 8001632:	88bb      	ldrh	r3, [r7, #4]
 8001634:	425b      	negs	r3, r3
 8001636:	b29a      	uxth	r2, r3
 8001638:	887b      	ldrh	r3, [r7, #2]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	b29b      	uxth	r3, r3
 800163e:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001642:	b29a      	uxth	r2, r3
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001646:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData16(ILI9488_VSCRDEF, &scrparam[1], 3);
 8001648:	2203      	movs	r2, #3
 800164a:	491c      	ldr	r1, [pc, #112]	; (80016bc <ili9488_Scroll+0xbc>)
 800164c:	2033      	movs	r0, #51	; 0x33
 800164e:	f000 fb11 	bl	8001c74 <LCD_IO_WriteCmd8MultipleData16>
  }
  Scroll %= scrparam[2];
 8001652:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001656:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001658:	8892      	ldrh	r2, [r2, #4]
 800165a:	fb93 f1f2 	sdiv	r1, r3, r2
 800165e:	fb02 f201 	mul.w	r2, r2, r1
 8001662:	1a9b      	subs	r3, r3, r2
 8001664:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 8001666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800166a:	2b00      	cmp	r3, #0
 800166c:	da0a      	bge.n	8001684 <ili9488_Scroll+0x84>
    Scroll = scrparam[2] + Scroll + scrparam[1];
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001670:	889a      	ldrh	r2, [r3, #4]
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	4413      	add	r3, r2
 8001676:	b29a      	uxth	r2, r3
 8001678:	4b0f      	ldr	r3, [pc, #60]	; (80016b8 <ili9488_Scroll+0xb8>)
 800167a:	885b      	ldrh	r3, [r3, #2]
 800167c:	4413      	add	r3, r2
 800167e:	b29b      	uxth	r3, r3
 8001680:	80fb      	strh	r3, [r7, #6]
 8001682:	e005      	b.n	8001690 <ili9488_Scroll+0x90>
  else
    Scroll = Scroll + scrparam[1];
 8001684:	4b0c      	ldr	r3, [pc, #48]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001686:	885a      	ldrh	r2, [r3, #2]
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	4413      	add	r3, r2
 800168c:	b29b      	uxth	r3, r3
 800168e:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = scrparam[2] + Scroll + scrparam[1];
  else
    Scroll = Scroll + scrparam[1];
  #endif
  if(Scroll != scrparam[0])
 8001690:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001694:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <ili9488_Scroll+0xb8>)
 8001696:	8812      	ldrh	r2, [r2, #0]
 8001698:	4293      	cmp	r3, r2
 800169a:	d009      	beq.n	80016b0 <ili9488_Scroll+0xb0>
  {
    scrparam[0] = Scroll;
 800169c:	88fa      	ldrh	r2, [r7, #6]
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <ili9488_Scroll+0xb8>)
 80016a0:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8DataFill16(ILI9488_VSCRSADD, scrparam[0], 1);
 80016a2:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <ili9488_Scroll+0xb8>)
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	2201      	movs	r2, #1
 80016a8:	4619      	mov	r1, r3
 80016aa:	2037      	movs	r0, #55	; 0x37
 80016ac:	f000 faa0 	bl	8001bf0 <LCD_IO_WriteCmd8DataFill16>
  }
  ILI9488_LCDMUTEX_POP();
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	200002d8 	.word	0x200002d8
 80016bc:	200002da 	.word	0x200002da

080016c0 <LcdDirRead>:

#elif   LCD_SPI_MODE == 2
/* Fullduplex SPI : the direction is fix */
extern inline void LcdDirRead(uint32_t d);
inline void LcdDirRead(uint32_t d)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIOX_MODER(MODE_OUT, LCD_SCK);
 80016c8:	4b19      	ldr	r3, [pc, #100]	; (8001730 <LcdDirRead+0x70>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80016d0:	4a17      	ldr	r2, [pc, #92]	; (8001730 <LcdDirRead+0x70>)
 80016d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016d6:	6013      	str	r3, [r2, #0]
  while(d--)
 80016d8:	e008      	b.n	80016ec <LcdDirRead+0x2c>
  {
    GPIOX_ODR(LCD_SCK) = 0;
 80016da:	4b16      	ldr	r3, [pc, #88]	; (8001734 <LcdDirRead+0x74>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
    LCD_READ_DELAY;
 80016e0:	2001      	movs	r0, #1
 80016e2:	f000 f965 	bl	80019b0 <LCD_IO_Delay>
    GPIOX_ODR(LCD_SCK) = 1;
 80016e6:	4b13      	ldr	r3, [pc, #76]	; (8001734 <LcdDirRead+0x74>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	601a      	str	r2, [r3, #0]
  while(d--)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	1e5a      	subs	r2, r3, #1
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f1      	bne.n	80016da <LcdDirRead+0x1a>
  }
  GPIOX_MODER(MODE_ALTER, LCD_SCK);
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <LcdDirRead+0x70>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80016fe:	4a0c      	ldr	r2, [pc, #48]	; (8001730 <LcdDirRead+0x70>)
 8001700:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001704:	6013      	str	r3, [r2, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001706:	e002      	b.n	800170e <LcdDirRead+0x4e>
    d = SPIX->DR;
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <LcdDirRead+0x78>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 800170e:	4b0b      	ldr	r3, [pc, #44]	; (800173c <LcdDirRead+0x7c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f8      	bne.n	8001708 <LcdDirRead+0x48>
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | (LCD_SPI_SPD_READ << SPI_CR1_BR_Pos) | SPI_CR1_RXONLY;
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <LcdDirRead+0x78>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f423 6387 	bic.w	r3, r3, #1080	; 0x438
 800171e:	4a06      	ldr	r2, [pc, #24]	; (8001738 <LcdDirRead+0x78>)
 8001720:	f443 6384 	orr.w	r3, r3, #1056	; 0x420
 8001724:	6013      	str	r3, [r2, #0]
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40020000 	.word	0x40020000
 8001734:	42400294 	.word	0x42400294
 8001738:	40013000 	.word	0x40013000
 800173c:	42260100 	.word	0x42260100

08001740 <LcdDirWrite>:

extern inline void LcdDirWrite(void);
inline void LcdDirWrite(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
  volatile uint8_t d8 __attribute__((unused));
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001746:	e003      	b.n	8001750 <LcdDirWrite+0x10>
    d8 = SPIX->DR;
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <LcdDirWrite+0x60>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	71fb      	strb	r3, [r7, #7]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001750:	4b14      	ldr	r3, [pc, #80]	; (80017a4 <LcdDirWrite+0x64>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1f7      	bne.n	8001748 <LcdDirWrite+0x8>
  SPIX->CR1 &= ~SPI_CR1_SPE;
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <LcdDirWrite+0x60>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a10      	ldr	r2, [pc, #64]	; (80017a0 <LcdDirWrite+0x60>)
 800175e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001762:	6013      	str	r3, [r2, #0]
  SPIX->CR1 = (SPIX->CR1 & ~(SPI_CR1_BR | SPI_CR1_RXONLY)) | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 8001764:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <LcdDirWrite+0x60>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f423 6387 	bic.w	r3, r3, #1080	; 0x438
 800176c:	4a0c      	ldr	r2, [pc, #48]	; (80017a0 <LcdDirWrite+0x60>)
 800176e:	f043 0318 	orr.w	r3, r3, #24
 8001772:	6013      	str	r3, [r2, #0]
  LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 8001774:	2006      	movs	r0, #6
 8001776:	f000 f91b 	bl	80019b0 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 800177a:	e003      	b.n	8001784 <LcdDirWrite+0x44>
    d8 = SPIX->DR;
 800177c:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <LcdDirWrite+0x60>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	71fb      	strb	r3, [r7, #7]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8001784:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <LcdDirWrite+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1f7      	bne.n	800177c <LcdDirWrite+0x3c>
  SPIX->CR1 |= SPI_CR1_SPE;
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <LcdDirWrite+0x60>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a03      	ldr	r2, [pc, #12]	; (80017a0 <LcdDirWrite+0x60>)
 8001792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001796:	6013      	str	r3, [r2, #0]
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40013000 	.word	0x40013000
 80017a4:	42260100 	.word	0x42260100

080017a8 <LcdWrite8>:
#endif

//-----------------------------------------------------------------------------
extern inline void LcdWrite8(uint8_t d8);
inline void LcdWrite8(uint8_t d8)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
  SPIX->DR = d8;
 80017b2:	4a07      	ldr	r2, [pc, #28]	; (80017d0 <LcdWrite8+0x28>)
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(2);
 80017b8:	2002      	movs	r0, #2
 80017ba:	f000 f8f9 	bl	80019b0 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 80017be:	bf00      	nop
 80017c0:	4b04      	ldr	r3, [pc, #16]	; (80017d4 <LcdWrite8+0x2c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1fb      	bne.n	80017c0 <LcdWrite8+0x18>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40013000 	.word	0x40013000
 80017d4:	4226011c 	.word	0x4226011c

080017d8 <LcdRead8>:

//-----------------------------------------------------------------------------
extern inline uint8_t LcdRead8(void);
inline uint8_t LcdRead8(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
  uint8_t d8;
  while(!BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos));
 80017de:	bf00      	nop
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <LcdRead8+0x24>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0fb      	beq.n	80017e0 <LcdRead8+0x8>
  d8 = (uint8_t)SPIX->DR;
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <LcdRead8+0x28>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	71fb      	strb	r3, [r7, #7]
  return d8;
 80017ee:	79fb      	ldrb	r3, [r7, #7]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	42260100 	.word	0x42260100
 8001800:	40013000 	.word	0x40013000

08001804 <LcdCmdWrite8>:

//-----------------------------------------------------------------------------
extern inline void LcdCmdWrite8(uint8_t cmd8);
inline void LcdCmdWrite8(uint8_t cmd8)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
  LCD_RS_CMD;
 800180e:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <LcdCmdWrite8+0x34>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
  SPIX->DR = cmd8;
 8001814:	4a09      	ldr	r2, [pc, #36]	; (800183c <LcdCmdWrite8+0x38>)
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(2);
 800181a:	2002      	movs	r0, #2
 800181c:	f000 f8c8 	bl	80019b0 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8001820:	bf00      	nop
 8001822:	4b07      	ldr	r3, [pc, #28]	; (8001840 <LcdCmdWrite8+0x3c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1fb      	bne.n	8001822 <LcdCmdWrite8+0x1e>
  LCD_RS_DATA;
 800182a:	4b03      	ldr	r3, [pc, #12]	; (8001838 <LcdCmdWrite8+0x34>)
 800182c:	2201      	movs	r2, #1
 800182e:	601a      	str	r2, [r3, #0]
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	4241029c 	.word	0x4241029c
 800183c:	40013000 	.word	0x40013000
 8001840:	4226011c 	.word	0x4226011c

08001844 <LcdWrite16>:

//-----------------------------------------------------------------------------
extern inline void LcdWrite16(uint16_t d16);
inline void LcdWrite16(uint16_t d16)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
  SPIX->DR = d16;
 800184e:	4a07      	ldr	r2, [pc, #28]	; (800186c <LcdWrite16+0x28>)
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(1);
 8001854:	2001      	movs	r0, #1
 8001856:	f000 f8ab 	bl	80019b0 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 800185a:	bf00      	nop
 800185c:	4b04      	ldr	r3, [pc, #16]	; (8001870 <LcdWrite16+0x2c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1fb      	bne.n	800185c <LcdWrite16+0x18>
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40013000 	.word	0x40013000
 8001870:	4226011c 	.word	0x4226011c

08001874 <LCD_IO_WriteMultiData8>:
#if DMANUM(LCD_DMA_TX) == 0 || LCD_SPI == 0

/* SPI TX no DMA */

void LCD_IO_WriteMultiData8(uint8_t * pData, uint32_t Size, uint32_t dinc)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  while(Size--)
 8001880:	e00a      	b.n	8001898 <LCD_IO_WriteMultiData8+0x24>
  {
    LcdWrite8(*pData);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ff8e 	bl	80017a8 <LcdWrite8>
    if(dinc)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <LCD_IO_WriteMultiData8+0x24>
      pData++;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3301      	adds	r3, #1
 8001896:	60fb      	str	r3, [r7, #12]
  while(Size--)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	1e5a      	subs	r2, r3, #1
 800189c:	60ba      	str	r2, [r7, #8]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1ef      	bne.n	8001882 <LCD_IO_WriteMultiData8+0xe>
  }
  LCD_CS_OFF;
 80018a2:	4b03      	ldr	r3, [pc, #12]	; (80018b0 <LCD_IO_WriteMultiData8+0x3c>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	601a      	str	r2, [r3, #0]
}
 80018a8:	bf00      	nop
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	42408298 	.word	0x42408298

080018b4 <LCD_IO_WriteMultiData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData16(uint16_t * pData, uint32_t Size, uint32_t dinc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  while(Size--)
 80018c0:	e00a      	b.n	80018d8 <LCD_IO_WriteMultiData16+0x24>
  {
    LcdWrite16(*pData);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff ffbc 	bl	8001844 <LcdWrite16>
    if(dinc)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <LCD_IO_WriteMultiData16+0x24>
      pData++;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	3302      	adds	r3, #2
 80018d6:	60fb      	str	r3, [r7, #12]
  while(Size--)
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1e5a      	subs	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1ef      	bne.n	80018c2 <LCD_IO_WriteMultiData16+0xe>
  }
  LCD_CS_OFF;
 80018e2:	4b03      	ldr	r3, [pc, #12]	; (80018f0 <LCD_IO_WriteMultiData16+0x3c>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	601a      	str	r2, [r3, #0]
}
 80018e8:	bf00      	nop
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	42408298 	.word	0x42408298

080018f4 <LCD_IO_ReadMultiData8>:
//-----------------------------------------------------------------------------
#if LCD_SPI_MODE != 0
#if DMANUM(LCD_DMA_RX) == 0 || LCD_SPI == 0

void LCD_IO_ReadMultiData8(uint8_t * pData, uint32_t Size)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  uint8_t d8;
  while(Size--)
 80018fe:	e009      	b.n	8001914 <LCD_IO_ReadMultiData8+0x20>
  {
    d8 = LcdRead8();
 8001900:	f7ff ff6a 	bl	80017d8 <LcdRead8>
 8001904:	4603      	mov	r3, r0
 8001906:	73fb      	strb	r3, [r7, #15]
    *pData = d8;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	7bfa      	ldrb	r2, [r7, #15]
 800190c:	701a      	strb	r2, [r3, #0]
    pData++;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3301      	adds	r3, #1
 8001912:	607b      	str	r3, [r7, #4]
  while(Size--)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	1e5a      	subs	r2, r3, #1
 8001918:	603a      	str	r2, [r7, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1f0      	bne.n	8001900 <LCD_IO_ReadMultiData8+0xc>
  }
  LCD_CS_OFF;
 800191e:	4b04      	ldr	r3, [pc, #16]	; (8001930 <LCD_IO_ReadMultiData8+0x3c>)
 8001920:	2201      	movs	r2, #1
 8001922:	601a      	str	r2, [r3, #0]
  LcdDirWrite();
 8001924:	f7ff ff0c 	bl	8001740 <LcdDirWrite>
}
 8001928:	bf00      	nop
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	42408298 	.word	0x42408298

08001934 <LCD_IO_ReadMultiData16to24>:
  LcdDirWrite();
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData16to24(uint16_t * pData, uint32_t Size)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  uint8_t  rgb888[3];
  while(Size--)
 800193e:	e027      	b.n	8001990 <LCD_IO_ReadMultiData16to24+0x5c>
  {
    rgb888[0] = LcdRead8();
 8001940:	f7ff ff4a 	bl	80017d8 <LcdRead8>
 8001944:	4603      	mov	r3, r0
 8001946:	733b      	strb	r3, [r7, #12]
    rgb888[1] = LcdRead8();
 8001948:	f7ff ff46 	bl	80017d8 <LcdRead8>
 800194c:	4603      	mov	r3, r0
 800194e:	737b      	strb	r3, [r7, #13]
    rgb888[2] = LcdRead8();
 8001950:	f7ff ff42 	bl	80017d8 <LcdRead8>
 8001954:	4603      	mov	r3, r0
 8001956:	73bb      	strb	r3, [r7, #14]
    *pData = (rgb888[0] & 0xF8) << 8 | (rgb888[1] & 0xFC) << 3 | rgb888[2] >> 3;
 8001958:	7b3b      	ldrb	r3, [r7, #12]
 800195a:	021b      	lsls	r3, r3, #8
 800195c:	b21b      	sxth	r3, r3
 800195e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001962:	f023 0307 	bic.w	r3, r3, #7
 8001966:	b21a      	sxth	r2, r3
 8001968:	7b7b      	ldrb	r3, [r7, #13]
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	b21b      	sxth	r3, r3
 800196e:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8001972:	b21b      	sxth	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b21a      	sxth	r2, r3
 8001978:	7bbb      	ldrb	r3, [r7, #14]
 800197a:	08db      	lsrs	r3, r3, #3
 800197c:	b2db      	uxtb	r3, r3
 800197e:	b21b      	sxth	r3, r3
 8001980:	4313      	orrs	r3, r2
 8001982:	b21b      	sxth	r3, r3
 8001984:	b29a      	uxth	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	801a      	strh	r2, [r3, #0]
    pData++;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	3302      	adds	r3, #2
 800198e:	607b      	str	r3, [r7, #4]
  while(Size--)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	1e5a      	subs	r2, r3, #1
 8001994:	603a      	str	r2, [r7, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1d2      	bne.n	8001940 <LCD_IO_ReadMultiData16to24+0xc>
  }
  LCD_CS_OFF;
 800199a:	4b04      	ldr	r3, [pc, #16]	; (80019ac <LCD_IO_ReadMultiData16to24+0x78>)
 800199c:	2201      	movs	r2, #1
 800199e:	601a      	str	r2, [r3, #0]
  LcdDirWrite();
 80019a0:	f7ff fece 	bl	8001740 <LcdDirWrite>
}
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	42408298 	.word	0x42408298

080019b0 <LCD_IO_Delay>:
#elif   defined(__CC_ARM)
#pragma push
#pragma O0
#endif
void LCD_IO_Delay(uint32_t c)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  while(c--);
 80019b8:	bf00      	nop
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	1e5a      	subs	r2, r3, #1
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1fa      	bne.n	80019ba <LCD_IO_Delay+0xa>
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <LCD_Delay>:

//=============================================================================
/* Public functions */

void LCD_Delay(uint32_t Delay)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f002 fd71 	bl	80044c0 <HAL_Delay>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <LCD_IO_Bl_OnOff>:

//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  if(Bl)
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d003      	beq.n	8001a00 <LCD_IO_Bl_OnOff+0x18>
    GPIOX_ODR(LCD_BL) = LCD_BLON;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <LCD_IO_Bl_OnOff+0x2c>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	601a      	str	r2, [r3, #0]
  else
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
  #endif
}
 80019fe:	e002      	b.n	8001a06 <LCD_IO_Bl_OnOff+0x1e>
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <LCD_IO_Bl_OnOff+0x2c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	424002a0 	.word	0x424002a0

08001a18 <LCD_IO_Init>:

//-----------------------------------------------------------------------------
void LCD_IO_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  #define DMA1_CLOCK_RX         0
  #endif
  #endif  // #else LCD_SPI == 0

  /* GPIO, DMA Clocks */
  RCC->AHB1ENR |= GPIOX_CLOCK(LCD_RS) | GPIOX_CLOCK(LCD_CS) | GPIOX_CLOCK(LCD_SCK) | GPIOX_CLOCK(LCD_MOSI) |
 8001a1c:	4b50      	ldr	r3, [pc, #320]	; (8001b60 <LCD_IO_Init+0x148>)
 8001a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a20:	4a4f      	ldr	r2, [pc, #316]	; (8001b60 <LCD_IO_Init+0x148>)
 8001a22:	f043 0307 	orr.w	r3, r3, #7
 8001a26:	6313      	str	r3, [r2, #48]	; 0x30
                  GPIOX_CLOCK_LCD_RST | GPIOX_CLOCK_LCD_BL  | GPIOX_CLOCK_LCD_MISO |
                  DMA1_CLOCK_TX | DMA1_CLOCK_RX;

  /* Backlight = output, light on */
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  GPIOX_MODER(MODE_OUT, LCD_BL);
 8001a28:	4b4e      	ldr	r3, [pc, #312]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a30:	4a4c      	ldr	r2, [pc, #304]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a36:	6013      	str	r3, [r2, #0]
  LCD_IO_Bl_OnOff(1);
 8001a38:	2001      	movs	r0, #1
 8001a3a:	f7ff ffd5 	bl	80019e8 <LCD_IO_Bl_OnOff>
  #endif

  /* Reset pin = output, reset off */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A
  GPIOX_MODER(MODE_OUT, LCD_RST);
 8001a3e:	4b49      	ldr	r3, [pc, #292]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001a46:	4a47      	ldr	r2, [pc, #284]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a4c:	6013      	str	r3, [r2, #0]
  GPIOX_OSPEEDR(MODE_SPD_LOW, LCD_RST);
 8001a4e:	4b45      	ldr	r3, [pc, #276]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	4a44      	ldr	r2, [pc, #272]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001a54:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001a58:	6093      	str	r3, [r2, #8]
  LCD_RST_OFF;
 8001a5a:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <LCD_IO_Init+0x150>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
  #endif

  LCD_RS_DATA;
 8001a60:	4b42      	ldr	r3, [pc, #264]	; (8001b6c <LCD_IO_Init+0x154>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 8001a66:	4b42      	ldr	r3, [pc, #264]	; (8001b70 <LCD_IO_Init+0x158>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]
  GPIOX_MODER(MODE_OUT, LCD_RS);
 8001a6c:	4b41      	ldr	r3, [pc, #260]	; (8001b74 <LCD_IO_Init+0x15c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a74:	4a3f      	ldr	r2, [pc, #252]	; (8001b74 <LCD_IO_Init+0x15c>)
 8001a76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a7a:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_CS);
 8001a7c:	4b3e      	ldr	r3, [pc, #248]	; (8001b78 <LCD_IO_Init+0x160>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a84:	4a3c      	ldr	r2, [pc, #240]	; (8001b78 <LCD_IO_Init+0x160>)
 8001a86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a8a:	6013      	str	r3, [r2, #0]

  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_RS);
 8001a8c:	4b39      	ldr	r3, [pc, #228]	; (8001b74 <LCD_IO_Init+0x15c>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4a38      	ldr	r2, [pc, #224]	; (8001b74 <LCD_IO_Init+0x15c>)
 8001a92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a96:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_CS);
 8001a98:	4b37      	ldr	r3, [pc, #220]	; (8001b78 <LCD_IO_Init+0x160>)
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	4a36      	ldr	r2, [pc, #216]	; (8001b78 <LCD_IO_Init+0x160>)
 8001a9e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001aa2:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_SCK);
 8001aa4:	4b2f      	ldr	r3, [pc, #188]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	4a2e      	ldr	r2, [pc, #184]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001aaa:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001aae:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_MOSI);
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	4a2b      	ldr	r2, [pc, #172]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001ab6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001aba:	6093      	str	r3, [r2, #8]
  GPIOX_ODR(LCD_SCK) = 1;               // SCK = 1
 8001abc:	4b2f      	ldr	r3, [pc, #188]	; (8001b7c <LCD_IO_Init+0x164>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	601a      	str	r2, [r3, #0]
  #endif

  #else

  /* Hardware SPI */
  LCD_SPI_RCC_EN;
 8001ac2:	4b2f      	ldr	r3, [pc, #188]	; (8001b80 <LCD_IO_Init+0x168>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

  GPIOX_AFR(LCD_SPI_AFR, LCD_SCK);
 8001ac8:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001ad0:	4a24      	ldr	r2, [pc, #144]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001ad2:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8001ad6:	6213      	str	r3, [r2, #32]
  GPIOX_MODER(MODE_ALTER, LCD_SCK);
 8001ad8:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001ae0:	4a20      	ldr	r2, [pc, #128]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001ae2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ae6:	6013      	str	r3, [r2, #0]
  GPIOX_AFR(LCD_SPI_AFR, LCD_MOSI);
 8001ae8:	4b1e      	ldr	r3, [pc, #120]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001af0:	4a1c      	ldr	r2, [pc, #112]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001af2:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8001af6:	6213      	str	r3, [r2, #32]
  GPIOX_MODER(MODE_ALTER, LCD_MOSI);
 8001af8:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b00:	4a18      	ldr	r2, [pc, #96]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001b02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b06:	6013      	str	r3, [r2, #0]

  /* MISO = input in full duplex mode */
  #if LCD_SPI_MODE == 2                 // Full duplex
  GPIOX_AFR(LCD_SPI_AFR, LCD_MISO);
 8001b08:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001b10:	4a14      	ldr	r2, [pc, #80]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001b12:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 8001b16:	6213      	str	r3, [r2, #32]
  GPIOX_MODER(MODE_ALTER, LCD_MISO);
 8001b18:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b20:	4a10      	ldr	r2, [pc, #64]	; (8001b64 <LCD_IO_Init+0x14c>)
 8001b22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b26:	6013      	str	r3, [r2, #0]
  #if LCD_SPI_MODE == 1
  /* Half duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos) | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
  #else // #if LCD_SPI_MODE == 1
  /* TX or full duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 8001b28:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <LCD_IO_Init+0x16c>)
 8001b2a:	f240 321f 	movw	r2, #799	; 0x31f
 8001b2e:	601a      	str	r2, [r3, #0]
  #endif // #else LCD_SPI_MODE == 1

  SPIX->CR1 |= SPI_CR1_SPE;
 8001b30:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <LCD_IO_Init+0x16c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a13      	ldr	r2, [pc, #76]	; (8001b84 <LCD_IO_Init+0x16c>)
 8001b36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b3a:	6013      	str	r3, [r2, #0]

  #endif // #else LCD_SPI == 0

  /* Set or Reset the control line */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A // reset
  LCD_Delay(10);
 8001b3c:	200a      	movs	r0, #10
 8001b3e:	f7ff ff47 	bl	80019d0 <LCD_Delay>
  LCD_RST_ON;
 8001b42:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <LCD_IO_Init+0x150>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
  LCD_Delay(10);
 8001b48:	200a      	movs	r0, #10
 8001b4a:	f7ff ff41 	bl	80019d0 <LCD_Delay>
  LCD_RST_OFF;
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <LCD_IO_Init+0x150>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	601a      	str	r2, [r3, #0]
  #endif
  LCD_Delay(10);
 8001b54:	200a      	movs	r0, #10
 8001b56:	f7ff ff3b 	bl	80019d0 <LCD_Delay>
  osSemaphoreDef(spiDmaBinSem);
  spiDmaBinSemHandle = osSemaphoreCreate(osSemaphore(spiDmaBinSem), 1);
  osSemaphoreWait(spiDmaBinSemHandle, 1);
  #endif
  #endif  // #if DMANUM(LCD_DMA_RX) > 0
} // void LCD_IO_Init(void)
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020000 	.word	0x40020000
 8001b68:	424002a4 	.word	0x424002a4
 8001b6c:	4241029c 	.word	0x4241029c
 8001b70:	42408298 	.word	0x42408298
 8001b74:	40020800 	.word	0x40020800
 8001b78:	40020400 	.word	0x40020400
 8001b7c:	42400294 	.word	0x42400294
 8001b80:	424708b0 	.word	0x424708b0
 8001b84:	40013000 	.word	0x40013000

08001b88 <LCD_IO_WriteCmd8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8(uint8_t Cmd)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001b92:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <LCD_IO_WriteCmd8+0x2c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001b98:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <LCD_IO_WriteCmd8+0x30>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fe2f 	bl	8001804 <LcdCmdWrite8>
  LCD_CS_OFF;
 8001ba6:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <LCD_IO_WriteCmd8+0x30>)
 8001ba8:	2201      	movs	r2, #1
 8001baa:	601a      	str	r2, [r3, #0]
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	4226002c 	.word	0x4226002c
 8001bb8:	42408298 	.word	0x42408298

08001bbc <LCD_IO_WriteData8>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteData8(uint8_t Data)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <LCD_IO_WriteData8+0x2c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001bcc:	4b07      	ldr	r3, [pc, #28]	; (8001bec <LCD_IO_WriteData8+0x30>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
  LcdWrite8(Data);
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fde7 	bl	80017a8 <LcdWrite8>
  LCD_CS_OFF;
 8001bda:	4b04      	ldr	r3, [pc, #16]	; (8001bec <LCD_IO_WriteData8+0x30>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	4226002c 	.word	0x4226002c
 8001bec:	42408298 	.word	0x42408298

08001bf0 <LCD_IO_WriteCmd8DataFill16>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8DataFill16(uint8_t Cmd, uint16_t Data, uint32_t Size)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	603a      	str	r2, [r7, #0]
 8001bfa:	71fb      	strb	r3, [r7, #7]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	80bb      	strh	r3, [r7, #4]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <LCD_IO_WriteCmd8DataFill16+0x40>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001c06:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <LCD_IO_WriteCmd8DataFill16+0x44>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff fdf8 	bl	8001804 <LcdCmdWrite8>
  LcdSpiMode16();
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <LCD_IO_WriteCmd8DataFill16+0x40>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData16(&Data, Size, 0);
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	6839      	ldr	r1, [r7, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fe47 	bl	80018b4 <LCD_IO_WriteMultiData16>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	4226002c 	.word	0x4226002c
 8001c34:	42408298 	.word	0x42408298

08001c38 <LCD_IO_WriteCmd8MultipleData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001c46:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <LCD_IO_WriteCmd8MultipleData8+0x34>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001c4c:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <LCD_IO_WriteCmd8MultipleData8+0x38>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fdd5 	bl	8001804 <LcdCmdWrite8>
  LCD_IO_WriteMultiData8(pData, Size, 1);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	6879      	ldr	r1, [r7, #4]
 8001c5e:	68b8      	ldr	r0, [r7, #8]
 8001c60:	f7ff fe08 	bl	8001874 <LCD_IO_WriteMultiData8>
}
 8001c64:	bf00      	nop
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	4226002c 	.word	0x4226002c
 8001c70:	42408298 	.word	0x42408298

08001c74 <LCD_IO_WriteCmd8MultipleData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData16(uint8_t Cmd, uint16_t *pData, uint32_t Size)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <LCD_IO_WriteCmd8MultipleData16+0x3c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001c88:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <LCD_IO_WriteCmd8MultipleData16+0x40>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fdb7 	bl	8001804 <LcdCmdWrite8>
  LcdSpiMode16();
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <LCD_IO_WriteCmd8MultipleData16+0x3c>)
 8001c98:	2201      	movs	r2, #1
 8001c9a:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData16(pData, Size, 1);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	68b8      	ldr	r0, [r7, #8]
 8001ca2:	f7ff fe07 	bl	80018b4 <LCD_IO_WriteMultiData16>
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	4226002c 	.word	0x4226002c
 8001cb4:	42408298 	.word	0x42408298

08001cb8 <LCD_IO_ReadCmd8MultipleData8>:
__weak void LCD_IO_ReadCmd16MultipleData24to16(uint16_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize) {}
#else

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <LCD_IO_ReadCmd8MultipleData8+0x40>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <LCD_IO_ReadCmd8MultipleData8+0x44>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fd94 	bl	8001804 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 8001ce2:	6838      	ldr	r0, [r7, #0]
 8001ce4:	f7ff fcec 	bl	80016c0 <LcdDirRead>
  LCD_IO_ReadMultiData8(pData, Size);
 8001ce8:	6879      	ldr	r1, [r7, #4]
 8001cea:	68b8      	ldr	r0, [r7, #8]
 8001cec:	f7ff fe02 	bl	80018f4 <LCD_IO_ReadMultiData8>
}
 8001cf0:	bf00      	nop
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	4226002c 	.word	0x4226002c
 8001cfc:	42408298 	.word	0x42408298

08001d00 <LCD_IO_ReadCmd8MultipleData24to16>:
  LCD_IO_ReadMultiData16(pData, Size);
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData24to16(uint8_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
  LcdSpiMode8();
 8001d10:	4b0b      	ldr	r3, [pc, #44]	; (8001d40 <LCD_IO_ReadCmd8MultipleData24to16+0x40>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8001d16:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <LCD_IO_ReadCmd8MultipleData24to16+0x44>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fd70 	bl	8001804 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 8001d2a:	6838      	ldr	r0, [r7, #0]
 8001d2c:	f7ff fcc8 	bl	80016c0 <LcdDirRead>
  LCD_IO_ReadMultiData16to24(pData, Size);
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	68b8      	ldr	r0, [r7, #8]
 8001d34:	f7ff fdfe 	bl	8001934 <LCD_IO_ReadMultiData16to24>
}
 8001d38:	bf00      	nop
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	4226002c 	.word	0x4226002c
 8001d44:	42408298 	.word	0x42408298

08001d48 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 8001d52:	4b0a      	ldr	r3, [pc, #40]	; (8001d7c <BSP_LCD_Init+0x34>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 8001d5a:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <BSP_LCD_Init+0x38>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 8001d60:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <BSP_LCD_Init+0x38>)
 8001d62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d66:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <BSP_LCD_Init+0x38>)
 8001d6a:	4a06      	ldr	r2, [pc, #24]	; (8001d84 <BSP_LCD_Init+0x3c>)
 8001d6c:	609a      	str	r2, [r3, #8]
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
  #endif
  
  ret = LCD_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001d72:	79fb      	ldrb	r3, [r7, #7]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000074 	.word	0x20000074
 8001d80:	20000304 	.word	0x20000304
 8001d84:	20000000 	.word	0x20000000

08001d88 <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 8001d8c:	4b03      	ldr	r3, [pc, #12]	; (8001d9c <BSP_LCD_GetXSize+0x14>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d92:	4798      	blx	r3
 8001d94:	4603      	mov	r3, r0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000074 	.word	0x20000074

08001da0 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 8001da4:	4b03      	ldr	r3, [pc, #12]	; (8001db4 <BSP_LCD_GetYSize+0x14>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001daa:	4798      	blx	r3
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000074 	.word	0x20000074

08001db8 <BSP_LCD_GetTextColor>:
  * @brief  Gets the LCD text color.
  * @param  None 
  * @retval Used text color.
  */
uint16_t BSP_LCD_GetTextColor(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return DrawProp.TextColor;
 8001dbc:	4b03      	ldr	r3, [pc, #12]	; (8001dcc <BSP_LCD_GetTextColor+0x14>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	b29b      	uxth	r3, r3
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	20000304 	.word	0x20000304

08001dd0 <BSP_LCD_GetBackColor>:
  * @brief  Gets the LCD background color.
  * @param  None
  * @retval Used background color
  */
uint16_t BSP_LCD_GetBackColor(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return DrawProp.BackColor;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <BSP_LCD_GetBackColor+0x14>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	b29b      	uxth	r3, r3
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	20000304 	.word	0x20000304

08001de8 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8001df2:	88fb      	ldrh	r3, [r7, #6]
 8001df4:	4a03      	ldr	r2, [pc, #12]	; (8001e04 <BSP_LCD_SetTextColor+0x1c>)
 8001df6:	6013      	str	r3, [r2, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	20000304 	.word	0x20000304

08001e08 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 8001e12:	88fb      	ldrh	r3, [r7, #6]
 8001e14:	4a03      	ldr	r2, [pc, #12]	; (8001e24 <BSP_LCD_SetBackColor+0x1c>)
 8001e16:	6053      	str	r3, [r2, #4]
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	20000304 	.word	0x20000304

08001e28 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = pFonts;
 8001e30:	4a04      	ldr	r2, [pc, #16]	; (8001e44 <BSP_LCD_SetFont+0x1c>)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6093      	str	r3, [r2, #8]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	20000304 	.word	0x20000304

08001e48 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 8001e48:	b5b0      	push	{r4, r5, r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af02      	add	r7, sp, #8
 8001e4e:	4603      	mov	r3, r0
 8001e50:	80fb      	strh	r3, [r7, #6]
  lcd_drv->FillRect(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), Color);
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <BSP_LCD_Clear+0x38>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8001e58:	f7ff ff96 	bl	8001d88 <BSP_LCD_GetXSize>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	461d      	mov	r5, r3
 8001e60:	f7ff ff9e 	bl	8001da0 <BSP_LCD_GetYSize>
 8001e64:	4603      	mov	r3, r0
 8001e66:	461a      	mov	r2, r3
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	462a      	mov	r2, r5
 8001e70:	2100      	movs	r1, #0
 8001e72:	2000      	movs	r0, #0
 8001e74:	47a0      	blx	r4
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000074 	.word	0x20000074

08001e84 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	80fb      	strh	r3, [r7, #6]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	80bb      	strh	r3, [r7, #4]
 8001e92:	4613      	mov	r3, r2
 8001e94:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8001e96:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <BSP_LCD_DisplayChar+0x50>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	3b20      	subs	r3, #32
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8001ea0:	490c      	ldr	r1, [pc, #48]	; (8001ed4 <BSP_LCD_DisplayChar+0x50>)
 8001ea2:	6889      	ldr	r1, [r1, #8]
 8001ea4:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8001ea6:	fb01 f103 	mul.w	r1, r1, r3
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <BSP_LCD_DisplayChar+0x50>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	889b      	ldrh	r3, [r3, #4]
 8001eb0:	3307      	adds	r3, #7
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da00      	bge.n	8001eb8 <BSP_LCD_DisplayChar+0x34>
 8001eb6:	3307      	adds	r3, #7
 8001eb8:	10db      	asrs	r3, r3, #3
 8001eba:	fb03 f301 	mul.w	r3, r3, r1
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8001ebe:	441a      	add	r2, r3
 8001ec0:	88b9      	ldrh	r1, [r7, #4]
 8001ec2:	88fb      	ldrh	r3, [r7, #6]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fa99 	bl	80023fc <DrawChar>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000304 	.word	0x20000304

08001ed8 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8001ed8:	b590      	push	{r4, r7, lr}
 8001eda:	b089      	sub	sp, #36	; 0x24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	81fb      	strh	r3, [r7, #14]
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	81bb      	strh	r3, [r7, #12]
 8001eea:	4613      	mov	r3, r2
 8001eec:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	83fb      	strh	r3, [r7, #30]
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61bb      	str	r3, [r7, #24]
 8001efa:	2300      	movs	r3, #0
 8001efc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8001f02:	e002      	b.n	8001f0a <BSP_LCD_DisplayStringAt+0x32>
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	3301      	adds	r3, #1
 8001f08:	61bb      	str	r3, [r7, #24]
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	617a      	str	r2, [r7, #20]
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f6      	bne.n	8001f04 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 8001f16:	f7ff ff37 	bl	8001d88 <BSP_LCD_GetXSize>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b33      	ldr	r3, [pc, #204]	; (8001fec <BSP_LCD_DisplayStringAt+0x114>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	889b      	ldrh	r3, [r3, #4]
 8001f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d014      	beq.n	8001f5c <BSP_LCD_DisplayStringAt+0x84>
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	d00f      	beq.n	8001f56 <BSP_LCD_DisplayStringAt+0x7e>
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d11e      	bne.n	8001f78 <BSP_LCD_DisplayStringAt+0xa0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	4a2a      	ldr	r2, [pc, #168]	; (8001fec <BSP_LCD_DisplayStringAt+0x114>)
 8001f42:	6892      	ldr	r2, [r2, #8]
 8001f44:	8892      	ldrh	r2, [r2, #4]
 8001f46:	fb02 f303 	mul.w	r3, r2, r3
 8001f4a:	085b      	lsrs	r3, r3, #1
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	89fb      	ldrh	r3, [r7, #14]
 8001f50:	4413      	add	r3, r2
 8001f52:	83fb      	strh	r3, [r7, #30]
      break;
 8001f54:	e013      	b.n	8001f7e <BSP_LCD_DisplayStringAt+0xa6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001f56:	89fb      	ldrh	r3, [r7, #14]
 8001f58:	83fb      	strh	r3, [r7, #30]
      break;
 8001f5a:	e010      	b.n	8001f7e <BSP_LCD_DisplayStringAt+0xa6>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	4b21      	ldr	r3, [pc, #132]	; (8001fec <BSP_LCD_DisplayStringAt+0x114>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	889b      	ldrh	r3, [r3, #4]
 8001f6a:	fb12 f303 	smulbb	r3, r2, r3
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	89fb      	ldrh	r3, [r7, #14]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	83fb      	strh	r3, [r7, #30]
      break;
 8001f76:	e002      	b.n	8001f7e <BSP_LCD_DisplayStringAt+0xa6>
    }    
  default:
    {
      refcolumn = Xpos;
 8001f78:	89fb      	ldrh	r3, [r7, #14]
 8001f7a:	83fb      	strh	r3, [r7, #30]
      break;
 8001f7c:	bf00      	nop
    }
  }
  
  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8001f7e:	e012      	b.n	8001fa6 <BSP_LCD_DisplayStringAt+0xce>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	781a      	ldrb	r2, [r3, #0]
 8001f84:	89b9      	ldrh	r1, [r7, #12]
 8001f86:	8bfb      	ldrh	r3, [r7, #30]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff7b 	bl	8001e84 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 8001f8e:	4b17      	ldr	r3, [pc, #92]	; (8001fec <BSP_LCD_DisplayStringAt+0x114>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	889a      	ldrh	r2, [r3, #4]
 8001f94:	8bfb      	ldrh	r3, [r7, #30]
 8001f96:	4413      	add	r3, r2
 8001f98:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
    i++;
 8001fa0:	8bbb      	ldrh	r3, [r7, #28]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	bf14      	ite	ne
 8001fae:	2301      	movne	r3, #1
 8001fb0:	2300      	moveq	r3, #0
 8001fb2:	b2dc      	uxtb	r4, r3
 8001fb4:	f7ff fee8 	bl	8001d88 <BSP_LCD_GetXSize>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	4619      	mov	r1, r3
 8001fbc:	8bbb      	ldrh	r3, [r7, #28]
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <BSP_LCD_DisplayStringAt+0x114>)
 8001fc0:	6892      	ldr	r2, [r2, #8]
 8001fc2:	8892      	ldrh	r2, [r2, #4]
 8001fc4:	fb02 f303 	mul.w	r3, r2, r3
 8001fc8:	1acb      	subs	r3, r1, r3
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	4a07      	ldr	r2, [pc, #28]	; (8001fec <BSP_LCD_DisplayStringAt+0x114>)
 8001fce:	6892      	ldr	r2, [r2, #8]
 8001fd0:	8892      	ldrh	r2, [r2, #4]
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	bfac      	ite	ge
 8001fd6:	2301      	movge	r3, #1
 8001fd8:	2300      	movlt	r3, #0
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	4023      	ands	r3, r4
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1cd      	bne.n	8001f80 <BSP_LCD_DisplayStringAt+0xa8>
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	3724      	adds	r7, #36	; 0x24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd90      	pop	{r4, r7, pc}
 8001fec:	20000304 	.word	0x20000304

08001ff0 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)  
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	80fb      	strh	r3, [r7, #6]
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	80bb      	strh	r3, [r7, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	807b      	strh	r3, [r7, #2]
  if(lcd_drv->WritePixel != NULL)
 8002002:	4b08      	ldr	r3, [pc, #32]	; (8002024 <BSP_LCD_DrawPixel+0x34>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	695b      	ldr	r3, [r3, #20]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <BSP_LCD_DrawPixel+0x2a>
  {
    lcd_drv->WritePixel(Xpos, Ypos, RGB_Code);
 800200c:	4b05      	ldr	r3, [pc, #20]	; (8002024 <BSP_LCD_DrawPixel+0x34>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	887a      	ldrh	r2, [r7, #2]
 8002014:	88b9      	ldrh	r1, [r7, #4]
 8002016:	88f8      	ldrh	r0, [r7, #6]
 8002018:	4798      	blx	r3
  }
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000074 	.word	0x20000074

08002028 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	80fb      	strh	r3, [r7, #6]
 8002032:	460b      	mov	r3, r1
 8002034:	80bb      	strh	r3, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	60fb      	str	r3, [r7, #12]
  
  if(lcd_drv->DrawHLine != NULL)
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <BSP_LCD_DrawHLine+0x6c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00a      	beq.n	800205e <BSP_LCD_DrawHLine+0x36>
  {
    lcd_drv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <BSP_LCD_DrawHLine+0x6c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6a1c      	ldr	r4, [r3, #32]
 800204e:	4b12      	ldr	r3, [pc, #72]	; (8002098 <BSP_LCD_DrawHLine+0x70>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	b298      	uxth	r0, r3
 8002054:	887b      	ldrh	r3, [r7, #2]
 8002056:	88ba      	ldrh	r2, [r7, #4]
 8002058:	88f9      	ldrh	r1, [r7, #6]
 800205a:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 800205c:	e015      	b.n	800208a <BSP_LCD_DrawHLine+0x62>
    for(index = 0; index < Length; index++)
 800205e:	2300      	movs	r3, #0
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	e00e      	b.n	8002082 <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	b29a      	uxth	r2, r3
 8002068:	88fb      	ldrh	r3, [r7, #6]
 800206a:	4413      	add	r3, r2
 800206c:	b298      	uxth	r0, r3
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <BSP_LCD_DrawHLine+0x70>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	b29a      	uxth	r2, r3
 8002074:	88bb      	ldrh	r3, [r7, #4]
 8002076:	4619      	mov	r1, r3
 8002078:	f7ff ffba 	bl	8001ff0 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	3301      	adds	r3, #1
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	429a      	cmp	r2, r3
 8002088:	d3ec      	bcc.n	8002064 <BSP_LCD_DrawHLine+0x3c>
}
 800208a:	bf00      	nop
 800208c:	3714      	adds	r7, #20
 800208e:	46bd      	mov	sp, r7
 8002090:	bd90      	pop	{r4, r7, pc}
 8002092:	bf00      	nop
 8002094:	20000074 	.word	0x20000074
 8002098:	20000304 	.word	0x20000304

0800209c <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800209c:	b590      	push	{r4, r7, lr}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	80fb      	strh	r3, [r7, #6]
 80020a6:	460b      	mov	r3, r1
 80020a8:	80bb      	strh	r3, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
  
  if(lcd_drv->DrawVLine != NULL)
 80020b2:	4b15      	ldr	r3, [pc, #84]	; (8002108 <BSP_LCD_DrawVLine+0x6c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00a      	beq.n	80020d2 <BSP_LCD_DrawVLine+0x36>
  {
    lcd_drv->DrawVLine(DrawProp.TextColor, Xpos, Ypos, Length);
 80020bc:	4b12      	ldr	r3, [pc, #72]	; (8002108 <BSP_LCD_DrawVLine+0x6c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80020c2:	4b12      	ldr	r3, [pc, #72]	; (800210c <BSP_LCD_DrawVLine+0x70>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	b298      	uxth	r0, r3
 80020c8:	887b      	ldrh	r3, [r7, #2]
 80020ca:	88ba      	ldrh	r2, [r7, #4]
 80020cc:	88f9      	ldrh	r1, [r7, #6]
 80020ce:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel(Xpos, Ypos + index, DrawProp.TextColor);
    }
  }
}
 80020d0:	e015      	b.n	80020fe <BSP_LCD_DrawVLine+0x62>
    for(index = 0; index < Length; index++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	e00e      	b.n	80020f6 <BSP_LCD_DrawVLine+0x5a>
      BSP_LCD_DrawPixel(Xpos, Ypos + index, DrawProp.TextColor);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	88bb      	ldrh	r3, [r7, #4]
 80020de:	4413      	add	r3, r2
 80020e0:	b299      	uxth	r1, r3
 80020e2:	4b0a      	ldr	r3, [pc, #40]	; (800210c <BSP_LCD_DrawVLine+0x70>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	88fb      	ldrh	r3, [r7, #6]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff ff80 	bl	8001ff0 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	3301      	adds	r3, #1
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	887b      	ldrh	r3, [r7, #2]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d3ec      	bcc.n	80020d8 <BSP_LCD_DrawVLine+0x3c>
}
 80020fe:	bf00      	nop
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	bd90      	pop	{r4, r7, pc}
 8002106:	bf00      	nop
 8002108:	20000074 	.word	0x20000074
 800210c:	20000304 	.word	0x20000304

08002110 <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8002110:	b590      	push	{r4, r7, lr}
 8002112:	b08b      	sub	sp, #44	; 0x2c
 8002114:	af00      	add	r7, sp, #0
 8002116:	4604      	mov	r4, r0
 8002118:	4608      	mov	r0, r1
 800211a:	4611      	mov	r1, r2
 800211c:	461a      	mov	r2, r3
 800211e:	4623      	mov	r3, r4
 8002120:	80fb      	strh	r3, [r7, #6]
 8002122:	4603      	mov	r3, r0
 8002124:	80bb      	strh	r3, [r7, #4]
 8002126:	460b      	mov	r3, r1
 8002128:	807b      	strh	r3, [r7, #2]
 800212a:	4613      	mov	r3, r2
 800212c:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 800212e:	2300      	movs	r3, #0
 8002130:	823b      	strh	r3, [r7, #16]
 8002132:	2300      	movs	r3, #0
 8002134:	81fb      	strh	r3, [r7, #14]
 8002136:	2300      	movs	r3, #0
 8002138:	84fb      	strh	r3, [r7, #38]	; 0x26
 800213a:	2300      	movs	r3, #0
 800213c:	84bb      	strh	r3, [r7, #36]	; 0x24
 800213e:	2300      	movs	r3, #0
 8002140:	847b      	strh	r3, [r7, #34]	; 0x22
 8002142:	2300      	movs	r3, #0
 8002144:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8002146:	2300      	movs	r3, #0
 8002148:	83fb      	strh	r3, [r7, #30]
 800214a:	2300      	movs	r3, #0
 800214c:	83bb      	strh	r3, [r7, #28]
 800214e:	2300      	movs	r3, #0
 8002150:	837b      	strh	r3, [r7, #26]
 8002152:	2300      	movs	r3, #0
 8002154:	833b      	strh	r3, [r7, #24]
 8002156:	2300      	movs	r3, #0
 8002158:	82fb      	strh	r3, [r7, #22]
 800215a:	2300      	movs	r3, #0
 800215c:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8002162:	887a      	ldrh	r2, [r7, #2]
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	2b00      	cmp	r3, #0
 800216a:	bfb8      	it	lt
 800216c:	425b      	neglt	r3, r3
 800216e:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8002170:	883a      	ldrh	r2, [r7, #0]
 8002172:	88bb      	ldrh	r3, [r7, #4]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b00      	cmp	r3, #0
 8002178:	bfb8      	it	lt
 800217a:	425b      	neglt	r3, r3
 800217c:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 800217e:	88fb      	ldrh	r3, [r7, #6]
 8002180:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8002182:	88bb      	ldrh	r3, [r7, #4]
 8002184:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8002186:	887a      	ldrh	r2, [r7, #2]
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	429a      	cmp	r2, r3
 800218c:	d304      	bcc.n	8002198 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 800218e:	2301      	movs	r3, #1
 8002190:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002192:	2301      	movs	r3, #1
 8002194:	843b      	strh	r3, [r7, #32]
 8002196:	e005      	b.n	80021a4 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002198:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800219c:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 800219e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a2:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 80021a4:	883a      	ldrh	r2, [r7, #0]
 80021a6:	88bb      	ldrh	r3, [r7, #4]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d304      	bcc.n	80021b6 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 80021ac:	2301      	movs	r3, #1
 80021ae:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 80021b0:	2301      	movs	r3, #1
 80021b2:	83bb      	strh	r3, [r7, #28]
 80021b4:	e005      	b.n	80021c2 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 80021b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ba:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 80021bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c0:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 80021c2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80021c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	db10      	blt.n	80021f0 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 80021ce:	2300      	movs	r3, #0
 80021d0:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 80021d2:	2300      	movs	r3, #0
 80021d4:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 80021d6:	8a3b      	ldrh	r3, [r7, #16]
 80021d8:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 80021da:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80021de:	0fda      	lsrs	r2, r3, #31
 80021e0:	4413      	add	r3, r2
 80021e2:	105b      	asrs	r3, r3, #1
 80021e4:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 80021e6:	89fb      	ldrh	r3, [r7, #14]
 80021e8:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 80021ea:	8a3b      	ldrh	r3, [r7, #16]
 80021ec:	82bb      	strh	r3, [r7, #20]
 80021ee:	e00f      	b.n	8002210 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 80021f0:	2300      	movs	r3, #0
 80021f2:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 80021f4:	2300      	movs	r3, #0
 80021f6:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 80021f8:	89fb      	ldrh	r3, [r7, #14]
 80021fa:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 80021fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002200:	0fda      	lsrs	r2, r3, #31
 8002202:	4413      	add	r3, r2
 8002204:	105b      	asrs	r3, r3, #1
 8002206:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8002208:	8a3b      	ldrh	r3, [r7, #16]
 800220a:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 800220c:	89fb      	ldrh	r3, [r7, #14]
 800220e:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002210:	2300      	movs	r3, #0
 8002212:	827b      	strh	r3, [r7, #18]
 8002214:	e031      	b.n	800227a <BSP_LCD_DrawLine+0x16a>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp.TextColor);  /* Draw the current pixel */
 8002216:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8002218:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800221a:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <BSP_LCD_DrawLine+0x180>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	b29b      	uxth	r3, r3
 8002220:	461a      	mov	r2, r3
 8002222:	f7ff fee5 	bl	8001ff0 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8002226:	8b3a      	ldrh	r2, [r7, #24]
 8002228:	8afb      	ldrh	r3, [r7, #22]
 800222a:	4413      	add	r3, r2
 800222c:	b29b      	uxth	r3, r3
 800222e:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8002230:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002234:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002238:	429a      	cmp	r2, r3
 800223a:	db0e      	blt.n	800225a <BSP_LCD_DrawLine+0x14a>
    {
      num -= den;                             /* Calculate the new numerator value */
 800223c:	8b3a      	ldrh	r2, [r7, #24]
 800223e:	8b7b      	ldrh	r3, [r7, #26]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	b29b      	uxth	r3, r3
 8002244:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8002246:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002248:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800224a:	4413      	add	r3, r2
 800224c:	b29b      	uxth	r3, r3
 800224e:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8002250:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002252:	8bfb      	ldrh	r3, [r7, #30]
 8002254:	4413      	add	r3, r2
 8002256:	b29b      	uxth	r3, r3
 8002258:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 800225a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800225c:	8c3b      	ldrh	r3, [r7, #32]
 800225e:	4413      	add	r3, r2
 8002260:	b29b      	uxth	r3, r3
 8002262:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8002264:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002266:	8bbb      	ldrh	r3, [r7, #28]
 8002268:	4413      	add	r3, r2
 800226a:	b29b      	uxth	r3, r3
 800226c:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 800226e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002272:	b29b      	uxth	r3, r3
 8002274:	3301      	adds	r3, #1
 8002276:	b29b      	uxth	r3, r3
 8002278:	827b      	strh	r3, [r7, #18]
 800227a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800227e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002282:	429a      	cmp	r2, r3
 8002284:	ddc7      	ble.n	8002216 <BSP_LCD_DrawLine+0x106>
  }
}
 8002286:	bf00      	nop
 8002288:	372c      	adds	r7, #44	; 0x2c
 800228a:	46bd      	mov	sp, r7
 800228c:	bd90      	pop	{r4, r7, pc}
 800228e:	bf00      	nop
 8002290:	20000304 	.word	0x20000304

08002294 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002294:	b590      	push	{r4, r7, lr}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4604      	mov	r4, r0
 800229c:	4608      	mov	r0, r1
 800229e:	4611      	mov	r1, r2
 80022a0:	461a      	mov	r2, r3
 80022a2:	4623      	mov	r3, r4
 80022a4:	80fb      	strh	r3, [r7, #6]
 80022a6:	4603      	mov	r3, r0
 80022a8:	80bb      	strh	r3, [r7, #4]
 80022aa:	460b      	mov	r3, r1
 80022ac:	807b      	strh	r3, [r7, #2]
 80022ae:	4613      	mov	r3, r2
 80022b0:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 80022b2:	887a      	ldrh	r2, [r7, #2]
 80022b4:	88b9      	ldrh	r1, [r7, #4]
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff feb5 	bl	8002028 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height - 1), Width);
 80022be:	88ba      	ldrh	r2, [r7, #4]
 80022c0:	883b      	ldrh	r3, [r7, #0]
 80022c2:	4413      	add	r3, r2
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	3b01      	subs	r3, #1
 80022c8:	b299      	uxth	r1, r3
 80022ca:	887a      	ldrh	r2, [r7, #2]
 80022cc:	88fb      	ldrh	r3, [r7, #6]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff feaa 	bl	8002028 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 80022d4:	883a      	ldrh	r2, [r7, #0]
 80022d6:	88b9      	ldrh	r1, [r7, #4]
 80022d8:	88fb      	ldrh	r3, [r7, #6]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff fede 	bl	800209c <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width - 1), Ypos, Height);
 80022e0:	88fa      	ldrh	r2, [r7, #6]
 80022e2:	887b      	ldrh	r3, [r7, #2]
 80022e4:	4413      	add	r3, r2
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	3b01      	subs	r3, #1
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	883a      	ldrh	r2, [r7, #0]
 80022ee:	88b9      	ldrh	r1, [r7, #4]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff fed3 	bl	800209c <BSP_LCD_DrawVLine>
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd90      	pop	{r4, r7, pc}
	...

08002300 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pBmp: Pointer to Bmp picture address
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pBmp)
{
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	603a      	str	r2, [r7, #0]
 800230a:	80fb      	strh	r3, [r7, #6]
 800230c:	460b      	mov	r3, r1
 800230e:	80bb      	strh	r3, [r7, #4]
  uint32_t height = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
  uint32_t width  = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	60bb      	str	r3, [r7, #8]
  
  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	3312      	adds	r3, #18
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	3313      	adds	r3, #19
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	441a      	add	r2, r3
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	3314      	adds	r3, #20
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	041b      	lsls	r3, r3, #16
 8002332:	441a      	add	r2, r3
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	3315      	adds	r3, #21
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	061b      	lsls	r3, r3, #24
 800233c:	4413      	add	r3, r2
 800233e:	60bb      	str	r3, [r7, #8]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	3316      	adds	r3, #22
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	461a      	mov	r2, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	3317      	adds	r3, #23
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	021b      	lsls	r3, r3, #8
 8002350:	441a      	add	r2, r3
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	3318      	adds	r3, #24
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	041b      	lsls	r3, r3, #16
 800235a:	441a      	add	r2, r3
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	3319      	adds	r3, #25
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	061b      	lsls	r3, r3, #24
 8002364:	4413      	add	r3, r2
 8002366:	60fb      	str	r3, [r7, #12]
  
  SetDisplayWindow(Xpos, Ypos, width, height);
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	b29b      	uxth	r3, r3
 8002370:	88b9      	ldrh	r1, [r7, #4]
 8002372:	88f8      	ldrh	r0, [r7, #6]
 8002374:	f000 f938 	bl	80025e8 <SetDisplayWindow>
  
  if(lcd_drv->DrawBitmap != NULL)
 8002378:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <BSP_LCD_DrawBitmap+0xb0>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	2b00      	cmp	r3, #0
 8002380:	d006      	beq.n	8002390 <BSP_LCD_DrawBitmap+0x90>
  {
    lcd_drv->DrawBitmap(Xpos, Ypos, pBmp);
 8002382:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <BSP_LCD_DrawBitmap+0xb0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002388:	88b9      	ldrh	r1, [r7, #4]
 800238a:	88f8      	ldrh	r0, [r7, #6]
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	4798      	blx	r3
  } 
  SetDisplayWindow(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8002390:	f7ff fcfa 	bl	8001d88 <BSP_LCD_GetXSize>
 8002394:	4603      	mov	r3, r0
 8002396:	461c      	mov	r4, r3
 8002398:	f7ff fd02 	bl	8001da0 <BSP_LCD_GetYSize>
 800239c:	4603      	mov	r3, r0
 800239e:	4622      	mov	r2, r4
 80023a0:	2100      	movs	r1, #0
 80023a2:	2000      	movs	r0, #0
 80023a4:	f000 f920 	bl	80025e8 <SetDisplayWindow>
}
 80023a8:	bf00      	nop
 80023aa:	3714      	adds	r7, #20
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd90      	pop	{r4, r7, pc}
 80023b0:	20000074 	.word	0x20000074

080023b4 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80023b4:	b5b0      	push	{r4, r5, r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af02      	add	r7, sp, #8
 80023ba:	4604      	mov	r4, r0
 80023bc:	4608      	mov	r0, r1
 80023be:	4611      	mov	r1, r2
 80023c0:	461a      	mov	r2, r3
 80023c2:	4623      	mov	r3, r4
 80023c4:	80fb      	strh	r3, [r7, #6]
 80023c6:	4603      	mov	r3, r0
 80023c8:	80bb      	strh	r3, [r7, #4]
 80023ca:	460b      	mov	r3, r1
 80023cc:	807b      	strh	r3, [r7, #2]
 80023ce:	4613      	mov	r3, r2
 80023d0:	803b      	strh	r3, [r7, #0]
  lcd_drv->FillRect(Xpos, Ypos, Width, Height, DrawProp.TextColor);
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <BSP_LCD_FillRect+0x40>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80023d8:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <BSP_LCD_FillRect+0x44>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	b29b      	uxth	r3, r3
 80023de:	883d      	ldrh	r5, [r7, #0]
 80023e0:	887a      	ldrh	r2, [r7, #2]
 80023e2:	88b9      	ldrh	r1, [r7, #4]
 80023e4:	88f8      	ldrh	r0, [r7, #6]
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	462b      	mov	r3, r5
 80023ea:	47a0      	blx	r4
}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bdb0      	pop	{r4, r5, r7, pc}
 80023f4:	20000074 	.word	0x20000074
 80023f8:	20000304 	.word	0x20000304

080023fc <DrawChar>:
  * @param  Ypos: Start column address
  * @param  pChar: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *pChar)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08c      	sub	sp, #48	; 0x30
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	603a      	str	r2, [r7, #0]
 8002406:	80fb      	strh	r3, [r7, #6]
 8002408:	460b      	mov	r3, r1
 800240a:	80bb      	strh	r3, [r7, #4]
  uint8_t *bitmap = calloc(DrawProp.pFont->Height * DrawProp.pFont->Width*2 + OFFSET_BITMAP, sizeof(uint8_t));
 800240c:	4b75      	ldr	r3, [pc, #468]	; (80025e4 <DrawChar+0x1e8>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	88db      	ldrh	r3, [r3, #6]
 8002412:	461a      	mov	r2, r3
 8002414:	4b73      	ldr	r3, [pc, #460]	; (80025e4 <DrawChar+0x1e8>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	889b      	ldrh	r3, [r3, #4]
 800241a:	fb03 f302 	mul.w	r3, r3, r2
 800241e:	331b      	adds	r3, #27
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	2101      	movs	r1, #1
 8002424:	4618      	mov	r0, r3
 8002426:	f005 fa9f 	bl	8007968 <calloc>
 800242a:	4603      	mov	r3, r0
 800242c:	61fb      	str	r3, [r7, #28]

  uint32_t counterh = 0, counterw = 0, index = 0;
 800242e:	2300      	movs	r3, #0
 8002430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002432:	2300      	movs	r3, #0
 8002434:	62bb      	str	r3, [r7, #40]	; 0x28
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
  uint16_t height = 0, width = 0;
 800243a:	2300      	movs	r3, #0
 800243c:	82fb      	strh	r3, [r7, #22]
 800243e:	2300      	movs	r3, #0
 8002440:	82bb      	strh	r3, [r7, #20]
  uint8_t offset = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	74fb      	strb	r3, [r7, #19]
  uint8_t *pchar = NULL;
 8002446:	2300      	movs	r3, #0
 8002448:	60fb      	str	r3, [r7, #12]
  uint32_t line = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
  
  height = DrawProp.pFont->Height;
 800244e:	4b65      	ldr	r3, [pc, #404]	; (80025e4 <DrawChar+0x1e8>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	88db      	ldrh	r3, [r3, #6]
 8002454:	82fb      	strh	r3, [r7, #22]
  width  = DrawProp.pFont->Width;
 8002456:	4b63      	ldr	r3, [pc, #396]	; (80025e4 <DrawChar+0x1e8>)
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	889b      	ldrh	r3, [r3, #4]
 800245c:	82bb      	strh	r3, [r7, #20]
  
  /* Fill bitmap header*/
  *(uint16_t *) (bitmap + 2) = (uint16_t)(height*width*2+OFFSET_BITMAP);
 800245e:	8afa      	ldrh	r2, [r7, #22]
 8002460:	8abb      	ldrh	r3, [r7, #20]
 8002462:	fb12 f303 	smulbb	r3, r2, r3
 8002466:	b29b      	uxth	r3, r3
 8002468:	331b      	adds	r3, #27
 800246a:	b29a      	uxth	r2, r3
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	3302      	adds	r3, #2
 8002470:	0052      	lsls	r2, r2, #1
 8002472:	b292      	uxth	r2, r2
 8002474:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 4) = (uint16_t)((height*width*2+OFFSET_BITMAP)>>16);
 8002476:	8afb      	ldrh	r3, [r7, #22]
 8002478:	8aba      	ldrh	r2, [r7, #20]
 800247a:	fb02 f303 	mul.w	r3, r2, r3
 800247e:	331b      	adds	r3, #27
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	141a      	asrs	r2, r3, #16
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	3304      	adds	r3, #4
 8002488:	b292      	uxth	r2, r2
 800248a:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 10) = OFFSET_BITMAP;
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	330a      	adds	r3, #10
 8002490:	2236      	movs	r2, #54	; 0x36
 8002492:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 18) = (uint16_t)(width);
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	3312      	adds	r3, #18
 8002498:	8aba      	ldrh	r2, [r7, #20]
 800249a:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 20) = (uint16_t)((width)>>16);
 800249c:	8abb      	ldrh	r3, [r7, #20]
 800249e:	141a      	asrs	r2, r3, #16
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	3314      	adds	r3, #20
 80024a4:	b292      	uxth	r2, r2
 80024a6:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 22) = (uint16_t)(height);
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	3316      	adds	r3, #22
 80024ac:	8afa      	ldrh	r2, [r7, #22]
 80024ae:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 24) = (uint16_t)((height)>>16);
 80024b0:	8afb      	ldrh	r3, [r7, #22]
 80024b2:	141a      	asrs	r2, r3, #16
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	3318      	adds	r3, #24
 80024b8:	b292      	uxth	r2, r2
 80024ba:	801a      	strh	r2, [r3, #0]
  
  offset =  8 *((width + 7)/8) - width ;
 80024bc:	8abb      	ldrh	r3, [r7, #20]
 80024be:	3307      	adds	r3, #7
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	da00      	bge.n	80024c6 <DrawChar+0xca>
 80024c4:	3307      	adds	r3, #7
 80024c6:	10db      	asrs	r3, r3, #3
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	b2da      	uxtb	r2, r3
 80024ce:	8abb      	ldrh	r3, [r7, #20]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	74fb      	strb	r3, [r7, #19]
  
  for(counterh = 0; counterh < height; counterh++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024da:	e072      	b.n	80025c2 <DrawChar+0x1c6>
  {
    pchar = ((uint8_t *)pChar + (width + 7)/8 * counterh);
 80024dc:	8abb      	ldrh	r3, [r7, #20]
 80024de:	3307      	adds	r3, #7
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	da00      	bge.n	80024e6 <DrawChar+0xea>
 80024e4:	3307      	adds	r3, #7
 80024e6:	10db      	asrs	r3, r3, #3
 80024e8:	461a      	mov	r2, r3
 80024ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ec:	fb03 f302 	mul.w	r3, r3, r2
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	4413      	add	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
    
    int bytes = ((width + 7)/8);
 80024f6:	8abb      	ldrh	r3, [r7, #20]
 80024f8:	3307      	adds	r3, #7
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	da00      	bge.n	8002500 <DrawChar+0x104>
 80024fe:	3307      	adds	r3, #7
 8002500:	10db      	asrs	r3, r3, #3
 8002502:	60bb      	str	r3, [r7, #8]
    line = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	627b      	str	r3, [r7, #36]	; 0x24
    for (int i = 0; i < bytes; i++) {
 8002508:	2300      	movs	r3, #0
 800250a:	623b      	str	r3, [r7, #32]
 800250c:	e00d      	b.n	800252a <DrawChar+0x12e>
        line <<= 8;
 800250e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002510:	021b      	lsls	r3, r3, #8
 8002512:	627b      	str	r3, [r7, #36]	; 0x24
        line |= pchar[i];
 8002514:	6a3b      	ldr	r3, [r7, #32]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	4413      	add	r3, r2
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	461a      	mov	r2, r3
 800251e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002520:	4313      	orrs	r3, r2
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
    for (int i = 0; i < bytes; i++) {
 8002524:	6a3b      	ldr	r3, [r7, #32]
 8002526:	3301      	adds	r3, #1
 8002528:	623b      	str	r3, [r7, #32]
 800252a:	6a3a      	ldr	r2, [r7, #32]
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	429a      	cmp	r2, r3
 8002530:	dbed      	blt.n	800250e <DrawChar+0x112>
    }
    
    for (counterw = 0; counterw < width; counterw++)
 8002532:	2300      	movs	r3, #0
 8002534:	62bb      	str	r3, [r7, #40]	; 0x28
 8002536:	e03d      	b.n	80025b4 <DrawChar+0x1b8>
    {
      /* Image in the bitmap is written from the bottom to the top */
      /* Need to invert image in the bitmap */
      index = (((height-counterh-1)*width)+(counterw))*2+OFFSET_BITMAP;
 8002538:	8afa      	ldrh	r2, [r7, #22]
 800253a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	3b01      	subs	r3, #1
 8002540:	8aba      	ldrh	r2, [r7, #20]
 8002542:	fb02 f203 	mul.w	r2, r2, r3
 8002546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002548:	4413      	add	r3, r2
 800254a:	331b      	adds	r3, #27
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	61bb      	str	r3, [r7, #24]
      if(line & (1 << (width- counterw + offset- 1))) 
 8002550:	8aba      	ldrh	r2, [r7, #20]
 8002552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002554:	1ad2      	subs	r2, r2, r3
 8002556:	7cfb      	ldrb	r3, [r7, #19]
 8002558:	4413      	add	r3, r2
 800255a:	3b01      	subs	r3, #1
 800255c:	2201      	movs	r2, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	461a      	mov	r2, r3
 8002564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002566:	4013      	ands	r3, r2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d010      	beq.n	800258e <DrawChar+0x192>
      {
        bitmap[index] = (uint8_t)DrawProp.TextColor;
 800256c:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <DrawChar+0x1e8>)
 800256e:	6819      	ldr	r1, [r3, #0]
 8002570:	69fa      	ldr	r2, [r7, #28]
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	4413      	add	r3, r2
 8002576:	b2ca      	uxtb	r2, r1
 8002578:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.TextColor >> 8);
 800257a:	4b1a      	ldr	r3, [pc, #104]	; (80025e4 <DrawChar+0x1e8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	0a19      	lsrs	r1, r3, #8
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	3301      	adds	r3, #1
 8002584:	69fa      	ldr	r2, [r7, #28]
 8002586:	4413      	add	r3, r2
 8002588:	b2ca      	uxtb	r2, r1
 800258a:	701a      	strb	r2, [r3, #0]
 800258c:	e00f      	b.n	80025ae <DrawChar+0x1b2>
      }
      else
      {
        bitmap[index] = (uint8_t)DrawProp.BackColor;
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <DrawChar+0x1e8>)
 8002590:	6859      	ldr	r1, [r3, #4]
 8002592:	69fa      	ldr	r2, [r7, #28]
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	4413      	add	r3, r2
 8002598:	b2ca      	uxtb	r2, r1
 800259a:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.BackColor >> 8);
 800259c:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <DrawChar+0x1e8>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	0a19      	lsrs	r1, r3, #8
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3301      	adds	r3, #1
 80025a6:	69fa      	ldr	r2, [r7, #28]
 80025a8:	4413      	add	r3, r2
 80025aa:	b2ca      	uxtb	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
    for (counterw = 0; counterw < width; counterw++)
 80025ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b0:	3301      	adds	r3, #1
 80025b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80025b4:	8abb      	ldrh	r3, [r7, #20]
 80025b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d3bd      	bcc.n	8002538 <DrawChar+0x13c>
  for(counterh = 0; counterh < height; counterh++)
 80025bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025be:	3301      	adds	r3, #1
 80025c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025c2:	8afb      	ldrh	r3, [r7, #22]
 80025c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d388      	bcc.n	80024dc <DrawChar+0xe0>
      } 
    }
  }
  BSP_LCD_DrawBitmap(Xpos, Ypos, bitmap);
 80025ca:	88b9      	ldrh	r1, [r7, #4]
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	69fa      	ldr	r2, [r7, #28]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff fe95 	bl	8002300 <BSP_LCD_DrawBitmap>
  free(bitmap);
 80025d6:	69f8      	ldr	r0, [r7, #28]
 80025d8:	f005 f9fa 	bl	80079d0 <free>
}
 80025dc:	bf00      	nop
 80025de:	3730      	adds	r7, #48	; 0x30
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000304 	.word	0x20000304

080025e8 <SetDisplayWindow>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
static void SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80025e8:	b590      	push	{r4, r7, lr}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4604      	mov	r4, r0
 80025f0:	4608      	mov	r0, r1
 80025f2:	4611      	mov	r1, r2
 80025f4:	461a      	mov	r2, r3
 80025f6:	4623      	mov	r3, r4
 80025f8:	80fb      	strh	r3, [r7, #6]
 80025fa:	4603      	mov	r3, r0
 80025fc:	80bb      	strh	r3, [r7, #4]
 80025fe:	460b      	mov	r3, r1
 8002600:	807b      	strh	r3, [r7, #2]
 8002602:	4613      	mov	r3, r2
 8002604:	803b      	strh	r3, [r7, #0]
  if(lcd_drv->SetDisplayWindow != NULL)
 8002606:	4b08      	ldr	r3, [pc, #32]	; (8002628 <SetDisplayWindow+0x40>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d007      	beq.n	8002620 <SetDisplayWindow+0x38>
  {
    lcd_drv->SetDisplayWindow(Xpos, Ypos, Width, Height);
 8002610:	4b05      	ldr	r3, [pc, #20]	; (8002628 <SetDisplayWindow+0x40>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	69dc      	ldr	r4, [r3, #28]
 8002616:	883b      	ldrh	r3, [r7, #0]
 8002618:	887a      	ldrh	r2, [r7, #2]
 800261a:	88b9      	ldrh	r1, [r7, #4]
 800261c:	88f8      	ldrh	r0, [r7, #6]
 800261e:	47a0      	blx	r4
  }  
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	bd90      	pop	{r4, r7, pc}
 8002628:	20000074 	.word	0x20000074

0800262c <_sbrk>:
		ITM_SendChar(*ptr++);
	return len;
}

void * _sbrk(int32_t incr)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8002634:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <_sbrk+0x38>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d102      	bne.n	8002642 <_sbrk+0x16>
		heap_end = & end;
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <_sbrk+0x38>)
 800263e:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <_sbrk+0x3c>)
 8002640:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <_sbrk+0x38>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <_sbrk+0x38>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4413      	add	r3, r2
 8002650:	4a04      	ldr	r2, [pc, #16]	; (8002664 <_sbrk+0x38>)
 8002652:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8002654:	68fb      	ldr	r3, [r7, #12]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	200002e0 	.word	0x200002e0
 8002668:	20000500 	.word	0x20000500

0800266c <changeDriver>:
    { "Acceleration", 20, 10, 12, 10 },
    { "Skidpad", 11, 3, 55, 50 },
    { "Autocross", 45, 1, 57, 100 }
};

void changeDriver(Driver_Profile driver_profile){
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	463b      	mov	r3, r7
 8002674:	e883 0003 	stmia.w	r3, {r0, r1}
	current_driver = driver_profile;
 8002678:	4b06      	ldr	r3, [pc, #24]	; (8002694 <changeDriver+0x28>)
 800267a:	461a      	mov	r2, r3
 800267c:	463b      	mov	r3, r7
 800267e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002682:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	200000d0 	.word	0x200000d0

08002698 <changeEvent>:

void changeEvent(Event_Profile event_profile){
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	463b      	mov	r3, r7
 80026a0:	e883 0003 	stmia.w	r3, {r0, r1}
	current_event = event_profile;
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <changeEvent+0x28>)
 80026a6:	461a      	mov	r2, r3
 80026a8:	463b      	mov	r3, r7
 80026aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80026ae:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	200004a8 	.word	0x200004a8

080026c4 <clearArea>:
float drawn_accumul_delta = 0;
#define max(x,y) (((x) >= (y)) ? (x) : (y));
#define min(x,y) (((x) <= (y)) ? (x) : (y));

/* General UI functions */
void clearArea(uint16_t x, uint16_t y, uint16_t width, uint16_t height){
 80026c4:	b590      	push	{r4, r7, lr}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4604      	mov	r4, r0
 80026cc:	4608      	mov	r0, r1
 80026ce:	4611      	mov	r1, r2
 80026d0:	461a      	mov	r2, r3
 80026d2:	4623      	mov	r3, r4
 80026d4:	80fb      	strh	r3, [r7, #6]
 80026d6:	4603      	mov	r3, r0
 80026d8:	80bb      	strh	r3, [r7, #4]
 80026da:	460b      	mov	r3, r1
 80026dc:	807b      	strh	r3, [r7, #2]
 80026de:	4613      	mov	r3, r2
 80026e0:	803b      	strh	r3, [r7, #0]
    // Save existing color settings
    uint32_t text_color_backup = BSP_LCD_GetTextColor();
 80026e2:	f7ff fb69 	bl	8001db8 <BSP_LCD_GetTextColor>
 80026e6:	4603      	mov	r3, r0
 80026e8:	60fb      	str	r3, [r7, #12]
    uint32_t back_color_backup = BSP_LCD_GetBackColor();
 80026ea:	f7ff fb71 	bl	8001dd0 <BSP_LCD_GetBackColor>
 80026ee:	4603      	mov	r3, r0
 80026f0:	60bb      	str	r3, [r7, #8]

    /* Draw a rectangle with background color */
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80026f2:	2000      	movs	r0, #0
 80026f4:	f7ff fb88 	bl	8001e08 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80026f8:	2000      	movs	r0, #0
 80026fa:	f7ff fb75 	bl	8001de8 <BSP_LCD_SetTextColor>
    BSP_LCD_FillRect(x, y, width, height);
 80026fe:	883b      	ldrh	r3, [r7, #0]
 8002700:	887a      	ldrh	r2, [r7, #2]
 8002702:	88b9      	ldrh	r1, [r7, #4]
 8002704:	88f8      	ldrh	r0, [r7, #6]
 8002706:	f7ff fe55 	bl	80023b4 <BSP_LCD_FillRect>

    // Restore existing color settings
    BSP_LCD_SetTextColor(text_color_backup);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	b29b      	uxth	r3, r3
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff fb6a 	bl	8001de8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(back_color_backup);
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	b29b      	uxth	r3, r3
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff fb75 	bl	8001e08 <BSP_LCD_SetBackColor>
}
 800271e:	bf00      	nop
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	bd90      	pop	{r4, r7, pc}
	...

08002728 <drawScreen>:

void drawScreen(UI_Screen ui_screen) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8002732:	2000      	movs	r0, #0
 8002734:	f7ff fb88 	bl	8001e48 <BSP_LCD_Clear>
    selected_menu_option = 0; // Reset menu selection
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <drawScreen+0x9c>)
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]
    switch (ui_screen) {
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	2b04      	cmp	r3, #4
 8002742:	d831      	bhi.n	80027a8 <drawScreen+0x80>
 8002744:	a201      	add	r2, pc, #4	; (adr r2, 800274c <drawScreen+0x24>)
 8002746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274a:	bf00      	nop
 800274c:	08002761 	.word	0x08002761
 8002750:	080027a9 	.word	0x080027a9
 8002754:	08002773 	.word	0x08002773
 8002758:	08002785 	.word	0x08002785
 800275c:	08002797 	.word	0x08002797
        case SM_SCREEN:
            drawSMScreen();
 8002760:	f000 f914 	bl	800298c <drawSMScreen>
            current_screen = SM_SCREEN;
 8002764:	4b18      	ldr	r3, [pc, #96]	; (80027c8 <drawScreen+0xa0>)
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]
			max_menu_option = 4;
 800276a:	4b18      	ldr	r3, [pc, #96]	; (80027cc <drawScreen+0xa4>)
 800276c:	2204      	movs	r2, #4
 800276e:	701a      	strb	r2, [r3, #0]
            break;
 8002770:	e023      	b.n	80027ba <drawScreen+0x92>
        case DRIVER_SELECTION_SCREEN:
            drawDriverSelectionScreen();
 8002772:	f000 f9bf 	bl	8002af4 <drawDriverSelectionScreen>
            current_screen = DRIVER_SELECTION_SCREEN;
 8002776:	4b14      	ldr	r3, [pc, #80]	; (80027c8 <drawScreen+0xa0>)
 8002778:	2202      	movs	r2, #2
 800277a:	701a      	strb	r2, [r3, #0]
			max_menu_option = sizeof(drivers) / sizeof(drivers[0]);
 800277c:	4b13      	ldr	r3, [pc, #76]	; (80027cc <drawScreen+0xa4>)
 800277e:	2204      	movs	r2, #4
 8002780:	701a      	strb	r2, [r3, #0]
            break;
 8002782:	e01a      	b.n	80027ba <drawScreen+0x92>
        case EVENT_SELECTION_SCREEN:
            drawEventSelectionScreen();
 8002784:	f000 fa4a 	bl	8002c1c <drawEventSelectionScreen>
            current_screen = EVENT_SELECTION_SCREEN;
 8002788:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <drawScreen+0xa0>)
 800278a:	2203      	movs	r2, #3
 800278c:	701a      	strb	r2, [r3, #0]
			max_menu_option = sizeof(events) / sizeof(events[0]);
 800278e:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <drawScreen+0xa4>)
 8002790:	2204      	movs	r2, #4
 8002792:	701a      	strb	r2, [r3, #0]
            break;
 8002794:	e011      	b.n	80027ba <drawScreen+0x92>
        case CAR_CONFIGURATION_SCREEN:
            drawCarConfigurationScreen();
 8002796:	f000 facf 	bl	8002d38 <drawCarConfigurationScreen>
            current_screen = CAR_CONFIGURATION_SCREEN;
 800279a:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <drawScreen+0xa0>)
 800279c:	2204      	movs	r2, #4
 800279e:	701a      	strb	r2, [r3, #0]
			max_menu_option = 4;
 80027a0:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <drawScreen+0xa4>)
 80027a2:	2204      	movs	r2, #4
 80027a4:	701a      	strb	r2, [r3, #0]
            break;
 80027a6:	e008      	b.n	80027ba <drawScreen+0x92>
        default:
            drawRTDScreen();
 80027a8:	f000 f844 	bl	8002834 <drawRTDScreen>
            current_screen = RTD_SCREEN;
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <drawScreen+0xa0>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	701a      	strb	r2, [r3, #0]
			max_menu_option = 0;
 80027b2:	4b06      	ldr	r3, [pc, #24]	; (80027cc <drawScreen+0xa4>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	701a      	strb	r2, [r3, #0]
            break;
 80027b8:	bf00      	nop
    }
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200004b0 	.word	0x200004b0
 80027c8:	200000c8 	.word	0x200000c8
 80027cc:	200004b1 	.word	0x200004b1

080027d0 <updateMenuScroll>:

bool updateMenuScroll() {
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
	if (menu_pot_incremented && selected_menu_option < max_menu_option) {
 80027d4:	4b13      	ldr	r3, [pc, #76]	; (8002824 <updateMenuScroll+0x54>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00d      	beq.n	80027f8 <updateMenuScroll+0x28>
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <updateMenuScroll+0x58>)
 80027de:	781a      	ldrb	r2, [r3, #0]
 80027e0:	4b12      	ldr	r3, [pc, #72]	; (800282c <updateMenuScroll+0x5c>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <updateMenuScroll+0x28>
		selected_menu_option++;
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <updateMenuScroll+0x58>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	b2da      	uxtb	r2, r3
 80027f0:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <updateMenuScroll+0x58>)
 80027f2:	701a      	strb	r2, [r3, #0]
		return true;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e010      	b.n	800281a <updateMenuScroll+0x4a>
	}
	else if (menu_pot_decremented && selected_menu_option > 0) {
 80027f8:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <updateMenuScroll+0x60>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00b      	beq.n	8002818 <updateMenuScroll+0x48>
 8002800:	4b09      	ldr	r3, [pc, #36]	; (8002828 <updateMenuScroll+0x58>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d007      	beq.n	8002818 <updateMenuScroll+0x48>
		selected_menu_option--;
 8002808:	4b07      	ldr	r3, [pc, #28]	; (8002828 <updateMenuScroll+0x58>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	3b01      	subs	r3, #1
 800280e:	b2da      	uxtb	r2, r3
 8002810:	4b05      	ldr	r3, [pc, #20]	; (8002828 <updateMenuScroll+0x58>)
 8002812:	701a      	strb	r2, [r3, #0]
		return true;
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <updateMenuScroll+0x4a>
	}
	return false;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	200002e4 	.word	0x200002e4
 8002828:	200004b0 	.word	0x200004b0
 800282c:	200004b1 	.word	0x200004b1
 8002830:	200002e5 	.word	0x200002e5

08002834 <drawRTDScreen>:
    BSP_LCD_SetTextColor(primary_back_color);
    BSP_LCD_SetFont(&Font_RobotoMedium24);
    BSP_LCD_DisplayStringAt(screen_margin - 10, 24 + ((31 / 2) - 12), "START SCREEN", CENTER_MODE);
}

void drawRTDScreen() {
 8002834:	b5b0      	push	{r4, r5, r7, lr}
 8002836:	b088      	sub	sp, #32
 8002838:	af00      	add	r7, sp, #0
	// Draw header bar
	drawHeaderBar(READY_TO_DRIVE);
 800283a:	2001      	movs	r0, #1
 800283c:	f000 fb10 	bl	8002e60 <drawHeaderBar>

	// Draw accumulator bars
	drawAccumulatorDeltaBar(38);
 8002840:	2026      	movs	r0, #38	; 0x26
 8002842:	f000 fb3d 	bl	8002ec0 <drawAccumulatorDeltaBar>
	drawAccumulatorTotalBar(138);
 8002846:	208a      	movs	r0, #138	; 0x8a
 8002848:	f000 fd86 	bl	8003358 <drawAccumulatorTotalBar>

	// Draw divider bar
	BSP_LCD_SetTextColor(primary_back_color);
 800284c:	201f      	movs	r0, #31
 800284e:	f7ff facb 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 240, 320, 5);
 8002852:	2305      	movs	r3, #5
 8002854:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002858:	21f0      	movs	r1, #240	; 0xf0
 800285a:	2000      	movs	r0, #0
 800285c:	f7ff fdaa 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw readings
	char* reading[5] = { "Accumul (V)", "Accumul (C)", "Gearbox (C)", "Invertr (C)", "Motor   (C)"};
 8002860:	4b1c      	ldr	r3, [pc, #112]	; (80028d4 <drawRTDScreen+0xa0>)
 8002862:	1d3c      	adds	r4, r7, #4
 8002864:	461d      	mov	r5, r3
 8002866:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800286a:	682b      	ldr	r3, [r5, #0]
 800286c:	6023      	str	r3, [r4, #0]
	uint16_t startingXPos = 245;
 800286e:	23f5      	movs	r3, #245	; 0xf5
 8002870:	837b      	strh	r3, [r7, #26]
	drawReading(startingXPos, reading[0], "?", false);
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	8b78      	ldrh	r0, [r7, #26]
 8002876:	2300      	movs	r3, #0
 8002878:	4a17      	ldr	r2, [pc, #92]	; (80028d8 <drawRTDScreen+0xa4>)
 800287a:	f000 fecb 	bl	8003614 <drawReading>
	for (int i = 1; i < 4; i++) {
 800287e:	2301      	movs	r3, #1
 8002880:	61fb      	str	r3, [r7, #28]
 8002882:	e018      	b.n	80028b6 <drawRTDScreen+0x82>
		drawReading(startingXPos + (reading_line_height * i), reading[i], "?", true);
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	b29b      	uxth	r3, r3
 8002888:	461a      	mov	r2, r3
 800288a:	0052      	lsls	r2, r2, #1
 800288c:	441a      	add	r2, r3
 800288e:	0112      	lsls	r2, r2, #4
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	b29a      	uxth	r2, r3
 8002894:	8b7b      	ldrh	r3, [r7, #26]
 8002896:	4413      	add	r3, r2
 8002898:	b298      	uxth	r0, r3
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	f107 0220 	add.w	r2, r7, #32
 80028a2:	4413      	add	r3, r2
 80028a4:	f853 1c1c 	ldr.w	r1, [r3, #-28]
 80028a8:	2301      	movs	r3, #1
 80028aa:	4a0b      	ldr	r2, [pc, #44]	; (80028d8 <drawRTDScreen+0xa4>)
 80028ac:	f000 feb2 	bl	8003614 <drawReading>
	for (int i = 1; i < 4; i++) {
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	3301      	adds	r3, #1
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	2b03      	cmp	r3, #3
 80028ba:	dde3      	ble.n	8002884 <drawRTDScreen+0x50>
	}
	drawReading(startingXPos + (reading_line_height * 4), reading[4], "?", false);
 80028bc:	8b7b      	ldrh	r3, [r7, #26]
 80028be:	33bc      	adds	r3, #188	; 0xbc
 80028c0:	b298      	uxth	r0, r3
 80028c2:	6979      	ldr	r1, [r7, #20]
 80028c4:	2300      	movs	r3, #0
 80028c6:	4a04      	ldr	r2, [pc, #16]	; (80028d8 <drawRTDScreen+0xa4>)
 80028c8:	f000 fea4 	bl	8003614 <drawReading>
}
 80028cc:	bf00      	nop
 80028ce:	3720      	adds	r7, #32
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bdb0      	pop	{r4, r5, r7, pc}
 80028d4:	08009b90 	.word	0x08009b90
 80028d8:	08009b50 	.word	0x08009b50

080028dc <updateRTDScreen>:

void updateRTDScreen() {
 80028dc:	b590      	push	{r4, r7, lr}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
    // Update accumulator bars
    updateAccumulatorDeltaBar(38);
 80028e2:	2026      	movs	r0, #38	; 0x26
 80028e4:	f000 fbe8 	bl	80030b8 <updateAccumulatorDeltaBar>
    updateAccumulatorTotalBar(138);
 80028e8:	208a      	movs	r0, #138	; 0x8a
 80028ea:	f000 fdcb 	bl	8003484 <updateAccumulatorTotalBar>

    // Update readings
    uint8_t reading_value[3];
    uint16_t startingYPos = 245;
 80028ee:	23f5      	movs	r3, #245	; 0xf5
 80028f0:	80fb      	strh	r3, [r7, #6]

    // Accumul. (v)
    //clearArea(screen_width - 60, startingYPos + (reading_line_height * 0) + ((reading_line_height / 2) - 12), 90, 24);
    sprintf(reading_value, "%f", accumul_volts);
 80028f2:	4b23      	ldr	r3, [pc, #140]	; (8002980 <updateRTDScreen+0xa4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fd fe46 	bl	8000588 <__aeabi_f2d>
 80028fc:	4603      	mov	r3, r0
 80028fe:	460c      	mov	r4, r1
 8002900:	4638      	mov	r0, r7
 8002902:	461a      	mov	r2, r3
 8002904:	4623      	mov	r3, r4
 8002906:	491f      	ldr	r1, [pc, #124]	; (8002984 <updateRTDScreen+0xa8>)
 8002908:	f005 fd94 	bl	8008434 <siprintf>
    if (accumul_volts > 50) {
 800290c:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <updateRTDScreen+0xa4>)
 800290e:	edd3 7a00 	vldr	s15, [r3]
 8002912:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002988 <updateRTDScreen+0xac>
 8002916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800291a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291e:	dd07      	ble.n	8002930 <updateRTDScreen+0x54>
        updateReading(startingYPos + (reading_line_height * 0), reading_value, warning_color);
 8002920:	4639      	mov	r1, r7
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002928:	4618      	mov	r0, r3
 800292a:	f000 fec5 	bl	80036b8 <updateReading>
	}
	else {
		updateReading(startingYPos + (reading_line_height * 4), reading_value, nominal_color);
	}*/

}
 800292e:	e022      	b.n	8002976 <updateRTDScreen+0x9a>
    else if (accumul_volts <= 50 && accumul_volts > 30) {
 8002930:	4b13      	ldr	r3, [pc, #76]	; (8002980 <updateRTDScreen+0xa4>)
 8002932:	edd3 7a00 	vldr	s15, [r3]
 8002936:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002988 <updateRTDScreen+0xac>
 800293a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800293e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002942:	d811      	bhi.n	8002968 <updateRTDScreen+0x8c>
 8002944:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <updateRTDScreen+0xa4>)
 8002946:	edd3 7a00 	vldr	s15, [r3]
 800294a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800294e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002956:	dd07      	ble.n	8002968 <updateRTDScreen+0x8c>
        updateReading(startingYPos + (reading_line_height * 0), reading_value, caution_color);
 8002958:	4639      	mov	r1, r7
 800295a:	88fb      	ldrh	r3, [r7, #6]
 800295c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002960:	4618      	mov	r0, r3
 8002962:	f000 fea9 	bl	80036b8 <updateReading>
}
 8002966:	e006      	b.n	8002976 <updateRTDScreen+0x9a>
        updateReading(startingYPos + (reading_line_height * 0), reading_value, nominal_color);
 8002968:	4639      	mov	r1, r7
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002970:	4618      	mov	r0, r3
 8002972:	f000 fea1 	bl	80036b8 <updateReading>
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	bd90      	pop	{r4, r7, pc}
 800297e:	bf00      	nop
 8002980:	200000cc 	.word	0x200000cc
 8002984:	08009ba4 	.word	0x08009ba4
 8002988:	42480000 	.word	0x42480000

0800298c <drawSMScreen>:

void drawSMScreen() {
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
	// Draw header bar
	drawHeaderBar(STATIC_MODE);
 8002992:	2000      	movs	r0, #0
 8002994:	f000 fa64 	bl	8002e60 <drawHeaderBar>

	// Draw accumulator bars
	drawAccumulatorDeltaBar(38);
 8002998:	2026      	movs	r0, #38	; 0x26
 800299a:	f000 fa91 	bl	8002ec0 <drawAccumulatorDeltaBar>
	drawAccumulatorTotalBar(138);
 800299e:	208a      	movs	r0, #138	; 0x8a
 80029a0:	f000 fcda 	bl	8003358 <drawAccumulatorTotalBar>

	// Draw divider bar
	BSP_LCD_SetTextColor(primary_back_color);
 80029a4:	201f      	movs	r0, #31
 80029a6:	f7ff fa1f 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 240, screen_width, 5);
 80029aa:	2305      	movs	r3, #5
 80029ac:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80029b0:	21f0      	movs	r1, #240	; 0xf0
 80029b2:	2000      	movs	r0, #0
 80029b4:	f7ff fcfe 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw configuration options
	uint16_t startingXPos = 245;
 80029b8:	23f5      	movs	r3, #245	; 0xf5
 80029ba:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i < 4; i++) {
 80029bc:	2300      	movs	r3, #0
 80029be:	607b      	str	r3, [r7, #4]
 80029c0:	e029      	b.n	8002a16 <drawSMScreen+0x8a>
		drawMenuItem(startingXPos + (menu_line_height * i), menus[i], selected_menu_option == i ? true : false, i != 0 && i != 3 ? true : false);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	461a      	mov	r2, r3
 80029c8:	00d2      	lsls	r2, r2, #3
 80029ca:	1ad2      	subs	r2, r2, r3
 80029cc:	0092      	lsls	r2, r2, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	887b      	ldrh	r3, [r7, #2]
 80029d6:	4413      	add	r3, r2
 80029d8:	b298      	uxth	r0, r3
 80029da:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <drawSMScreen+0x98>)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80029e2:	4b11      	ldr	r3, [pc, #68]	; (8002a28 <drawSMScreen+0x9c>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	4293      	cmp	r3, r2
 80029ec:	bf0c      	ite	eq
 80029ee:	2301      	moveq	r3, #1
 80029f0:	2300      	movne	r3, #0
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d004      	beq.n	8002a04 <drawSMScreen+0x78>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b03      	cmp	r3, #3
 80029fe:	d001      	beq.n	8002a04 <drawSMScreen+0x78>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <drawSMScreen+0x7a>
 8002a04:	2300      	movs	r3, #0
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	f000 fe74 	bl	80036f8 <drawMenuItem>
	for (int i = 0; i < 4; i++) {
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3301      	adds	r3, #1
 8002a14:	607b      	str	r3, [r7, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	ddd2      	ble.n	80029c2 <drawSMScreen+0x36>
	}
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200000b8 	.word	0x200000b8
 8002a28:	200004b0 	.word	0x200004b0

08002a2c <updateSMScreen>:

void updateSMScreen() {
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
    // Update accumulator bar
    updateAccumulatorTotalBar(138);
 8002a32:	208a      	movs	r0, #138	; 0x8a
 8002a34:	f000 fd26 	bl	8003484 <updateAccumulatorTotalBar>

    bool update_menu = updateMenuScroll();
 8002a38:	f7ff feca 	bl	80027d0 <updateMenuScroll>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	70fb      	strb	r3, [r7, #3]

    if(update_menu){
 8002a40:	78fb      	ldrb	r3, [r7, #3]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d04d      	beq.n	8002ae2 <updateSMScreen+0xb6>
    	// Draw menu of screens
		uint16_t startingXPos = 245;
 8002a46:	23f5      	movs	r3, #245	; 0xf5
 8002a48:	803b      	strh	r3, [r7, #0]
		for (int i = 0; i < 4; i++) {
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	e045      	b.n	8002adc <updateSMScreen+0xb0>
			clearArea(0, startingXPos + (menu_line_height * i) + ((menu_line_height / 2) - 12), screen_width, 24);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	461a      	mov	r2, r3
 8002a56:	00d2      	lsls	r2, r2, #3
 8002a58:	1ad2      	subs	r2, r2, r3
 8002a5a:	0092      	lsls	r2, r2, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	883b      	ldrh	r3, [r7, #0]
 8002a64:	4413      	add	r3, r2
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	3311      	adds	r3, #17
 8002a6a:	b299      	uxth	r1, r3
 8002a6c:	2318      	movs	r3, #24
 8002a6e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002a72:	2000      	movs	r0, #0
 8002a74:	f7ff fe26 	bl	80026c4 <clearArea>
			if (i == selected_menu_option) {
 8002a78:	4b1c      	ldr	r3, [pc, #112]	; (8002aec <updateSMScreen+0xc0>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d114      	bne.n	8002aae <updateSMScreen+0x82>
				updateMenuItem(startingXPos + (menu_line_height * i), menus[i], true);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	461a      	mov	r2, r3
 8002a8a:	00d2      	lsls	r2, r2, #3
 8002a8c:	1ad2      	subs	r2, r2, r3
 8002a8e:	0092      	lsls	r2, r2, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	883b      	ldrh	r3, [r7, #0]
 8002a98:	4413      	add	r3, r2
 8002a9a:	b298      	uxth	r0, r3
 8002a9c:	4a14      	ldr	r2, [pc, #80]	; (8002af0 <updateSMScreen+0xc4>)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	f000 fe68 	bl	800377c <updateMenuItem>
 8002aac:	e013      	b.n	8002ad6 <updateSMScreen+0xaa>
			}
			else {
				updateMenuItem(startingXPos + (menu_line_height * i), menus[i], false);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	00d2      	lsls	r2, r2, #3
 8002ab6:	1ad2      	subs	r2, r2, r3
 8002ab8:	0092      	lsls	r2, r2, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	883b      	ldrh	r3, [r7, #0]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	b298      	uxth	r0, r3
 8002ac6:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <updateSMScreen+0xc4>)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f000 fe53 	bl	800377c <updateMenuItem>
		for (int i = 0; i < 4; i++) {
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	607b      	str	r3, [r7, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	ddb6      	ble.n	8002a50 <updateSMScreen+0x24>
			}
		}
    }
}
 8002ae2:	bf00      	nop
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	200004b0 	.word	0x200004b0
 8002af0:	200000b8 	.word	0x200000b8

08002af4 <drawDriverSelectionScreen>:

void drawDriverSelectionScreen() {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
	// Draw header bar
	drawHeaderBar(STATIC_MODE);
 8002afa:	2000      	movs	r0, #0
 8002afc:	f000 f9b0 	bl	8002e60 <drawHeaderBar>
	BSP_LCD_SetTextColor(primary_back_color);
 8002b00:	201f      	movs	r0, #31
 8002b02:	f7ff f971 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 27, screen_width, 27);
 8002b06:	231b      	movs	r3, #27
 8002b08:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002b0c:	211b      	movs	r1, #27
 8002b0e:	2000      	movs	r0, #0
 8002b10:	f7ff fc50 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw page label
	BSP_LCD_SetBackColor(primary_back_color);
 8002b14:	201f      	movs	r0, #31
 8002b16:	f7ff f977 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(primary_text_color);
 8002b1a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002b1e:	f7ff f963 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font_RobotoMedium24);
 8002b22:	481d      	ldr	r0, [pc, #116]	; (8002b98 <drawDriverSelectionScreen+0xa4>)
 8002b24:	f7ff f980 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, 24 + ((31 / 2) - 12), "Driver Select", CENTER_MODE);
 8002b28:	2301      	movs	r3, #1
 8002b2a:	4a1c      	ldr	r2, [pc, #112]	; (8002b9c <drawDriverSelectionScreen+0xa8>)
 8002b2c:	211b      	movs	r1, #27
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7ff f9d2 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	// Draw settings
	uint8_t startingYPosition = 54;
 8002b34:	2336      	movs	r3, #54	; 0x36
 8002b36:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < 4; i++) {
 8002b38:	2300      	movs	r3, #0
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	e024      	b.n	8002b88 <drawDriverSelectionScreen+0x94>
		drawMenuItem(startingYPosition + (menu_line_height * i), drivers[i].driver_name, selected_menu_option == i ? true : false, i != 0 ? true : false);
 8002b3e:	78fb      	ldrb	r3, [r7, #3]
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4619      	mov	r1, r3
 8002b48:	00c9      	lsls	r1, r1, #3
 8002b4a:	1ac9      	subs	r1, r1, r3
 8002b4c:	0089      	lsls	r1, r1, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	4413      	add	r3, r2
 8002b56:	b298      	uxth	r0, r3
 8002b58:	4a11      	ldr	r2, [pc, #68]	; (8002ba0 <drawDriverSelectionScreen+0xac>)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002b60:	4b10      	ldr	r3, [pc, #64]	; (8002ba4 <drawDriverSelectionScreen+0xb0>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	461a      	mov	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	bf14      	ite	ne
 8002b78:	2301      	movne	r3, #1
 8002b7a:	2300      	moveq	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	f000 fdbb 	bl	80036f8 <drawMenuItem>
	for (int i = 0; i < 4; i++) {
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3301      	adds	r3, #1
 8002b86:	607b      	str	r3, [r7, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	ddd7      	ble.n	8002b3e <drawDriverSelectionScreen+0x4a>
	}
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000018 	.word	0x20000018
 8002b9c:	08009b08 	.word	0x08009b08
 8002ba0:	20000078 	.word	0x20000078
 8002ba4:	200004b0 	.word	0x200004b0

08002ba8 <updateDriverSelectionScreen>:
void updateDriverSelectionScreen(){
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
	uint8_t startingYPosition = 54;
 8002bae:	2336      	movs	r3, #54	; 0x36
 8002bb0:	70fb      	strb	r3, [r7, #3]

	bool update_menu = updateMenuScroll();
 8002bb2:	f7ff fe0d 	bl	80027d0 <updateMenuScroll>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	70bb      	strb	r3, [r7, #2]

	if(update_menu){
 8002bba:	78bb      	ldrb	r3, [r7, #2]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d025      	beq.n	8002c0c <updateDriverSelectionScreen+0x64>
		// Draw driver options
		for (int i = 0; i < 4; i++) {
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	607b      	str	r3, [r7, #4]
 8002bc4:	e01f      	b.n	8002c06 <updateDriverSelectionScreen+0x5e>
			updateMenuItem(startingYPosition + (menu_line_height * i), drivers[i].driver_name, selected_menu_option == i ? true : false);
 8002bc6:	78fb      	ldrb	r3, [r7, #3]
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	4619      	mov	r1, r3
 8002bd0:	00c9      	lsls	r1, r1, #3
 8002bd2:	1ac9      	subs	r1, r1, r3
 8002bd4:	0089      	lsls	r1, r1, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	b298      	uxth	r0, r3
 8002be0:	4a0c      	ldr	r2, [pc, #48]	; (8002c14 <updateDriverSelectionScreen+0x6c>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002be8:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <updateDriverSelectionScreen+0x70>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	461a      	mov	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	bf0c      	ite	eq
 8002bf4:	2301      	moveq	r3, #1
 8002bf6:	2300      	movne	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	f000 fdbe 	bl	800377c <updateMenuItem>
		for (int i = 0; i < 4; i++) {
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3301      	adds	r3, #1
 8002c04:	607b      	str	r3, [r7, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	dddc      	ble.n	8002bc6 <updateDriverSelectionScreen+0x1e>
		}
	}
}
 8002c0c:	bf00      	nop
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000078 	.word	0x20000078
 8002c18:	200004b0 	.word	0x200004b0

08002c1c <drawEventSelectionScreen>:

void drawEventSelectionScreen() {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
	// Draw header bar
	drawHeaderBar(STATIC_MODE);
 8002c22:	2000      	movs	r0, #0
 8002c24:	f000 f91c 	bl	8002e60 <drawHeaderBar>
	BSP_LCD_SetTextColor(primary_back_color);
 8002c28:	201f      	movs	r0, #31
 8002c2a:	f7ff f8dd 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 24, screen_width, 31);
 8002c2e:	231f      	movs	r3, #31
 8002c30:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002c34:	2118      	movs	r1, #24
 8002c36:	2000      	movs	r0, #0
 8002c38:	f7ff fbbc 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw page label
	BSP_LCD_SetBackColor(primary_back_color);
 8002c3c:	201f      	movs	r0, #31
 8002c3e:	f7ff f8e3 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(primary_text_color);
 8002c42:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002c46:	f7ff f8cf 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font_RobotoMedium24);
 8002c4a:	481b      	ldr	r0, [pc, #108]	; (8002cb8 <drawEventSelectionScreen+0x9c>)
 8002c4c:	f7ff f8ec 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(screen_margin - 10, 24 + ((31 / 2) - 12), "Event Select", CENTER_MODE);
 8002c50:	2301      	movs	r3, #1
 8002c52:	4a1a      	ldr	r2, [pc, #104]	; (8002cbc <drawEventSelectionScreen+0xa0>)
 8002c54:	211b      	movs	r1, #27
 8002c56:	2004      	movs	r0, #4
 8002c58:	f7ff f93e 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	// Draw settings
	for (int i = 0; i < 4; i++) {
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	e022      	b.n	8002ca8 <drawEventSelectionScreen+0x8c>
		drawMenuItem(55 + (menu_line_height * i), events[i].event_name, selected_menu_option == i ? true : false, i != 0 ? true : false);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	461a      	mov	r2, r3
 8002c68:	00d2      	lsls	r2, r2, #3
 8002c6a:	1ad2      	subs	r2, r2, r3
 8002c6c:	0092      	lsls	r2, r2, #2
 8002c6e:	4413      	add	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	3337      	adds	r3, #55	; 0x37
 8002c76:	b298      	uxth	r0, r3
 8002c78:	4a11      	ldr	r2, [pc, #68]	; (8002cc0 <drawEventSelectionScreen+0xa4>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002c80:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <drawEventSelectionScreen+0xa8>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	461a      	mov	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	bf0c      	ite	eq
 8002c8c:	2301      	moveq	r3, #1
 8002c8e:	2300      	movne	r3, #0
 8002c90:	b2da      	uxtb	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	bf14      	ite	ne
 8002c98:	2301      	movne	r3, #1
 8002c9a:	2300      	moveq	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	f000 fd2b 	bl	80036f8 <drawMenuItem>
	for (int i = 0; i < 4; i++) {
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	607b      	str	r3, [r7, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	ddd9      	ble.n	8002c62 <drawEventSelectionScreen+0x46>
	}
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000018 	.word	0x20000018
 8002cbc:	08009b18 	.word	0x08009b18
 8002cc0:	20000098 	.word	0x20000098
 8002cc4:	200004b0 	.word	0x200004b0

08002cc8 <updateEventSelectionScreen>:
void updateEventSelectionScreen() {
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
	uint8_t startingYPosition = 55;
 8002cce:	2337      	movs	r3, #55	; 0x37
 8002cd0:	70fb      	strb	r3, [r7, #3]

	bool update_menu = updateMenuScroll();
 8002cd2:	f7ff fd7d 	bl	80027d0 <updateMenuScroll>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	70bb      	strb	r3, [r7, #2]

	if(update_menu){
 8002cda:	78bb      	ldrb	r3, [r7, #2]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d023      	beq.n	8002d28 <updateEventSelectionScreen+0x60>
		// Draw event options
		for (int i = 0; i < 4; i++) {
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	607b      	str	r3, [r7, #4]
 8002ce4:	e01d      	b.n	8002d22 <updateEventSelectionScreen+0x5a>
			updateMenuItem(55 + (menu_line_height * i), events[i].event_name, selected_menu_option == i ? true : false);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	461a      	mov	r2, r3
 8002cec:	00d2      	lsls	r2, r2, #3
 8002cee:	1ad2      	subs	r2, r2, r3
 8002cf0:	0092      	lsls	r2, r2, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3337      	adds	r3, #55	; 0x37
 8002cfa:	b298      	uxth	r0, r3
 8002cfc:	4a0c      	ldr	r2, [pc, #48]	; (8002d30 <updateEventSelectionScreen+0x68>)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002d04:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <updateEventSelectionScreen+0x6c>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	461a      	mov	r2, r3
 8002d18:	f000 fd30 	bl	800377c <updateMenuItem>
		for (int i = 0; i < 4; i++) {
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	607b      	str	r3, [r7, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2b03      	cmp	r3, #3
 8002d26:	ddde      	ble.n	8002ce6 <updateEventSelectionScreen+0x1e>
		}
	}
}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20000098 	.word	0x20000098
 8002d34:	200004b0 	.word	0x200004b0

08002d38 <drawCarConfigurationScreen>:

void drawCarConfigurationScreen() {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
	// Draw header bar
	drawHeaderBar(STATIC_MODE);
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f000 f88e 	bl	8002e60 <drawHeaderBar>
	BSP_LCD_SetTextColor(primary_back_color);
 8002d44:	201f      	movs	r0, #31
 8002d46:	f7ff f84f 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 27, screen_width, 27);
 8002d4a:	231b      	movs	r3, #27
 8002d4c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002d50:	211b      	movs	r1, #27
 8002d52:	2000      	movs	r0, #0
 8002d54:	f7ff fb2e 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw page label
	BSP_LCD_SetBackColor(primary_back_color);
 8002d58:	201f      	movs	r0, #31
 8002d5a:	f7ff f855 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(primary_text_color);
 8002d5e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d62:	f7ff f841 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font_RobotoMedium24);
 8002d66:	481a      	ldr	r0, [pc, #104]	; (8002dd0 <drawCarConfigurationScreen+0x98>)
 8002d68:	f7ff f85e 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(screen_margin - 10, 24 + ((31 / 2) - 12), "Car Config", CENTER_MODE);
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	4a19      	ldr	r2, [pc, #100]	; (8002dd4 <drawCarConfigurationScreen+0x9c>)
 8002d70:	211b      	movs	r1, #27
 8002d72:	2004      	movs	r0, #4
 8002d74:	f7ff f8b0 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	// Draw settings
	uint8_t startingYPos = 54;
 8002d78:	2336      	movs	r3, #54	; 0x36
 8002d7a:	71fb      	strb	r3, [r7, #7]
	drawMenuItemWithValue(startingYPos + (menu_line_height * 0), "Reg Braking", current_driver.car_configuration.regen_braking, false);
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	b298      	uxth	r0, r3
 8002d80:	4b15      	ldr	r3, [pc, #84]	; (8002dd8 <drawCarConfigurationScreen+0xa0>)
 8002d82:	791a      	ldrb	r2, [r3, #4]
 8002d84:	2300      	movs	r3, #0
 8002d86:	4915      	ldr	r1, [pc, #84]	; (8002ddc <drawCarConfigurationScreen+0xa4>)
 8002d88:	f000 fd20 	bl	80037cc <drawMenuItemWithValue>
    drawMenuItemWithValue(startingYPos + (menu_line_height * 1), "Torq Vector", current_driver.car_configuration.torque_vectoring, true);
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	333a      	adds	r3, #58	; 0x3a
 8002d92:	b298      	uxth	r0, r3
 8002d94:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <drawCarConfigurationScreen+0xa0>)
 8002d96:	795a      	ldrb	r2, [r3, #5]
 8002d98:	2301      	movs	r3, #1
 8002d9a:	4911      	ldr	r1, [pc, #68]	; (8002de0 <drawCarConfigurationScreen+0xa8>)
 8002d9c:	f000 fd16 	bl	80037cc <drawMenuItemWithValue>
    drawMenuItemWithValue(startingYPos + (menu_line_height * 2), "Dash Bright", current_driver.car_configuration.dash_led_brightness, true);
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3374      	adds	r3, #116	; 0x74
 8002da6:	b298      	uxth	r0, r3
 8002da8:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <drawCarConfigurationScreen+0xa0>)
 8002daa:	799a      	ldrb	r2, [r3, #6]
 8002dac:	2301      	movs	r3, #1
 8002dae:	490d      	ldr	r1, [pc, #52]	; (8002de4 <drawCarConfigurationScreen+0xac>)
 8002db0:	f000 fd0c 	bl	80037cc <drawMenuItemWithValue>
    drawMenuItemWithValue(startingYPos + (menu_line_height * 3), "Scrn Bright", current_driver.car_configuration.screen_brightness, true);
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	33ae      	adds	r3, #174	; 0xae
 8002dba:	b298      	uxth	r0, r3
 8002dbc:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <drawCarConfigurationScreen+0xa0>)
 8002dbe:	79da      	ldrb	r2, [r3, #7]
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	4909      	ldr	r1, [pc, #36]	; (8002de8 <drawCarConfigurationScreen+0xb0>)
 8002dc4:	f000 fd02 	bl	80037cc <drawMenuItemWithValue>
}
 8002dc8:	bf00      	nop
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20000018 	.word	0x20000018
 8002dd4:	08009b28 	.word	0x08009b28
 8002dd8:	200000d0 	.word	0x200000d0
 8002ddc:	08009ba8 	.word	0x08009ba8
 8002de0:	08009bb4 	.word	0x08009bb4
 8002de4:	08009bc0 	.word	0x08009bc0
 8002de8:	08009bcc 	.word	0x08009bcc

08002dec <updateCarConfigurationScreen>:
void updateCarConfigurationScreen() {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
	// Draw settings
	uint8_t startingYPos = 54;
 8002df2:	2336      	movs	r3, #54	; 0x36
 8002df4:	71fb      	strb	r3, [r7, #7]
    updateMenuItemWithValue(startingYPos + (menu_line_height * 0), "Reg Brake", current_driver.car_configuration.regen_braking, false);
 8002df6:	79fb      	ldrb	r3, [r7, #7]
 8002df8:	b298      	uxth	r0, r3
 8002dfa:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <updateCarConfigurationScreen+0x60>)
 8002dfc:	791a      	ldrb	r2, [r3, #4]
 8002dfe:	2300      	movs	r3, #0
 8002e00:	4913      	ldr	r1, [pc, #76]	; (8002e50 <updateCarConfigurationScreen+0x64>)
 8002e02:	f000 fd3d 	bl	8003880 <updateMenuItemWithValue>
    updateMenuItemWithValue(startingYPos + (menu_line_height * 1), "Torq Vect", current_driver.car_configuration.torque_vectoring, false);
 8002e06:	79fb      	ldrb	r3, [r7, #7]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	333a      	adds	r3, #58	; 0x3a
 8002e0c:	b298      	uxth	r0, r3
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	; (8002e4c <updateCarConfigurationScreen+0x60>)
 8002e10:	795a      	ldrb	r2, [r3, #5]
 8002e12:	2300      	movs	r3, #0
 8002e14:	490f      	ldr	r1, [pc, #60]	; (8002e54 <updateCarConfigurationScreen+0x68>)
 8002e16:	f000 fd33 	bl	8003880 <updateMenuItemWithValue>
    updateMenuItemWithValue(startingYPos + (menu_line_height * 2), "Dash Bright", current_driver.car_configuration.dash_led_brightness, false);
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3374      	adds	r3, #116	; 0x74
 8002e20:	b298      	uxth	r0, r3
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <updateCarConfigurationScreen+0x60>)
 8002e24:	799a      	ldrb	r2, [r3, #6]
 8002e26:	2300      	movs	r3, #0
 8002e28:	490b      	ldr	r1, [pc, #44]	; (8002e58 <updateCarConfigurationScreen+0x6c>)
 8002e2a:	f000 fd29 	bl	8003880 <updateMenuItemWithValue>
    updateMenuItemWithValue(startingYPos + (menu_line_height * 3), "Scrn Bright", current_driver.car_configuration.screen_brightness, false);
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	33ae      	adds	r3, #174	; 0xae
 8002e34:	b298      	uxth	r0, r3
 8002e36:	4b05      	ldr	r3, [pc, #20]	; (8002e4c <updateCarConfigurationScreen+0x60>)
 8002e38:	79da      	ldrb	r2, [r3, #7]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	4907      	ldr	r1, [pc, #28]	; (8002e5c <updateCarConfigurationScreen+0x70>)
 8002e3e:	f000 fd1f 	bl	8003880 <updateMenuItemWithValue>
}
 8002e42:	bf00      	nop
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	200000d0 	.word	0x200000d0
 8002e50:	08009bd8 	.word	0x08009bd8
 8002e54:	08009be4 	.word	0x08009be4
 8002e58:	08009bc0 	.word	0x08009bc0
 8002e5c:	08009bcc 	.word	0x08009bcc

08002e60 <drawHeaderBar>:

/* UI Components */
void drawHeaderBar(Drive_Mode drive_mode){
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	71fb      	strb	r3, [r7, #7]
	// Draw background bar
	BSP_LCD_SetBackColor(primary_back_color);
 8002e6a:	201f      	movs	r0, #31
 8002e6c:	f7fe ffcc 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(primary_back_color);
 8002e70:	201f      	movs	r0, #31
 8002e72:	f7fe ffb9 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, screen_width, 27);
 8002e76:	231b      	movs	r3, #27
 8002e78:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	2000      	movs	r0, #0
 8002e80:	f7ff fa98 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw drive mode
	char* drive_mode_label = "SM"; // Defaults to Static Mode
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <drawHeaderBar+0x54>)
 8002e86:	60fb      	str	r3, [r7, #12]
	if (drive_mode == READY_TO_DRIVE) {
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <drawHeaderBar+0x32>
		drive_mode_label = "RTD";
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <drawHeaderBar+0x58>)
 8002e90:	60fb      	str	r3, [r7, #12]
	}

	BSP_LCD_SetTextColor(primary_text_color);
 8002e92:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e96:	f7fe ffa7 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font_RobotoMedium24);
 8002e9a:	4808      	ldr	r0, [pc, #32]	; (8002ebc <drawHeaderBar+0x5c>)
 8002e9c:	f7fe ffc4 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, 0, drive_mode_label, CENTER_MODE);
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	2000      	movs	r0, #0
 8002ea8:	f7ff f816 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 8002eac:	bf00      	nop
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	08009bf0 	.word	0x08009bf0
 8002eb8:	08009bf4 	.word	0x08009bf4
 8002ebc:	20000018 	.word	0x20000018

08002ec0 <drawAccumulatorDeltaBar>:

void drawAccumulatorDeltaBar(uint16_t yPos) {
 8002ec0:	b590      	push	{r4, r7, lr}
 8002ec2:	b089      	sub	sp, #36	; 0x24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	80fb      	strh	r3, [r7, #6]
	uint8_t barHeight = 90;
 8002eca:	235a      	movs	r3, #90	; 0x5a
 8002ecc:	77fb      	strb	r3, [r7, #31]
	uint16_t barWidth = screen_width - (screen_margin * 2);
 8002ece:	f44f 7392 	mov.w	r3, #292	; 0x124
 8002ed2:	83bb      	strh	r3, [r7, #28]
	uint16_t maxDelta = (barWidth / 2) - 5; // -2 is for center line and end border
 8002ed4:	8bbb      	ldrh	r3, [r7, #28]
 8002ed6:	085b      	lsrs	r3, r3, #1
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	3b05      	subs	r3, #5
 8002edc:	837b      	strh	r3, [r7, #26]

	// Draw outline
	BSP_LCD_SetTextColor(primary_back_color);
 8002ede:	201f      	movs	r0, #31
 8002ee0:	f7fe ff82 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawRect(screen_margin, yPos, barWidth, barHeight); // Outer stroke
 8002ee4:	7ffb      	ldrb	r3, [r7, #31]
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	8bba      	ldrh	r2, [r7, #28]
 8002eea:	88f9      	ldrh	r1, [r7, #6]
 8002eec:	200e      	movs	r0, #14
 8002eee:	f7ff f9d1 	bl	8002294 <BSP_LCD_DrawRect>
	BSP_LCD_DrawRect(screen_margin + 1, yPos + 1, barWidth - 2, barHeight - 2); // Inner stroke
 8002ef2:	88fb      	ldrh	r3, [r7, #6]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	b299      	uxth	r1, r3
 8002ef8:	8bbb      	ldrh	r3, [r7, #28]
 8002efa:	3b02      	subs	r3, #2
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	7ffb      	ldrb	r3, [r7, #31]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	3b02      	subs	r3, #2
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	200f      	movs	r0, #15
 8002f08:	f7ff f9c4 	bl	8002294 <BSP_LCD_DrawRect>

	// Draw center line
	BSP_LCD_SetTextColor(primary_back_color);
 8002f0c:	201f      	movs	r0, #31
 8002f0e:	f7fe ff6b 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawLine(screen_margin + (barWidth/2) - 1, yPos, screen_margin + (barWidth/2) - 1, yPos + barHeight - 1);
 8002f12:	8bbb      	ldrh	r3, [r7, #28]
 8002f14:	085b      	lsrs	r3, r3, #1
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	330d      	adds	r3, #13
 8002f1a:	b298      	uxth	r0, r3
 8002f1c:	8bbb      	ldrh	r3, [r7, #28]
 8002f1e:	085b      	lsrs	r3, r3, #1
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	330d      	adds	r3, #13
 8002f24:	b29c      	uxth	r4, r3
 8002f26:	7ffb      	ldrb	r3, [r7, #31]
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	88fb      	ldrh	r3, [r7, #6]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	3b01      	subs	r3, #1
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	88f9      	ldrh	r1, [r7, #6]
 8002f36:	4622      	mov	r2, r4
 8002f38:	f7ff f8ea 	bl	8002110 <BSP_LCD_DrawLine>
	BSP_LCD_DrawLine(screen_margin + (barWidth/2), yPos, screen_margin + (barWidth/2), yPos + barHeight - 1);
 8002f3c:	8bbb      	ldrh	r3, [r7, #28]
 8002f3e:	085b      	lsrs	r3, r3, #1
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	330e      	adds	r3, #14
 8002f44:	b298      	uxth	r0, r3
 8002f46:	8bbb      	ldrh	r3, [r7, #28]
 8002f48:	085b      	lsrs	r3, r3, #1
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	330e      	adds	r3, #14
 8002f4e:	b29c      	uxth	r4, r3
 8002f50:	7ffb      	ldrb	r3, [r7, #31]
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	88fb      	ldrh	r3, [r7, #6]
 8002f56:	4413      	add	r3, r2
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	88f9      	ldrh	r1, [r7, #6]
 8002f60:	4622      	mov	r2, r4
 8002f62:	f7ff f8d5 	bl	8002110 <BSP_LCD_DrawLine>
	BSP_LCD_DrawLine(screen_margin + (barWidth/2) + 1, yPos, screen_margin + (barWidth/2) + 1, yPos + barHeight - 1);
 8002f66:	8bbb      	ldrh	r3, [r7, #28]
 8002f68:	085b      	lsrs	r3, r3, #1
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	330f      	adds	r3, #15
 8002f6e:	b298      	uxth	r0, r3
 8002f70:	8bbb      	ldrh	r3, [r7, #28]
 8002f72:	085b      	lsrs	r3, r3, #1
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	330f      	adds	r3, #15
 8002f78:	b29c      	uxth	r4, r3
 8002f7a:	7ffb      	ldrb	r3, [r7, #31]
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	4413      	add	r3, r2
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	3b01      	subs	r3, #1
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	88f9      	ldrh	r1, [r7, #6]
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	f7ff f8c0 	bl	8002110 <BSP_LCD_DrawLine>

	// Draw inner fill and percentage text
	uint16_t target_fill = abs(maxDelta * accumul_delta);
 8002f90:	8b7b      	ldrh	r3, [r7, #26]
 8002f92:	ee07 3a90 	vmov	s15, r3
 8002f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f9a:	4b43      	ldr	r3, [pc, #268]	; (80030a8 <drawAccumulatorDeltaBar+0x1e8>)
 8002f9c:	edd3 7a00 	vldr	s15, [r3]
 8002fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fa8:	ee17 3a90 	vmov	r3, s15
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	bfb8      	it	lt
 8002fb0:	425b      	neglt	r3, r3
 8002fb2:	833b      	strh	r3, [r7, #24]
	uint16_t centerXPos = (screen_margin + (barWidth / 2));
 8002fb4:	8bbb      	ldrh	r3, [r7, #28]
 8002fb6:	085b      	lsrs	r3, r3, #1
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	330e      	adds	r3, #14
 8002fbc:	82fb      	strh	r3, [r7, #22]

	BSP_LCD_SetFont(&Font_RobotoBlack36);
 8002fbe:	483b      	ldr	r0, [pc, #236]	; (80030ac <drawAccumulatorDeltaBar+0x1ec>)
 8002fc0:	f7fe ff32 	bl	8001e28 <BSP_LCD_SetFont>
	uint8_t displayText[5];
	sprintf(displayText, "%.2f", accumul_delta);
 8002fc4:	4b38      	ldr	r3, [pc, #224]	; (80030a8 <drawAccumulatorDeltaBar+0x1e8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7fd fadd 	bl	8000588 <__aeabi_f2d>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	460c      	mov	r4, r1
 8002fd2:	f107 000c 	add.w	r0, r7, #12
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	4623      	mov	r3, r4
 8002fda:	4935      	ldr	r1, [pc, #212]	; (80030b0 <drawAccumulatorDeltaBar+0x1f0>)
 8002fdc:	f005 fa2a 	bl	8008434 <siprintf>

	if(accumul_delta > 1 || accumul_delta < -1) return;
 8002fe0:	4b31      	ldr	r3, [pc, #196]	; (80030a8 <drawAccumulatorDeltaBar+0x1e8>)
 8002fe2:	edd3 7a00 	vldr	s15, [r3]
 8002fe6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff2:	dc54      	bgt.n	800309e <drawAccumulatorDeltaBar+0x1de>
 8002ff4:	4b2c      	ldr	r3, [pc, #176]	; (80030a8 <drawAccumulatorDeltaBar+0x1e8>)
 8002ff6:	edd3 7a00 	vldr	s15, [r3]
 8002ffa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002ffe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003006:	d44a      	bmi.n	800309e <drawAccumulatorDeltaBar+0x1de>

	if (accumul_delta < 0) {
 8003008:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <drawAccumulatorDeltaBar+0x1e8>)
 800300a:	edd3 7a00 	vldr	s15, [r3]
 800300e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003016:	d515      	bpl.n	8003044 <drawAccumulatorDeltaBar+0x184>
		// Add missing fill
		uint16_t startingXPos = (centerXPos - 2) - target_fill;
 8003018:	8afa      	ldrh	r2, [r7, #22]
 800301a:	8b3b      	ldrh	r3, [r7, #24]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b02      	subs	r3, #2
 8003022:	827b      	strh	r3, [r7, #18]
		BSP_LCD_SetTextColor(warning_color);
 8003024:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8003028:	f7fe fede 	bl	8001de8 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(startingXPos, yPos + 2, target_fill, barHeight - 4);
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	3302      	adds	r3, #2
 8003030:	b299      	uxth	r1, r3
 8003032:	7ffb      	ldrb	r3, [r7, #31]
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b04      	subs	r3, #4
 8003038:	b29b      	uxth	r3, r3
 800303a:	8b3a      	ldrh	r2, [r7, #24]
 800303c:	8a78      	ldrh	r0, [r7, #18]
 800303e:	f7ff f9b9 	bl	80023b4 <BSP_LCD_FillRect>
 8003042:	e011      	b.n	8003068 <drawAccumulatorDeltaBar+0x1a8>
	}
	else {
		// Add missing fill
		uint16_t startingXPos = centerXPos + 2;
 8003044:	8afb      	ldrh	r3, [r7, #22]
 8003046:	3302      	adds	r3, #2
 8003048:	82bb      	strh	r3, [r7, #20]
		BSP_LCD_SetTextColor(nominal_color);
 800304a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800304e:	f7fe fecb 	bl	8001de8 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(startingXPos, yPos + 2, target_fill, barHeight - 4);
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	3302      	adds	r3, #2
 8003056:	b299      	uxth	r1, r3
 8003058:	7ffb      	ldrb	r3, [r7, #31]
 800305a:	b29b      	uxth	r3, r3
 800305c:	3b04      	subs	r3, #4
 800305e:	b29b      	uxth	r3, r3
 8003060:	8b3a      	ldrh	r2, [r7, #24]
 8003062:	8ab8      	ldrh	r0, [r7, #20]
 8003064:	f7ff f9a6 	bl	80023b4 <BSP_LCD_FillRect>
	}

	BSP_LCD_SetTextColor(primary_text_color);
 8003068:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800306c:	f7fe febc 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8003070:	2000      	movs	r0, #0
 8003072:	f7fe fec9 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_DisplayStringAt(0, yPos + (barHeight / 2) -  21, displayText, CENTER_MODE);
 8003076:	7ffb      	ldrb	r3, [r7, #31]
 8003078:	085b      	lsrs	r3, r3, #1
 800307a:	b2db      	uxtb	r3, r3
 800307c:	b29a      	uxth	r2, r3
 800307e:	88fb      	ldrh	r3, [r7, #6]
 8003080:	4413      	add	r3, r2
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b15      	subs	r3, #21
 8003086:	b299      	uxth	r1, r3
 8003088:	f107 020c 	add.w	r2, r7, #12
 800308c:	2301      	movs	r3, #1
 800308e:	2000      	movs	r0, #0
 8003090:	f7fe ff22 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	drawn_accumul_delta = accumul_delta;
 8003094:	4b04      	ldr	r3, [pc, #16]	; (80030a8 <drawAccumulatorDeltaBar+0x1e8>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a06      	ldr	r2, [pc, #24]	; (80030b4 <drawAccumulatorDeltaBar+0x1f4>)
 800309a:	6013      	str	r3, [r2, #0]
 800309c:	e000      	b.n	80030a0 <drawAccumulatorDeltaBar+0x1e0>
	if(accumul_delta > 1 || accumul_delta < -1) return;
 800309e:	bf00      	nop

}
 80030a0:	3724      	adds	r7, #36	; 0x24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd90      	pop	{r4, r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200002f4 	.word	0x200002f4
 80030ac:	20000010 	.word	0x20000010
 80030b0:	08009bf8 	.word	0x08009bf8
 80030b4:	200002ec 	.word	0x200002ec

080030b8 <updateAccumulatorDeltaBar>:

void updateAccumulatorDeltaBar(uint16_t yPos) {
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b08b      	sub	sp, #44	; 0x2c
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	80fb      	strh	r3, [r7, #6]
	uint8_t barHeight = 90;
 80030c2:	235a      	movs	r3, #90	; 0x5a
 80030c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t barWidth = screen_width - (screen_margin * 2);
 80030c8:	f44f 7392 	mov.w	r3, #292	; 0x124
 80030cc:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t maxDelta = (barWidth / 2) - 5; // -2 is for center line and end border
 80030ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80030d0:	085b      	lsrs	r3, r3, #1
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	3b05      	subs	r3, #5
 80030d6:	847b      	strh	r3, [r7, #34]	; 0x22

	// Draw inner fill and percentage text
	uint16_t target_fill = abs(maxDelta * accumul_delta);
 80030d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80030da:	ee07 3a90 	vmov	s15, r3
 80030de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030e2:	4b99      	ldr	r3, [pc, #612]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 80030e4:	edd3 7a00 	vldr	s15, [r3]
 80030e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030f0:	ee17 3a90 	vmov	r3, s15
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bfb8      	it	lt
 80030f8:	425b      	neglt	r3, r3
 80030fa:	843b      	strh	r3, [r7, #32]
	uint16_t current_fill = abs(drawn_accumul_delta * maxDelta);
 80030fc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003106:	4b91      	ldr	r3, [pc, #580]	; (800334c <updateAccumulatorDeltaBar+0x294>)
 8003108:	edd3 7a00 	vldr	s15, [r3]
 800310c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003110:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003114:	ee17 3a90 	vmov	r3, s15
 8003118:	2b00      	cmp	r3, #0
 800311a:	bfb8      	it	lt
 800311c:	425b      	neglt	r3, r3
 800311e:	83fb      	strh	r3, [r7, #30]
	uint16_t centerXPos = (screen_margin + (barWidth / 2));
 8003120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003122:	085b      	lsrs	r3, r3, #1
 8003124:	b29b      	uxth	r3, r3
 8003126:	330e      	adds	r3, #14
 8003128:	83bb      	strh	r3, [r7, #28]

	BSP_LCD_SetFont(&Font_RobotoBlack36);
 800312a:	4889      	ldr	r0, [pc, #548]	; (8003350 <updateAccumulatorDeltaBar+0x298>)
 800312c:	f7fe fe7c 	bl	8001e28 <BSP_LCD_SetFont>
	uint8_t displayText[5];
	sprintf(displayText, "%.2f", accumul_delta);
 8003130:	4b85      	ldr	r3, [pc, #532]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd fa27 	bl	8000588 <__aeabi_f2d>
 800313a:	4603      	mov	r3, r0
 800313c:	460c      	mov	r4, r1
 800313e:	f107 0008 	add.w	r0, r7, #8
 8003142:	461a      	mov	r2, r3
 8003144:	4623      	mov	r3, r4
 8003146:	4983      	ldr	r1, [pc, #524]	; (8003354 <updateAccumulatorDeltaBar+0x29c>)
 8003148:	f005 f974 	bl	8008434 <siprintf>

	//TODO accumul_delta suffers from rounding error
	if(accumul_delta > 1 || accumul_delta < -1) return;
 800314c:	4b7e      	ldr	r3, [pc, #504]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 800314e:	edd3 7a00 	vldr	s15, [r3]
 8003152:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003156:	eef4 7ac7 	vcmpe.f32	s15, s14
 800315a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800315e:	f300 80ef 	bgt.w	8003340 <updateAccumulatorDeltaBar+0x288>
 8003162:	4b79      	ldr	r3, [pc, #484]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800316c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003174:	f100 80e4 	bmi.w	8003340 <updateAccumulatorDeltaBar+0x288>

	// Clear drawn fill if switch from a negative delta to positive, vice versa
	if(accumul_delta < 0 && drawn_accumul_delta > 0){
 8003178:	4b73      	ldr	r3, [pc, #460]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 800317a:	edd3 7a00 	vldr	s15, [r3]
 800317e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003186:	d519      	bpl.n	80031bc <updateAccumulatorDeltaBar+0x104>
 8003188:	4b70      	ldr	r3, [pc, #448]	; (800334c <updateAccumulatorDeltaBar+0x294>)
 800318a:	edd3 7a00 	vldr	s15, [r3]
 800318e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003196:	dd11      	ble.n	80031bc <updateAccumulatorDeltaBar+0x104>
		// Remove excess fill
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8003198:	2000      	movs	r0, #0
 800319a:	f7fe fe25 	bl	8001de8 <BSP_LCD_SetTextColor>
		uint16_t startingXPos = (centerXPos + 2);
 800319e:	8bbb      	ldrh	r3, [r7, #28]
 80031a0:	3302      	adds	r3, #2
 80031a2:	837b      	strh	r3, [r7, #26]
		BSP_LCD_FillRect(startingXPos, yPos + 2, current_fill, barHeight - 4);
 80031a4:	88fb      	ldrh	r3, [r7, #6]
 80031a6:	3302      	adds	r3, #2
 80031a8:	b299      	uxth	r1, r3
 80031aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	3b04      	subs	r3, #4
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	8bfa      	ldrh	r2, [r7, #30]
 80031b6:	8b78      	ldrh	r0, [r7, #26]
 80031b8:	f7ff f8fc 	bl	80023b4 <BSP_LCD_FillRect>
	}
	if(accumul_delta > 0 && drawn_accumul_delta < 0){
 80031bc:	4b62      	ldr	r3, [pc, #392]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 80031be:	edd3 7a00 	vldr	s15, [r3]
 80031c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	dd1c      	ble.n	8003206 <updateAccumulatorDeltaBar+0x14e>
 80031cc:	4b5f      	ldr	r3, [pc, #380]	; (800334c <updateAccumulatorDeltaBar+0x294>)
 80031ce:	edd3 7a00 	vldr	s15, [r3]
 80031d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80031d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031da:	d514      	bpl.n	8003206 <updateAccumulatorDeltaBar+0x14e>
		// Remove excess fill
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80031dc:	2000      	movs	r0, #0
 80031de:	f7fe fe03 	bl	8001de8 <BSP_LCD_SetTextColor>
		uint16_t startingXPos = (centerXPos - 2) - current_fill;
 80031e2:	8bba      	ldrh	r2, [r7, #28]
 80031e4:	8bfb      	ldrh	r3, [r7, #30]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b02      	subs	r3, #2
 80031ec:	833b      	strh	r3, [r7, #24]
		BSP_LCD_FillRect(startingXPos, yPos + 2, current_fill, barHeight - 4);
 80031ee:	88fb      	ldrh	r3, [r7, #6]
 80031f0:	3302      	adds	r3, #2
 80031f2:	b299      	uxth	r1, r3
 80031f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	3b04      	subs	r3, #4
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	8bfa      	ldrh	r2, [r7, #30]
 8003200:	8b38      	ldrh	r0, [r7, #24]
 8003202:	f7ff f8d7 	bl	80023b4 <BSP_LCD_FillRect>
	}

	if (accumul_delta < 0) {
 8003206:	4b50      	ldr	r3, [pc, #320]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 8003208:	edd3 7a00 	vldr	s15, [r3]
 800320c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003214:	d53c      	bpl.n	8003290 <updateAccumulatorDeltaBar+0x1d8>
		if(target_fill > current_fill){
 8003216:	8c3a      	ldrh	r2, [r7, #32]
 8003218:	8bfb      	ldrh	r3, [r7, #30]
 800321a:	429a      	cmp	r2, r3
 800321c:	d91f      	bls.n	800325e <updateAccumulatorDeltaBar+0x1a6>
			// Add missing fill
			BSP_LCD_SetTextColor(warning_color);
 800321e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8003222:	f7fe fde1 	bl	8001de8 <BSP_LCD_SetTextColor>
			uint16_t startingXPos = (centerXPos - 2) - current_fill - (target_fill - current_fill);
 8003226:	8bba      	ldrh	r2, [r7, #28]
 8003228:	8bfb      	ldrh	r3, [r7, #30]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	b29a      	uxth	r2, r3
 800322e:	8bf9      	ldrh	r1, [r7, #30]
 8003230:	8c3b      	ldrh	r3, [r7, #32]
 8003232:	1acb      	subs	r3, r1, r3
 8003234:	b29b      	uxth	r3, r3
 8003236:	4413      	add	r3, r2
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b02      	subs	r3, #2
 800323c:	823b      	strh	r3, [r7, #16]
			BSP_LCD_FillRect(startingXPos, yPos + 2, target_fill - current_fill, barHeight - 4);
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	3302      	adds	r3, #2
 8003242:	b299      	uxth	r1, r3
 8003244:	8c3a      	ldrh	r2, [r7, #32]
 8003246:	8bfb      	ldrh	r3, [r7, #30]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	b29a      	uxth	r2, r3
 800324c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003250:	b29b      	uxth	r3, r3
 8003252:	3b04      	subs	r3, #4
 8003254:	b29b      	uxth	r3, r3
 8003256:	8a38      	ldrh	r0, [r7, #16]
 8003258:	f7ff f8ac 	bl	80023b4 <BSP_LCD_FillRect>
 800325c:	e054      	b.n	8003308 <updateAccumulatorDeltaBar+0x250>
		}
		else{
			// Remove excess fill
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800325e:	2000      	movs	r0, #0
 8003260:	f7fe fdc2 	bl	8001de8 <BSP_LCD_SetTextColor>
			uint16_t startingXPos = ((centerXPos - current_fill) - 2);
 8003264:	8bba      	ldrh	r2, [r7, #28]
 8003266:	8bfb      	ldrh	r3, [r7, #30]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b02      	subs	r3, #2
 800326e:	827b      	strh	r3, [r7, #18]
			BSP_LCD_FillRect(startingXPos, yPos + 2, current_fill - target_fill, barHeight - 4);
 8003270:	88fb      	ldrh	r3, [r7, #6]
 8003272:	3302      	adds	r3, #2
 8003274:	b299      	uxth	r1, r3
 8003276:	8bfa      	ldrh	r2, [r7, #30]
 8003278:	8c3b      	ldrh	r3, [r7, #32]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	b29a      	uxth	r2, r3
 800327e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003282:	b29b      	uxth	r3, r3
 8003284:	3b04      	subs	r3, #4
 8003286:	b29b      	uxth	r3, r3
 8003288:	8a78      	ldrh	r0, [r7, #18]
 800328a:	f7ff f893 	bl	80023b4 <BSP_LCD_FillRect>
 800328e:	e03b      	b.n	8003308 <updateAccumulatorDeltaBar+0x250>
		}
	}
	else {
		if(target_fill > current_fill){
 8003290:	8c3a      	ldrh	r2, [r7, #32]
 8003292:	8bfb      	ldrh	r3, [r7, #30]
 8003294:	429a      	cmp	r2, r3
 8003296:	d919      	bls.n	80032cc <updateAccumulatorDeltaBar+0x214>
			// Add missing fill
			BSP_LCD_SetTextColor(nominal_color);
 8003298:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800329c:	f7fe fda4 	bl	8001de8 <BSP_LCD_SetTextColor>
			uint16_t startingXPos = (centerXPos + current_fill) + 2;
 80032a0:	8bba      	ldrh	r2, [r7, #28]
 80032a2:	8bfb      	ldrh	r3, [r7, #30]
 80032a4:	4413      	add	r3, r2
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3302      	adds	r3, #2
 80032aa:	82bb      	strh	r3, [r7, #20]
			BSP_LCD_FillRect(startingXPos, yPos + 2, target_fill - current_fill, barHeight - 4);
 80032ac:	88fb      	ldrh	r3, [r7, #6]
 80032ae:	3302      	adds	r3, #2
 80032b0:	b299      	uxth	r1, r3
 80032b2:	8c3a      	ldrh	r2, [r7, #32]
 80032b4:	8bfb      	ldrh	r3, [r7, #30]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b04      	subs	r3, #4
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	8ab8      	ldrh	r0, [r7, #20]
 80032c6:	f7ff f875 	bl	80023b4 <BSP_LCD_FillRect>
 80032ca:	e01d      	b.n	8003308 <updateAccumulatorDeltaBar+0x250>
		}
		else{
			// Remove excess fill
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80032cc:	2000      	movs	r0, #0
 80032ce:	f7fe fd8b 	bl	8001de8 <BSP_LCD_SetTextColor>
			uint16_t startingXPos = ((centerXPos + current_fill) - (current_fill - target_fill)) + 2;
 80032d2:	8bba      	ldrh	r2, [r7, #28]
 80032d4:	8bfb      	ldrh	r3, [r7, #30]
 80032d6:	4413      	add	r3, r2
 80032d8:	b29a      	uxth	r2, r3
 80032da:	8c39      	ldrh	r1, [r7, #32]
 80032dc:	8bfb      	ldrh	r3, [r7, #30]
 80032de:	1acb      	subs	r3, r1, r3
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	4413      	add	r3, r2
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3302      	adds	r3, #2
 80032e8:	82fb      	strh	r3, [r7, #22]
			BSP_LCD_FillRect(startingXPos, yPos + 2, current_fill - target_fill, barHeight - 4);
 80032ea:	88fb      	ldrh	r3, [r7, #6]
 80032ec:	3302      	adds	r3, #2
 80032ee:	b299      	uxth	r1, r3
 80032f0:	8bfa      	ldrh	r2, [r7, #30]
 80032f2:	8c3b      	ldrh	r3, [r7, #32]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b04      	subs	r3, #4
 8003300:	b29b      	uxth	r3, r3
 8003302:	8af8      	ldrh	r0, [r7, #22]
 8003304:	f7ff f856 	bl	80023b4 <BSP_LCD_FillRect>
		}
	}

	BSP_LCD_SetTextColor(primary_text_color);
 8003308:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800330c:	f7fe fd6c 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8003310:	2000      	movs	r0, #0
 8003312:	f7fe fd79 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_DisplayStringAt(0, yPos + (barHeight / 2) -  21, displayText, CENTER_MODE);
 8003316:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800331a:	085b      	lsrs	r3, r3, #1
 800331c:	b2db      	uxtb	r3, r3
 800331e:	b29a      	uxth	r2, r3
 8003320:	88fb      	ldrh	r3, [r7, #6]
 8003322:	4413      	add	r3, r2
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b15      	subs	r3, #21
 8003328:	b299      	uxth	r1, r3
 800332a:	f107 0208 	add.w	r2, r7, #8
 800332e:	2301      	movs	r3, #1
 8003330:	2000      	movs	r0, #0
 8003332:	f7fe fdd1 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	drawn_accumul_delta = accumul_delta;
 8003336:	4b04      	ldr	r3, [pc, #16]	; (8003348 <updateAccumulatorDeltaBar+0x290>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a04      	ldr	r2, [pc, #16]	; (800334c <updateAccumulatorDeltaBar+0x294>)
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	e000      	b.n	8003342 <updateAccumulatorDeltaBar+0x28a>
	if(accumul_delta > 1 || accumul_delta < -1) return;
 8003340:	bf00      	nop
}
 8003342:	372c      	adds	r7, #44	; 0x2c
 8003344:	46bd      	mov	sp, r7
 8003346:	bd90      	pop	{r4, r7, pc}
 8003348:	200002f4 	.word	0x200002f4
 800334c:	200002ec 	.word	0x200002ec
 8003350:	20000010 	.word	0x20000010
 8003354:	08009bf8 	.word	0x08009bf8

08003358 <drawAccumulatorTotalBar>:

void drawAccumulatorTotalBar(uint16_t yPos) {
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	80fb      	strh	r3, [r7, #6]
	uint8_t barHeight = 90;
 8003362:	235a      	movs	r3, #90	; 0x5a
 8003364:	75fb      	strb	r3, [r7, #23]
	uint16_t barWidth = (screen_width - (screen_margin * 2));
 8003366:	f44f 7392 	mov.w	r3, #292	; 0x124
 800336a:	82bb      	strh	r3, [r7, #20]
	uint16_t target_fill_width = (barWidth * accumul_charge) - 5;
 800336c:	8abb      	ldrh	r3, [r7, #20]
 800336e:	ee07 3a90 	vmov	s15, r3
 8003372:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003376:	4b3e      	ldr	r3, [pc, #248]	; (8003470 <drawAccumulatorTotalBar+0x118>)
 8003378:	edd3 7a00 	vldr	s15, [r3]
 800337c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003380:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003388:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800338c:	ee17 3a90 	vmov	r3, s15
 8003390:	827b      	strh	r3, [r7, #18]

	// Draw outline
	BSP_LCD_SetTextColor(primary_back_color);
 8003392:	201f      	movs	r0, #31
 8003394:	f7fe fd28 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawRect(screen_margin, yPos, barWidth, barHeight); // Outer stroke
 8003398:	7dfb      	ldrb	r3, [r7, #23]
 800339a:	b29b      	uxth	r3, r3
 800339c:	8aba      	ldrh	r2, [r7, #20]
 800339e:	88f9      	ldrh	r1, [r7, #6]
 80033a0:	200e      	movs	r0, #14
 80033a2:	f7fe ff77 	bl	8002294 <BSP_LCD_DrawRect>
	BSP_LCD_DrawRect(screen_margin + 1, yPos + 1, barWidth - 2, barHeight - 2); // Inner stroke
 80033a6:	88fb      	ldrh	r3, [r7, #6]
 80033a8:	3301      	adds	r3, #1
 80033aa:	b299      	uxth	r1, r3
 80033ac:	8abb      	ldrh	r3, [r7, #20]
 80033ae:	3b02      	subs	r3, #2
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	7dfb      	ldrb	r3, [r7, #23]
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b02      	subs	r3, #2
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	200f      	movs	r0, #15
 80033bc:	f7fe ff6a 	bl	8002294 <BSP_LCD_DrawRect>

	if(accumul_charge < 0 || accumul_charge > 1) return;
 80033c0:	4b2b      	ldr	r3, [pc, #172]	; (8003470 <drawAccumulatorTotalBar+0x118>)
 80033c2:	edd3 7a00 	vldr	s15, [r3]
 80033c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ce:	d44a      	bmi.n	8003466 <drawAccumulatorTotalBar+0x10e>
 80033d0:	4b27      	ldr	r3, [pc, #156]	; (8003470 <drawAccumulatorTotalBar+0x118>)
 80033d2:	edd3 7a00 	vldr	s15, [r3]
 80033d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e2:	dc40      	bgt.n	8003466 <drawAccumulatorTotalBar+0x10e>

	// Draw inner fill
	BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 80033e4:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80033e8:	f7fe fcfe 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(screen_margin + 2, yPos + 2, target_fill_width, barHeight - 4);
 80033ec:	88fb      	ldrh	r3, [r7, #6]
 80033ee:	3302      	adds	r3, #2
 80033f0:	b299      	uxth	r1, r3
 80033f2:	7dfb      	ldrb	r3, [r7, #23]
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	3b04      	subs	r3, #4
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	8a7a      	ldrh	r2, [r7, #18]
 80033fc:	2010      	movs	r0, #16
 80033fe:	f7fe ffd9 	bl	80023b4 <BSP_LCD_FillRect>

	// Draw percentage text
	uint8_t displayText[5];
	sprintf(displayText, "%.0f", 100 * accumul_charge);
 8003402:	4b1b      	ldr	r3, [pc, #108]	; (8003470 <drawAccumulatorTotalBar+0x118>)
 8003404:	edd3 7a00 	vldr	s15, [r3]
 8003408:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003474 <drawAccumulatorTotalBar+0x11c>
 800340c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003410:	ee17 0a90 	vmov	r0, s15
 8003414:	f7fd f8b8 	bl	8000588 <__aeabi_f2d>
 8003418:	4603      	mov	r3, r0
 800341a:	460c      	mov	r4, r1
 800341c:	f107 000c 	add.w	r0, r7, #12
 8003420:	461a      	mov	r2, r3
 8003422:	4623      	mov	r3, r4
 8003424:	4914      	ldr	r1, [pc, #80]	; (8003478 <drawAccumulatorTotalBar+0x120>)
 8003426:	f005 f805 	bl	8008434 <siprintf>

	BSP_LCD_SetTextColor(primary_text_color);
 800342a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800342e:	f7fe fcdb 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font_RobotoBlack36);
 8003432:	4812      	ldr	r0, [pc, #72]	; (800347c <drawAccumulatorTotalBar+0x124>)
 8003434:	f7fe fcf8 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8003438:	2000      	movs	r0, #0
 800343a:	f7fe fce5 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_DisplayStringAt(0, yPos + (barHeight/2) - 21, displayText, CENTER_MODE);
 800343e:	7dfb      	ldrb	r3, [r7, #23]
 8003440:	085b      	lsrs	r3, r3, #1
 8003442:	b2db      	uxtb	r3, r3
 8003444:	b29a      	uxth	r2, r3
 8003446:	88fb      	ldrh	r3, [r7, #6]
 8003448:	4413      	add	r3, r2
 800344a:	b29b      	uxth	r3, r3
 800344c:	3b15      	subs	r3, #21
 800344e:	b299      	uxth	r1, r3
 8003450:	f107 020c 	add.w	r2, r7, #12
 8003454:	2301      	movs	r3, #1
 8003456:	2000      	movs	r0, #0
 8003458:	f7fe fd3e 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	drawn_accumul_charge = accumul_charge;
 800345c:	4b04      	ldr	r3, [pc, #16]	; (8003470 <drawAccumulatorTotalBar+0x118>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a07      	ldr	r2, [pc, #28]	; (8003480 <drawAccumulatorTotalBar+0x128>)
 8003462:	6013      	str	r3, [r2, #0]
 8003464:	e000      	b.n	8003468 <drawAccumulatorTotalBar+0x110>
	if(accumul_charge < 0 || accumul_charge > 1) return;
 8003466:	bf00      	nop
}
 8003468:	371c      	adds	r7, #28
 800346a:	46bd      	mov	sp, r7
 800346c:	bd90      	pop	{r4, r7, pc}
 800346e:	bf00      	nop
 8003470:	200002f0 	.word	0x200002f0
 8003474:	42c80000 	.word	0x42c80000
 8003478:	08009c00 	.word	0x08009c00
 800347c:	20000010 	.word	0x20000010
 8003480:	200002e8 	.word	0x200002e8

08003484 <updateAccumulatorTotalBar>:
void updateAccumulatorTotalBar(uint16_t yPos) {
 8003484:	b590      	push	{r4, r7, lr}
 8003486:	b089      	sub	sp, #36	; 0x24
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	80fb      	strh	r3, [r7, #6]
	if(accumul_charge != drawn_accumul_charge){
 800348e:	4b5c      	ldr	r3, [pc, #368]	; (8003600 <updateAccumulatorTotalBar+0x17c>)
 8003490:	ed93 7a00 	vldr	s14, [r3]
 8003494:	4b5b      	ldr	r3, [pc, #364]	; (8003604 <updateAccumulatorTotalBar+0x180>)
 8003496:	edd3 7a00 	vldr	s15, [r3]
 800349a:	eeb4 7a67 	vcmp.f32	s14, s15
 800349e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a2:	f000 80aa 	beq.w	80035fa <updateAccumulatorTotalBar+0x176>
		if(accumul_charge < 0 || accumul_charge > 1) return;
 80034a6:	4b56      	ldr	r3, [pc, #344]	; (8003600 <updateAccumulatorTotalBar+0x17c>)
 80034a8:	edd3 7a00 	vldr	s15, [r3]
 80034ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b4:	f100 80a0 	bmi.w	80035f8 <updateAccumulatorTotalBar+0x174>
 80034b8:	4b51      	ldr	r3, [pc, #324]	; (8003600 <updateAccumulatorTotalBar+0x17c>)
 80034ba:	edd3 7a00 	vldr	s15, [r3]
 80034be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ca:	f300 8095 	bgt.w	80035f8 <updateAccumulatorTotalBar+0x174>
		uint8_t barHeight = 90;
 80034ce:	235a      	movs	r3, #90	; 0x5a
 80034d0:	77fb      	strb	r3, [r7, #31]
		uint16_t barWidth = (screen_width - (screen_margin * 2));
 80034d2:	f44f 7392 	mov.w	r3, #292	; 0x124
 80034d6:	83bb      	strh	r3, [r7, #28]
		uint16_t current_fill_width = (barWidth * drawn_accumul_charge) - 5;
 80034d8:	8bbb      	ldrh	r3, [r7, #28]
 80034da:	ee07 3a90 	vmov	s15, r3
 80034de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034e2:	4b48      	ldr	r3, [pc, #288]	; (8003604 <updateAccumulatorTotalBar+0x180>)
 80034e4:	edd3 7a00 	vldr	s15, [r3]
 80034e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ec:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80034f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80034f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f8:	ee17 3a90 	vmov	r3, s15
 80034fc:	837b      	strh	r3, [r7, #26]
		uint16_t target_fill_width = (barWidth * accumul_charge) - 5;
 80034fe:	8bbb      	ldrh	r3, [r7, #28]
 8003500:	ee07 3a90 	vmov	s15, r3
 8003504:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003508:	4b3d      	ldr	r3, [pc, #244]	; (8003600 <updateAccumulatorTotalBar+0x17c>)
 800350a:	edd3 7a00 	vldr	s15, [r3]
 800350e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003512:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800351a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800351e:	ee17 3a90 	vmov	r3, s15
 8003522:	833b      	strh	r3, [r7, #24]

		if(target_fill_width > current_fill_width){
 8003524:	8b3a      	ldrh	r2, [r7, #24]
 8003526:	8b7b      	ldrh	r3, [r7, #26]
 8003528:	429a      	cmp	r2, r3
 800352a:	d915      	bls.n	8003558 <updateAccumulatorTotalBar+0xd4>
			// Draw missing fill
			BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 800352c:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8003530:	f7fe fc5a 	bl	8001de8 <BSP_LCD_SetTextColor>
			uint16_t startXPos = (screen_margin + 2) + current_fill_width;
 8003534:	8b7b      	ldrh	r3, [r7, #26]
 8003536:	3310      	adds	r3, #16
 8003538:	82bb      	strh	r3, [r7, #20]
			BSP_LCD_FillRect(startXPos, yPos + 2, (target_fill_width - current_fill_width), barHeight - 4);
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	3302      	adds	r3, #2
 800353e:	b299      	uxth	r1, r3
 8003540:	8b3a      	ldrh	r2, [r7, #24]
 8003542:	8b7b      	ldrh	r3, [r7, #26]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	b29a      	uxth	r2, r3
 8003548:	7ffb      	ldrb	r3, [r7, #31]
 800354a:	b29b      	uxth	r3, r3
 800354c:	3b04      	subs	r3, #4
 800354e:	b29b      	uxth	r3, r3
 8003550:	8ab8      	ldrh	r0, [r7, #20]
 8003552:	f7fe ff2f 	bl	80023b4 <BSP_LCD_FillRect>
 8003556:	e01d      	b.n	8003594 <updateAccumulatorTotalBar+0x110>
		}
		else if(target_fill_width < current_fill_width){
 8003558:	8b3a      	ldrh	r2, [r7, #24]
 800355a:	8b7b      	ldrh	r3, [r7, #26]
 800355c:	429a      	cmp	r2, r3
 800355e:	d219      	bcs.n	8003594 <updateAccumulatorTotalBar+0x110>
			// Remove fill difference
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8003560:	2000      	movs	r0, #0
 8003562:	f7fe fc41 	bl	8001de8 <BSP_LCD_SetTextColor>
			uint16_t startXPos = ((screen_margin + 2) + current_fill_width) - (current_fill_width - target_fill_width);
 8003566:	8b3a      	ldrh	r2, [r7, #24]
 8003568:	8b7b      	ldrh	r3, [r7, #26]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	b29a      	uxth	r2, r3
 800356e:	8b7b      	ldrh	r3, [r7, #26]
 8003570:	4413      	add	r3, r2
 8003572:	b29b      	uxth	r3, r3
 8003574:	3310      	adds	r3, #16
 8003576:	82fb      	strh	r3, [r7, #22]
			BSP_LCD_FillRect(startXPos, yPos + 2, current_fill_width - target_fill_width, barHeight - 4);
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	3302      	adds	r3, #2
 800357c:	b299      	uxth	r1, r3
 800357e:	8b7a      	ldrh	r2, [r7, #26]
 8003580:	8b3b      	ldrh	r3, [r7, #24]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	b29a      	uxth	r2, r3
 8003586:	7ffb      	ldrb	r3, [r7, #31]
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b04      	subs	r3, #4
 800358c:	b29b      	uxth	r3, r3
 800358e:	8af8      	ldrh	r0, [r7, #22]
 8003590:	f7fe ff10 	bl	80023b4 <BSP_LCD_FillRect>
		}

		// Draw percentage text
		uint8_t displayText[5];
		sprintf(displayText, "%.0f", 100 * accumul_charge);
 8003594:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <updateAccumulatorTotalBar+0x17c>)
 8003596:	edd3 7a00 	vldr	s15, [r3]
 800359a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8003608 <updateAccumulatorTotalBar+0x184>
 800359e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035a2:	ee17 0a90 	vmov	r0, s15
 80035a6:	f7fc ffef 	bl	8000588 <__aeabi_f2d>
 80035aa:	4603      	mov	r3, r0
 80035ac:	460c      	mov	r4, r1
 80035ae:	f107 000c 	add.w	r0, r7, #12
 80035b2:	461a      	mov	r2, r3
 80035b4:	4623      	mov	r3, r4
 80035b6:	4915      	ldr	r1, [pc, #84]	; (800360c <updateAccumulatorTotalBar+0x188>)
 80035b8:	f004 ff3c 	bl	8008434 <siprintf>
		BSP_LCD_SetTextColor(primary_text_color);
 80035bc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80035c0:	f7fe fc12 	bl	8001de8 <BSP_LCD_SetTextColor>
		BSP_LCD_SetFont(&Font_RobotoBlack36);
 80035c4:	4812      	ldr	r0, [pc, #72]	; (8003610 <updateAccumulatorTotalBar+0x18c>)
 80035c6:	f7fe fc2f 	bl	8001e28 <BSP_LCD_SetFont>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80035ca:	2000      	movs	r0, #0
 80035cc:	f7fe fc1c 	bl	8001e08 <BSP_LCD_SetBackColor>
		BSP_LCD_DisplayStringAt(0, yPos + (barHeight / 2) - 21, displayText, CENTER_MODE);
 80035d0:	7ffb      	ldrb	r3, [r7, #31]
 80035d2:	085b      	lsrs	r3, r3, #1
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	88fb      	ldrh	r3, [r7, #6]
 80035da:	4413      	add	r3, r2
 80035dc:	b29b      	uxth	r3, r3
 80035de:	3b15      	subs	r3, #21
 80035e0:	b299      	uxth	r1, r3
 80035e2:	f107 020c 	add.w	r2, r7, #12
 80035e6:	2301      	movs	r3, #1
 80035e8:	2000      	movs	r0, #0
 80035ea:	f7fe fc75 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

		drawn_accumul_charge = accumul_charge;
 80035ee:	4b04      	ldr	r3, [pc, #16]	; (8003600 <updateAccumulatorTotalBar+0x17c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a04      	ldr	r2, [pc, #16]	; (8003604 <updateAccumulatorTotalBar+0x180>)
 80035f4:	6013      	str	r3, [r2, #0]
 80035f6:	e000      	b.n	80035fa <updateAccumulatorTotalBar+0x176>
		if(accumul_charge < 0 || accumul_charge > 1) return;
 80035f8:	bf00      	nop
	}
}
 80035fa:	3724      	adds	r7, #36	; 0x24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd90      	pop	{r4, r7, pc}
 8003600:	200002f0 	.word	0x200002f0
 8003604:	200002e8 	.word	0x200002e8
 8003608:	42c80000 	.word	0x42c80000
 800360c:	08009c00 	.word	0x08009c00
 8003610:	20000010 	.word	0x20000010

08003614 <drawReading>:

void drawReading(uint16_t y, uint8_t* label, uint8_t* value, bool draw_borders) {
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	607a      	str	r2, [r7, #4]
 800361e:	461a      	mov	r2, r3
 8003620:	4603      	mov	r3, r0
 8003622:	81fb      	strh	r3, [r7, #14]
 8003624:	4613      	mov	r3, r2
 8003626:	737b      	strb	r3, [r7, #13]
	// Draw outline
	BSP_LCD_SetTextColor(primary_back_color);
 8003628:	201f      	movs	r0, #31
 800362a:	f7fe fbdd 	bl	8001de8 <BSP_LCD_SetTextColor>
	if (draw_borders) {
 800362e:	7b7b      	ldrb	r3, [r7, #13]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00f      	beq.n	8003654 <drawReading+0x40>
		// Top line
		BSP_LCD_DrawHLine(0, y, screen_width);
 8003634:	89fb      	ldrh	r3, [r7, #14]
 8003636:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800363a:	4619      	mov	r1, r3
 800363c:	2000      	movs	r0, #0
 800363e:	f7fe fcf3 	bl	8002028 <BSP_LCD_DrawHLine>
		// Bottom line
		BSP_LCD_DrawHLine(0, y + reading_line_height, screen_width);
 8003642:	89fb      	ldrh	r3, [r7, #14]
 8003644:	332f      	adds	r3, #47	; 0x2f
 8003646:	b29b      	uxth	r3, r3
 8003648:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800364c:	4619      	mov	r1, r3
 800364e:	2000      	movs	r0, #0
 8003650:	f7fe fcea 	bl	8002028 <BSP_LCD_DrawHLine>
	}
	// Value vertical divider
	BSP_LCD_DrawLine(244, y, 244, y + reading_line_height);
 8003654:	89fb      	ldrh	r3, [r7, #14]
 8003656:	332f      	adds	r3, #47	; 0x2f
 8003658:	b29b      	uxth	r3, r3
 800365a:	89f9      	ldrh	r1, [r7, #14]
 800365c:	22f4      	movs	r2, #244	; 0xf4
 800365e:	20f4      	movs	r0, #244	; 0xf4
 8003660:	f7fe fd56 	bl	8002110 <BSP_LCD_DrawLine>

	// Draw label text
	BSP_LCD_SetTextColor(primary_text_color);
 8003664:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003668:	f7fe fbbe 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font_RobotoMedium26);
 800366c:	4810      	ldr	r0, [pc, #64]	; (80036b0 <drawReading+0x9c>)
 800366e:	f7fe fbdb 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8003672:	2000      	movs	r0, #0
 8003674:	f7fe fbc8 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_DisplayStringAt(15, y + ((reading_line_height / 2) - 13), label, LEFT_MODE);
 8003678:	89fb      	ldrh	r3, [r7, #14]
 800367a:	330a      	adds	r3, #10
 800367c:	b299      	uxth	r1, r3
 800367e:	2303      	movs	r3, #3
 8003680:	68ba      	ldr	r2, [r7, #8]
 8003682:	200f      	movs	r0, #15
 8003684:	f7fe fc28 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

	// Draw value text
	BSP_LCD_SetFont(&Font_RobotoMedium28);
 8003688:	480a      	ldr	r0, [pc, #40]	; (80036b4 <drawReading+0xa0>)
 800368a:	f7fe fbcd 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800368e:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8003692:	f7fe fba9 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_DisplayStringAt(screen_width / 2 - 28, y + ((reading_line_height / 2) - 16), value, CENTER_MODE);
 8003696:	89fb      	ldrh	r3, [r7, #14]
 8003698:	3307      	adds	r3, #7
 800369a:	b299      	uxth	r1, r3
 800369c:	2301      	movs	r3, #1
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	2084      	movs	r0, #132	; 0x84
 80036a2:	f7fe fc19 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 80036a6:	bf00      	nop
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	20000020 	.word	0x20000020
 80036b4:	20000028 	.word	0x20000028

080036b8 <updateReading>:
void updateReading(uint16_t y, uint8_t* value, uint32_t text_color) {
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	81fb      	strh	r3, [r7, #14]
    // Update value text
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f7fe fb9e 	bl	8001e08 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(text_color);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7fe fb89 	bl	8001de8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font_RobotoMedium28);
 80036d6:	4807      	ldr	r0, [pc, #28]	; (80036f4 <updateReading+0x3c>)
 80036d8:	f7fe fba6 	bl	8001e28 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(screen_width / 2 - 28, y + ((reading_line_height / 2) - 16), value, CENTER_MODE);
 80036dc:	89fb      	ldrh	r3, [r7, #14]
 80036de:	3307      	adds	r3, #7
 80036e0:	b299      	uxth	r1, r3
 80036e2:	2301      	movs	r3, #1
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	2084      	movs	r0, #132	; 0x84
 80036e8:	f7fe fbf6 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 80036ec:	bf00      	nop
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	20000028 	.word	0x20000028

080036f8 <drawMenuItem>:

void drawMenuItem(uint16_t y, uint8_t* label, bool selected, bool draw_borders) {
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6039      	str	r1, [r7, #0]
 8003700:	4611      	mov	r1, r2
 8003702:	461a      	mov	r2, r3
 8003704:	4603      	mov	r3, r0
 8003706:	80fb      	strh	r3, [r7, #6]
 8003708:	460b      	mov	r3, r1
 800370a:	717b      	strb	r3, [r7, #5]
 800370c:	4613      	mov	r3, r2
 800370e:	713b      	strb	r3, [r7, #4]
	// Draw outline
	BSP_LCD_SetTextColor(primary_back_color);
 8003710:	201f      	movs	r0, #31
 8003712:	f7fe fb69 	bl	8001de8 <BSP_LCD_SetTextColor>
	if (draw_borders) {
 8003716:	793b      	ldrb	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00f      	beq.n	800373c <drawMenuItem+0x44>
		// Top line
		BSP_LCD_DrawHLine(0, y, screen_width);
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003722:	4619      	mov	r1, r3
 8003724:	2000      	movs	r0, #0
 8003726:	f7fe fc7f 	bl	8002028 <BSP_LCD_DrawHLine>
		// Bottom line
		BSP_LCD_DrawHLine(0, y + menu_line_height, screen_width);
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	333a      	adds	r3, #58	; 0x3a
 800372e:	b29b      	uxth	r3, r3
 8003730:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003734:	4619      	mov	r1, r3
 8003736:	2000      	movs	r0, #0
 8003738:	f7fe fc76 	bl	8002028 <BSP_LCD_DrawHLine>
	}

	// Draw label text
	BSP_LCD_SetTextColor(primary_text_color);
 800373c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003740:	f7fe fb52 	bl	8001de8 <BSP_LCD_SetTextColor>
	if(selected) BSP_LCD_SetTextColor(selection_color);
 8003744:	797b      	ldrb	r3, [r7, #5]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d003      	beq.n	8003752 <drawMenuItem+0x5a>
 800374a:	f64f 2020 	movw	r0, #64032	; 0xfa20
 800374e:	f7fe fb4b 	bl	8001de8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8003752:	2000      	movs	r0, #0
 8003754:	f7fe fb58 	bl	8001e08 <BSP_LCD_SetBackColor>
	BSP_LCD_SetFont(&Font_RobotoMedium26);
 8003758:	4807      	ldr	r0, [pc, #28]	; (8003778 <drawMenuItem+0x80>)
 800375a:	f7fe fb65 	bl	8001e28 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, y + ((menu_line_height / 2) - 13), label, CENTER_MODE);
 800375e:	88fb      	ldrh	r3, [r7, #6]
 8003760:	3310      	adds	r3, #16
 8003762:	b299      	uxth	r1, r3
 8003764:	2301      	movs	r3, #1
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	2000      	movs	r0, #0
 800376a:	f7fe fbb5 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 800376e:	bf00      	nop
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	20000020 	.word	0x20000020

0800377c <updateMenuItem>:
void updateMenuItem(uint16_t y, uint8_t* label, bool selected) {
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	6039      	str	r1, [r7, #0]
 8003786:	80fb      	strh	r3, [r7, #6]
 8003788:	4613      	mov	r3, r2
 800378a:	717b      	strb	r3, [r7, #5]
    // Draw label text
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800378c:	2000      	movs	r0, #0
 800378e:	f7fe fb3b 	bl	8001e08 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(primary_text_color);
 8003792:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003796:	f7fe fb27 	bl	8001de8 <BSP_LCD_SetTextColor>
    if(selected) BSP_LCD_SetTextColor(selection_color);
 800379a:	797b      	ldrb	r3, [r7, #5]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <updateMenuItem+0x2c>
 80037a0:	f64f 2020 	movw	r0, #64032	; 0xfa20
 80037a4:	f7fe fb20 	bl	8001de8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font_RobotoMedium26);
 80037a8:	4807      	ldr	r0, [pc, #28]	; (80037c8 <updateMenuItem+0x4c>)
 80037aa:	f7fe fb3d 	bl	8001e28 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, y + ((menu_line_height / 2) - 13), label, CENTER_MODE);
 80037ae:	88fb      	ldrh	r3, [r7, #6]
 80037b0:	3310      	adds	r3, #16
 80037b2:	b299      	uxth	r1, r3
 80037b4:	2301      	movs	r3, #1
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	2000      	movs	r0, #0
 80037ba:	f7fe fb8d 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	20000020 	.word	0x20000020

080037cc <drawMenuItemWithValue>:

void drawMenuItemWithValue(uint16_t y, uint8_t* label, uint8_t value, bool draw_borders) {
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6039      	str	r1, [r7, #0]
 80037d4:	4611      	mov	r1, r2
 80037d6:	461a      	mov	r2, r3
 80037d8:	4603      	mov	r3, r0
 80037da:	80fb      	strh	r3, [r7, #6]
 80037dc:	460b      	mov	r3, r1
 80037de:	717b      	strb	r3, [r7, #5]
 80037e0:	4613      	mov	r3, r2
 80037e2:	713b      	strb	r3, [r7, #4]
    // Draw outline
    BSP_LCD_SetTextColor(primary_back_color);
 80037e4:	201f      	movs	r0, #31
 80037e6:	f7fe faff 	bl	8001de8 <BSP_LCD_SetTextColor>
    if (draw_borders) {
 80037ea:	793b      	ldrb	r3, [r7, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00f      	beq.n	8003810 <drawMenuItemWithValue+0x44>
        // Top line
        BSP_LCD_DrawHLine(0, y, screen_width);
 80037f0:	88fb      	ldrh	r3, [r7, #6]
 80037f2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80037f6:	4619      	mov	r1, r3
 80037f8:	2000      	movs	r0, #0
 80037fa:	f7fe fc15 	bl	8002028 <BSP_LCD_DrawHLine>
        // Bottom line
        BSP_LCD_DrawHLine(0, y + menu_line_height, screen_width);
 80037fe:	88fb      	ldrh	r3, [r7, #6]
 8003800:	333a      	adds	r3, #58	; 0x3a
 8003802:	b29b      	uxth	r3, r3
 8003804:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003808:	4619      	mov	r1, r3
 800380a:	2000      	movs	r0, #0
 800380c:	f7fe fc0c 	bl	8002028 <BSP_LCD_DrawHLine>
    }
    // Value vertical divider
    BSP_LCD_DrawLine(244, y, 244, y + menu_line_height);
 8003810:	88fb      	ldrh	r3, [r7, #6]
 8003812:	333a      	adds	r3, #58	; 0x3a
 8003814:	b29b      	uxth	r3, r3
 8003816:	88f9      	ldrh	r1, [r7, #6]
 8003818:	22f4      	movs	r2, #244	; 0xf4
 800381a:	20f4      	movs	r0, #244	; 0xf4
 800381c:	f7fe fc78 	bl	8002110 <BSP_LCD_DrawLine>

    // Draw label text
    BSP_LCD_SetTextColor(primary_text_color);
 8003820:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003824:	f7fe fae0 	bl	8001de8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font_RobotoMedium26);
 8003828:	4812      	ldr	r0, [pc, #72]	; (8003874 <drawMenuItemWithValue+0xa8>)
 800382a:	f7fe fafd 	bl	8001e28 <BSP_LCD_SetFont>
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800382e:	2000      	movs	r0, #0
 8003830:	f7fe faea 	bl	8001e08 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(15, y + ((menu_line_height / 2) - 13), label, LEFT_MODE);
 8003834:	88fb      	ldrh	r3, [r7, #6]
 8003836:	3310      	adds	r3, #16
 8003838:	b299      	uxth	r1, r3
 800383a:	2303      	movs	r3, #3
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	200f      	movs	r0, #15
 8003840:	f7fe fb4a 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

    // Draw value text
	uint8_t displayValue[5];
	sprintf(displayValue, "%d", value);
 8003844:	797a      	ldrb	r2, [r7, #5]
 8003846:	f107 0308 	add.w	r3, r7, #8
 800384a:	490b      	ldr	r1, [pc, #44]	; (8003878 <drawMenuItemWithValue+0xac>)
 800384c:	4618      	mov	r0, r3
 800384e:	f004 fdf1 	bl	8008434 <siprintf>
    BSP_LCD_SetFont(&Font_RobotoBlack26);
 8003852:	480a      	ldr	r0, [pc, #40]	; (800387c <drawMenuItemWithValue+0xb0>)
 8003854:	f7fe fae8 	bl	8001e28 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(screen_width / 2 - 28, y + ((menu_line_height / 2) - 13), displayValue, CENTER_MODE);
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	3310      	adds	r3, #16
 800385c:	b299      	uxth	r1, r3
 800385e:	f107 0208 	add.w	r2, r7, #8
 8003862:	2301      	movs	r3, #1
 8003864:	2084      	movs	r0, #132	; 0x84
 8003866:	f7fe fb37 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 800386a:	bf00      	nop
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	20000020 	.word	0x20000020
 8003878:	08009c08 	.word	0x08009c08
 800387c:	20000008 	.word	0x20000008

08003880 <updateMenuItemWithValue>:
void updateMenuItemWithValue(uint16_t y, uint8_t* label, uint8_t value, bool selected) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6039      	str	r1, [r7, #0]
 8003888:	4611      	mov	r1, r2
 800388a:	461a      	mov	r2, r3
 800388c:	4603      	mov	r3, r0
 800388e:	80fb      	strh	r3, [r7, #6]
 8003890:	460b      	mov	r3, r1
 8003892:	717b      	strb	r3, [r7, #5]
 8003894:	4613      	mov	r3, r2
 8003896:	713b      	strb	r3, [r7, #4]
    // Highlights both label and value of menu item if selected
    if(selected) BSP_LCD_SetTextColor(selection_color);
 8003898:	793b      	ldrb	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d004      	beq.n	80038a8 <updateMenuItemWithValue+0x28>
 800389e:	f64f 2020 	movw	r0, #64032	; 0xfa20
 80038a2:	f7fe faa1 	bl	8001de8 <BSP_LCD_SetTextColor>
 80038a6:	e003      	b.n	80038b0 <updateMenuItemWithValue+0x30>
    else BSP_LCD_SetTextColor(primary_text_color);
 80038a8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80038ac:	f7fe fa9c 	bl	8001de8 <BSP_LCD_SetTextColor>

    // Draw label text
    BSP_LCD_SetFont(&Font_RobotoMedium26);
 80038b0:	4810      	ldr	r0, [pc, #64]	; (80038f4 <updateMenuItemWithValue+0x74>)
 80038b2:	f7fe fab9 	bl	8001e28 <BSP_LCD_SetFont>
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80038b6:	2000      	movs	r0, #0
 80038b8:	f7fe faa6 	bl	8001e08 <BSP_LCD_SetBackColor>
    BSP_LCD_DisplayStringAt(15, y + ((menu_line_height / 2) - 12), label, LEFT_MODE);
 80038bc:	88fb      	ldrh	r3, [r7, #6]
 80038be:	3311      	adds	r3, #17
 80038c0:	b299      	uxth	r1, r3
 80038c2:	2303      	movs	r3, #3
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	200f      	movs	r0, #15
 80038c8:	f7fe fb06 	bl	8001ed8 <BSP_LCD_DisplayStringAt>

    // Draw value text
    uint8_t display_value[5];
    sprintf(display_value, "%d", value);
 80038cc:	797a      	ldrb	r2, [r7, #5]
 80038ce:	f107 0308 	add.w	r3, r7, #8
 80038d2:	4909      	ldr	r1, [pc, #36]	; (80038f8 <updateMenuItemWithValue+0x78>)
 80038d4:	4618      	mov	r0, r3
 80038d6:	f004 fdad 	bl	8008434 <siprintf>
    BSP_LCD_DisplayStringAt(screen_width / 2 - 28, y + ((menu_line_height / 2) - 13), display_value, CENTER_MODE);
 80038da:	88fb      	ldrh	r3, [r7, #6]
 80038dc:	3310      	adds	r3, #16
 80038de:	b299      	uxth	r1, r3
 80038e0:	f107 0208 	add.w	r2, r7, #8
 80038e4:	2301      	movs	r3, #1
 80038e6:	2084      	movs	r0, #132	; 0x84
 80038e8:	f7fe faf6 	bl	8001ed8 <BSP_LCD_DisplayStringAt>
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000020 	.word	0x20000020
 80038f8:	08009c08 	.word	0x08009c08

080038fc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003900:	f000 fd9c 	bl	800443c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003904:	f000 f8d0 	bl	8003aa8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003908:	f000 fa48 	bl	8003d9c <MX_GPIO_Init>
	MX_RTC_Init();
 800390c:	f000 f964 	bl	8003bd8 <MX_RTC_Init>
	MX_SPI1_Init();
 8003910:	f000 f9ae 	bl	8003c70 <MX_SPI1_Init>
	MX_SPI2_Init();
 8003914:	f000 f9e2 	bl	8003cdc <MX_SPI2_Init>
	MX_SDIO_SD_Init();
 8003918:	f000 f984 	bl	8003c24 <MX_SDIO_SD_Init>
	MX_USART2_UART_Init();
 800391c:	f000 fa14 	bl	8003d48 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	// Setup LCD
	BSP_LCD_Init();
 8003920:	f7fe fa12 	bl	8001d48 <BSP_LCD_Init>
	// Show startup screen
	//drawStartupScreen();
	//HAL_Delay(1000);

	// Show first screen
	drawScreen(current_screen);
 8003924:	4b56      	ldr	r3, [pc, #344]	; (8003a80 <main+0x184>)
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fe fefd 	bl	8002728 <drawScreen>
	current_driver = drivers[2];
 800392e:	4a55      	ldr	r2, [pc, #340]	; (8003a84 <main+0x188>)
 8003930:	4b55      	ldr	r3, [pc, #340]	; (8003a88 <main+0x18c>)
 8003932:	3310      	adds	r3, #16
 8003934:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003938:	e882 0003 	stmia.w	r2, {r0, r1}
		//HAL_ADC_Start(&hadc1);
		//HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
		//raw = HAL_ADC_GetValue(&hadc1);

		// Check if activate button was pressed
		if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)) {
 800393c:	2108      	movs	r1, #8
 800393e:	4853      	ldr	r0, [pc, #332]	; (8003a8c <main+0x190>)
 8003940:	f001 f854 	bl	80049ec <HAL_GPIO_ReadPin>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d102      	bne.n	8003950 <main+0x54>
			activate_btn_pressed = true;
 800394a:	4b51      	ldr	r3, [pc, #324]	; (8003a90 <main+0x194>)
 800394c:	2201      	movs	r2, #1
 800394e:	701a      	strb	r2, [r3, #0]
		}

		// Check if back button was pressed
		if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)) {
 8003950:	2104      	movs	r1, #4
 8003952:	484e      	ldr	r0, [pc, #312]	; (8003a8c <main+0x190>)
 8003954:	f001 f84a 	bl	80049ec <HAL_GPIO_ReadPin>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d102      	bne.n	8003964 <main+0x68>
			back_btn_pressed = true;
 800395e:	4b4d      	ldr	r3, [pc, #308]	; (8003a94 <main+0x198>)
 8003960:	2201      	movs	r2, #1
 8003962:	701a      	strb	r2, [r3, #0]
		}

		accumul_delta -= 0.05f;
 8003964:	4b4c      	ldr	r3, [pc, #304]	; (8003a98 <main+0x19c>)
 8003966:	edd3 7a00 	vldr	s15, [r3]
 800396a:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003a9c <main+0x1a0>
 800396e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003972:	4b49      	ldr	r3, [pc, #292]	; (8003a98 <main+0x19c>)
 8003974:	edc3 7a00 	vstr	s15, [r3]

		// Update screen
		if (current_screen == RTD_SCREEN) {
 8003978:	4b41      	ldr	r3, [pc, #260]	; (8003a80 <main+0x184>)
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d102      	bne.n	8003986 <main+0x8a>
			updateRTDScreen();
 8003980:	f7fe ffac 	bl	80028dc <updateRTDScreen>
 8003984:	e078      	b.n	8003a78 <main+0x17c>
		} else if (current_screen == SM_SCREEN) {
 8003986:	4b3e      	ldr	r3, [pc, #248]	; (8003a80 <main+0x184>)
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d11e      	bne.n	80039cc <main+0xd0>
			updateSMScreen();
 800398e:	f7ff f84d 	bl	8002a2c <updateSMScreen>

			if (activate_btn_pressed) {
 8003992:	4b3f      	ldr	r3, [pc, #252]	; (8003a90 <main+0x194>)
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	d06d      	beq.n	8003a78 <main+0x17c>
				switch (selected_menu_option) {
 800399c:	4b40      	ldr	r3, [pc, #256]	; (8003aa0 <main+0x1a4>)
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d007      	beq.n	80039b4 <main+0xb8>
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d009      	beq.n	80039bc <main+0xc0>
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10b      	bne.n	80039c4 <main+0xc8>
				case 0:
					drawScreen(DRIVER_SELECTION_SCREEN);
 80039ac:	2002      	movs	r0, #2
 80039ae:	f7fe febb 	bl	8002728 <drawScreen>
					break;
 80039b2:	e007      	b.n	80039c4 <main+0xc8>
				case 1:
					drawScreen(EVENT_SELECTION_SCREEN);
 80039b4:	2003      	movs	r0, #3
 80039b6:	f7fe feb7 	bl	8002728 <drawScreen>
					break;
 80039ba:	e003      	b.n	80039c4 <main+0xc8>
				case 2:
					drawScreen(CAR_CONFIGURATION_SCREEN);
 80039bc:	2004      	movs	r0, #4
 80039be:	f7fe feb3 	bl	8002728 <drawScreen>
					break;
 80039c2:	bf00      	nop
				}
				activate_btn_pressed = false;
 80039c4:	4b32      	ldr	r3, [pc, #200]	; (8003a90 <main+0x194>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	701a      	strb	r2, [r3, #0]
 80039ca:	e055      	b.n	8003a78 <main+0x17c>
			}
		} else if (current_screen == DRIVER_SELECTION_SCREEN) {
 80039cc:	4b2c      	ldr	r3, [pc, #176]	; (8003a80 <main+0x184>)
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d11b      	bne.n	8003a0c <main+0x110>
			updateDriverSelectionScreen();
 80039d4:	f7ff f8e8 	bl	8002ba8 <updateDriverSelectionScreen>

			if (activate_btn_pressed) {
 80039d8:	4b2d      	ldr	r3, [pc, #180]	; (8003a90 <main+0x194>)
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d008      	beq.n	80039f4 <main+0xf8>
				changeDriver(drivers[selected_menu_option]);
 80039e2:	4b2f      	ldr	r3, [pc, #188]	; (8003aa0 <main+0x1a4>)
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	4a28      	ldr	r2, [pc, #160]	; (8003a88 <main+0x18c>)
 80039e8:	00db      	lsls	r3, r3, #3
 80039ea:	4413      	add	r3, r2
 80039ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039f0:	f7fe fe3c 	bl	800266c <changeDriver>
			}

			if (back_btn_pressed) {
 80039f4:	4b27      	ldr	r3, [pc, #156]	; (8003a94 <main+0x198>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d03c      	beq.n	8003a78 <main+0x17c>
				drawScreen(SM_SCREEN);
 80039fe:	2000      	movs	r0, #0
 8003a00:	f7fe fe92 	bl	8002728 <drawScreen>
				back_btn_pressed = false;
 8003a04:	4b23      	ldr	r3, [pc, #140]	; (8003a94 <main+0x198>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	701a      	strb	r2, [r3, #0]
 8003a0a:	e035      	b.n	8003a78 <main+0x17c>
			}
		} else if (current_screen == EVENT_SELECTION_SCREEN) {
 8003a0c:	4b1c      	ldr	r3, [pc, #112]	; (8003a80 <main+0x184>)
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b03      	cmp	r3, #3
 8003a12:	d11e      	bne.n	8003a52 <main+0x156>
			updateEventSelectionScreen();
 8003a14:	f7ff f958 	bl	8002cc8 <updateEventSelectionScreen>

			if (activate_btn_pressed) {
 8003a18:	4b1d      	ldr	r3, [pc, #116]	; (8003a90 <main+0x194>)
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00b      	beq.n	8003a3a <main+0x13e>
				changeEvent(events[selected_menu_option]);
 8003a22:	4b1f      	ldr	r3, [pc, #124]	; (8003aa0 <main+0x1a4>)
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	4a1f      	ldr	r2, [pc, #124]	; (8003aa4 <main+0x1a8>)
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003a30:	f7fe fe32 	bl	8002698 <changeEvent>
				activate_btn_pressed = false;
 8003a34:	4b16      	ldr	r3, [pc, #88]	; (8003a90 <main+0x194>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
			}

			if (back_btn_pressed) {
 8003a3a:	4b16      	ldr	r3, [pc, #88]	; (8003a94 <main+0x198>)
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d019      	beq.n	8003a78 <main+0x17c>
				drawScreen(SM_SCREEN);
 8003a44:	2000      	movs	r0, #0
 8003a46:	f7fe fe6f 	bl	8002728 <drawScreen>
				back_btn_pressed = false;
 8003a4a:	4b12      	ldr	r3, [pc, #72]	; (8003a94 <main+0x198>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	701a      	strb	r2, [r3, #0]
 8003a50:	e012      	b.n	8003a78 <main+0x17c>
			}
		} else if (current_screen == CAR_CONFIGURATION_SCREEN) {
 8003a52:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <main+0x184>)
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d10e      	bne.n	8003a78 <main+0x17c>
			updateCarConfigurationScreen();
 8003a5a:	f7ff f9c7 	bl	8002dec <updateCarConfigurationScreen>
			updateMenuScroll();
 8003a5e:	f7fe feb7 	bl	80027d0 <updateMenuScroll>
//        if(pot_incremented){
//        	update_car_configuration();
//			activate_btn_pressed = false;
//		}

			if (back_btn_pressed) {
 8003a62:	4b0c      	ldr	r3, [pc, #48]	; (8003a94 <main+0x198>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d005      	beq.n	8003a78 <main+0x17c>
				drawScreen(SM_SCREEN);
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	f7fe fe5b 	bl	8002728 <drawScreen>
				back_btn_pressed = false;
 8003a72:	4b08      	ldr	r3, [pc, #32]	; (8003a94 <main+0x198>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	701a      	strb	r2, [r3, #0]
			}

		}

		// Refresh Delay
		HAL_Delay(200);
 8003a78:	20c8      	movs	r0, #200	; 0xc8
 8003a7a:	f000 fd21 	bl	80044c0 <HAL_Delay>
		if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)) {
 8003a7e:	e75d      	b.n	800393c <main+0x40>
 8003a80:	200000c8 	.word	0x200000c8
 8003a84:	200000d0 	.word	0x200000d0
 8003a88:	20000078 	.word	0x20000078
 8003a8c:	40020000 	.word	0x40020000
 8003a90:	200002f8 	.word	0x200002f8
 8003a94:	200002f9 	.word	0x200002f9
 8003a98:	200002f4 	.word	0x200002f4
 8003a9c:	3d4ccccd 	.word	0x3d4ccccd
 8003aa0:	200004b0 	.word	0x200004b0
 8003aa4:	20000098 	.word	0x20000098

08003aa8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b0ac      	sub	sp, #176	; 0xb0
 8003aac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003aae:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003ab2:	2234      	movs	r2, #52	; 0x34
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f003 ff92 	bl	80079e0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003abc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	605a      	str	r2, [r3, #4]
 8003ac6:	609a      	str	r2, [r3, #8]
 8003ac8:	60da      	str	r2, [r3, #12]
 8003aca:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8003acc:	f107 030c 	add.w	r3, r7, #12
 8003ad0:	225c      	movs	r2, #92	; 0x5c
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f003 ff83 	bl	80079e0 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	4b3c      	ldr	r3, [pc, #240]	; (8003bd0 <SystemClock_Config+0x128>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	4a3b      	ldr	r2, [pc, #236]	; (8003bd0 <SystemClock_Config+0x128>)
 8003ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aea:	4b39      	ldr	r3, [pc, #228]	; (8003bd0 <SystemClock_Config+0x128>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af2:	60bb      	str	r3, [r7, #8]
 8003af4:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003af6:	2300      	movs	r3, #0
 8003af8:	607b      	str	r3, [r7, #4]
 8003afa:	4b36      	ldr	r3, [pc, #216]	; (8003bd4 <SystemClock_Config+0x12c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a35      	ldr	r2, [pc, #212]	; (8003bd4 <SystemClock_Config+0x12c>)
 8003b00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	4b33      	ldr	r3, [pc, #204]	; (8003bd4 <SystemClock_Config+0x12c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003b0e:	607b      	str	r3, [r7, #4]
 8003b10:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8003b12:	2305      	movs	r3, #5
 8003b14:	67fb      	str	r3, [r7, #124]	; 0x7c
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003b16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b24:	2302      	movs	r3, #2
 8003b26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b2e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_OscInitStruct.PLL.PLLM = 4;
 8003b32:	2304      	movs	r3, #4
 8003b34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.PLL.PLLN = 180;
 8003b38:	23b4      	movs	r3, #180	; 0xb4
 8003b3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.PLL.PLLQ = 8;
 8003b44:	2308      	movs	r3, #8
 8003b46:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.PLL.PLLR = 2;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003b50:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003b54:	4618      	mov	r0, r3
 8003b56:	f001 fde1 	bl	800571c <HAL_RCC_OscConfig>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <SystemClock_Config+0xbc>
		Error_Handler();
 8003b60:	f000 f9d4 	bl	8003f0c <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8003b64:	f000 ff74 	bl	8004a50 <HAL_PWREx_EnableOverDrive>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <SystemClock_Config+0xca>
		Error_Handler();
 8003b6e:	f000 f9cd 	bl	8003f0c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003b72:	230f      	movs	r3, #15
 8003b74:	66bb      	str	r3, [r7, #104]	; 0x68
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b76:	2302      	movs	r3, #2
 8003b78:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003b7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003b82:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b88:	67bb      	str	r3, [r7, #120]	; 0x78

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8003b8a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003b8e:	2105      	movs	r1, #5
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 ffad 	bl	8004af0 <HAL_RCC_ClockConfig>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <SystemClock_Config+0xf8>
		Error_Handler();
 8003b9c:	f000 f9b6 	bl	8003f0c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC
 8003ba0:	f44f 7348 	mov.w	r3, #800	; 0x320
 8003ba4:	60fb      	str	r3, [r7, #12]
			| RCC_PERIPHCLK_SDIO | RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003ba6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003baa:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8003bac:	2300      	movs	r3, #0
 8003bae:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	653b      	str	r3, [r7, #80]	; 0x50
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8003bb4:	f107 030c 	add.w	r3, r7, #12
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f001 f8e5 	bl	8004d88 <HAL_RCCEx_PeriphCLKConfig>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <SystemClock_Config+0x120>
		Error_Handler();
 8003bc4:	f000 f9a2 	bl	8003f0c <Error_Handler>
	}
}
 8003bc8:	bf00      	nop
 8003bca:	37b0      	adds	r7, #176	; 0xb0
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40007000 	.word	0x40007000

08003bd8 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8003bdc:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <MX_RTC_Init+0x44>)
 8003bde:	4a10      	ldr	r2, [pc, #64]	; (8003c20 <MX_RTC_Init+0x48>)
 8003be0:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003be2:	4b0e      	ldr	r3, [pc, #56]	; (8003c1c <MX_RTC_Init+0x44>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8003be8:	4b0c      	ldr	r3, [pc, #48]	; (8003c1c <MX_RTC_Init+0x44>)
 8003bea:	227f      	movs	r2, #127	; 0x7f
 8003bec:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8003bee:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <MX_RTC_Init+0x44>)
 8003bf0:	22ff      	movs	r2, #255	; 0xff
 8003bf2:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003bf4:	4b09      	ldr	r3, [pc, #36]	; (8003c1c <MX_RTC_Init+0x44>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003bfa:	4b08      	ldr	r3, [pc, #32]	; (8003c1c <MX_RTC_Init+0x44>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003c00:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <MX_RTC_Init+0x44>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8003c06:	4805      	ldr	r0, [pc, #20]	; (8003c1c <MX_RTC_Init+0x44>)
 8003c08:	f001 ffe2 	bl	8005bd0 <HAL_RTC_Init>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d001      	beq.n	8003c16 <MX_RTC_Init+0x3e>
		Error_Handler();
 8003c12:	f000 f97b 	bl	8003f0c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8003c16:	bf00      	nop
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	20000368 	.word	0x20000368
 8003c20:	40002800 	.word	0x40002800

08003c24 <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8003c28:	4b0f      	ldr	r3, [pc, #60]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c2a:	4a10      	ldr	r2, [pc, #64]	; (8003c6c <MX_SDIO_SD_Init+0x48>)
 8003c2c:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8003c2e:	4b0e      	ldr	r3, [pc, #56]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003c34:	4b0c      	ldr	r3, [pc, #48]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003c46:	4b08      	ldr	r3, [pc, #32]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 0;
 8003c4c:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	619a      	str	r2, [r3, #24]
	if (HAL_SD_Init(&hsd) != HAL_OK) {
 8003c52:	4805      	ldr	r0, [pc, #20]	; (8003c68 <MX_SDIO_SD_Init+0x44>)
 8003c54:	f002 f8a1 	bl	8005d9a <HAL_SD_Init>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <MX_SDIO_SD_Init+0x3e>
		Error_Handler();
 8003c5e:	f000 f955 	bl	8003f0c <Error_Handler>
	}
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8003c62:	bf00      	nop
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	2000038c 	.word	0x2000038c
 8003c6c:	40012c00 	.word	0x40012c00

08003c70 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8003c74:	4b17      	ldr	r3, [pc, #92]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c76:	4a18      	ldr	r2, [pc, #96]	; (8003cd8 <MX_SPI1_Init+0x68>)
 8003c78:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c7a:	4b16      	ldr	r3, [pc, #88]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003c80:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003c82:	4b14      	ldr	r3, [pc, #80]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c88:	4b12      	ldr	r3, [pc, #72]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c8e:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c94:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8003c9a:	4b0e      	ldr	r3, [pc, #56]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003c9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ca0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ca2:	4b0c      	ldr	r3, [pc, #48]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ca8:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003cae:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cb4:	4b07      	ldr	r3, [pc, #28]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8003cba:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003cbc:	220a      	movs	r2, #10
 8003cbe:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8003cc0:	4804      	ldr	r0, [pc, #16]	; (8003cd4 <MX_SPI1_Init+0x64>)
 8003cc2:	f002 fbfb 	bl	80064bc <HAL_SPI_Init>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <MX_SPI1_Init+0x60>
		Error_Handler();
 8003ccc:	f000 f91e 	bl	8003f0c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8003cd0:	bf00      	nop
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	20000410 	.word	0x20000410
 8003cd8:	40013000 	.word	0x40013000

08003cdc <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8003ce0:	4b17      	ldr	r3, [pc, #92]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003ce2:	4a18      	ldr	r2, [pc, #96]	; (8003d44 <MX_SPI2_Init+0x68>)
 8003ce4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8003ce6:	4b16      	ldr	r3, [pc, #88]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003ce8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003cec:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003cee:	4b14      	ldr	r3, [pc, #80]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003cf4:	4b12      	ldr	r3, [pc, #72]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cfa:	4b11      	ldr	r3, [pc, #68]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d00:	4b0f      	ldr	r3, [pc, #60]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8003d06:	4b0e      	ldr	r3, [pc, #56]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d0c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003d0e:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d10:	2210      	movs	r2, #16
 8003d12:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d14:	4b0a      	ldr	r3, [pc, #40]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d1a:	4b09      	ldr	r3, [pc, #36]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d20:	4b07      	ldr	r3, [pc, #28]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8003d26:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d28:	220a      	movs	r2, #10
 8003d2a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8003d2c:	4804      	ldr	r0, [pc, #16]	; (8003d40 <MX_SPI2_Init+0x64>)
 8003d2e:	f002 fbc5 	bl	80064bc <HAL_SPI_Init>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <MX_SPI2_Init+0x60>
		Error_Handler();
 8003d38:	f000 f8e8 	bl	8003f0c <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8003d3c:	bf00      	nop
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	20000310 	.word	0x20000310
 8003d44:	40003800 	.word	0x40003800

08003d48 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003d4c:	4b11      	ldr	r3, [pc, #68]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d4e:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <MX_USART2_UART_Init+0x50>)
 8003d50:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003d52:	4b10      	ldr	r3, [pc, #64]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d58:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d5a:	4b0e      	ldr	r3, [pc, #56]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003d60:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003d66:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d6e:	220c      	movs	r2, #12
 8003d70:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d72:	4b08      	ldr	r3, [pc, #32]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d78:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003d7e:	4805      	ldr	r0, [pc, #20]	; (8003d94 <MX_USART2_UART_Init+0x4c>)
 8003d80:	f002 fe3e 	bl	8006a00 <HAL_UART_Init>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8003d8a:	f000 f8bf 	bl	8003f0c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8003d8e:	bf00      	nop
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20000468 	.word	0x20000468
 8003d98:	40004400 	.word	0x40004400

08003d9c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b08a      	sub	sp, #40	; 0x28
 8003da0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003da2:	f107 0314 	add.w	r3, r7, #20
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	605a      	str	r2, [r3, #4]
 8003dac:	609a      	str	r2, [r3, #8]
 8003dae:	60da      	str	r2, [r3, #12]
 8003db0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003db2:	2300      	movs	r3, #0
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	4b48      	ldr	r3, [pc, #288]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	4a47      	ldr	r2, [pc, #284]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003dbc:	f043 0304 	orr.w	r3, r3, #4
 8003dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003dc2:	4b45      	ldr	r3, [pc, #276]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	613b      	str	r3, [r7, #16]
 8003dcc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	4b41      	ldr	r3, [pc, #260]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd6:	4a40      	ldr	r2, [pc, #256]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dde:	4b3e      	ldr	r3, [pc, #248]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003dea:	2300      	movs	r3, #0
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	4b3a      	ldr	r3, [pc, #232]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df2:	4a39      	ldr	r2, [pc, #228]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003df4:	f043 0301 	orr.w	r3, r3, #1
 8003df8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dfa:	4b37      	ldr	r3, [pc, #220]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	60bb      	str	r3, [r7, #8]
 8003e04:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	607b      	str	r3, [r7, #4]
 8003e0a:	4b33      	ldr	r3, [pc, #204]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0e:	4a32      	ldr	r2, [pc, #200]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003e10:	f043 0302 	orr.w	r3, r3, #2
 8003e14:	6313      	str	r3, [r2, #48]	; 0x30
 8003e16:	4b30      	ldr	r3, [pc, #192]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003e22:	2300      	movs	r3, #0
 8003e24:	603b      	str	r3, [r7, #0]
 8003e26:	4b2c      	ldr	r3, [pc, #176]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2a:	4a2b      	ldr	r2, [pc, #172]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003e2c:	f043 0308 	orr.w	r3, r3, #8
 8003e30:	6313      	str	r3, [r2, #48]	; 0x30
 8003e32:	4b29      	ldr	r3, [pc, #164]	; (8003ed8 <MX_GPIO_Init+0x13c>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	603b      	str	r3, [r7, #0]
 8003e3c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, SD_CS_Pin | LCD_CS_Pin, GPIO_PIN_RESET);
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f244 0140 	movw	r1, #16448	; 0x4040
 8003e44:	4825      	ldr	r0, [pc, #148]	; (8003edc <MX_GPIO_Init+0x140>)
 8003e46:	f000 fde9 	bl	8004a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	2180      	movs	r1, #128	; 0x80
 8003e4e:	4824      	ldr	r0, [pc, #144]	; (8003ee0 <MX_GPIO_Init+0x144>)
 8003e50:	f000 fde4 	bl	8004a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LCD_BL_Pin | LCD_RST_Pin, GPIO_PIN_RESET);
 8003e54:	2200      	movs	r2, #0
 8003e56:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003e5a:	4822      	ldr	r0, [pc, #136]	; (8003ee4 <MX_GPIO_Init+0x148>)
 8003e5c:	f000 fdde 	bl	8004a1c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PC4 PC5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8003e60:	2330      	movs	r3, #48	; 0x30
 8003e62:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e64:	2300      	movs	r3, #0
 8003e66:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e6c:	f107 0314 	add.w	r3, r7, #20
 8003e70:	4619      	mov	r1, r3
 8003e72:	481b      	ldr	r0, [pc, #108]	; (8003ee0 <MX_GPIO_Init+0x144>)
 8003e74:	f000 fc28 	bl	80046c8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SD_CS_Pin LCD_CS_Pin */
	GPIO_InitStruct.Pin = SD_CS_Pin | LCD_CS_Pin;
 8003e78:	f244 0340 	movw	r3, #16448	; 0x4040
 8003e7c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e82:	2300      	movs	r3, #0
 8003e84:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e86:	2300      	movs	r3, #0
 8003e88:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e8a:	f107 0314 	add.w	r3, r7, #20
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4812      	ldr	r0, [pc, #72]	; (8003edc <MX_GPIO_Init+0x140>)
 8003e92:	f000 fc19 	bl	80046c8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_DC_Pin */
	GPIO_InitStruct.Pin = LCD_DC_Pin;
 8003e96:	2380      	movs	r3, #128	; 0x80
 8003e98:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8003ea6:	f107 0314 	add.w	r3, r7, #20
 8003eaa:	4619      	mov	r1, r3
 8003eac:	480c      	ldr	r0, [pc, #48]	; (8003ee0 <MX_GPIO_Init+0x144>)
 8003eae:	f000 fc0b 	bl	80046c8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_BL_Pin LCD_RST_Pin */
	GPIO_InitStruct.Pin = LCD_BL_Pin | LCD_RST_Pin;
 8003eb2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003eb6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ec4:	f107 0314 	add.w	r3, r7, #20
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4806      	ldr	r0, [pc, #24]	; (8003ee4 <MX_GPIO_Init+0x148>)
 8003ecc:	f000 fbfc 	bl	80046c8 <HAL_GPIO_Init>

}
 8003ed0:	bf00      	nop
 8003ed2:	3728      	adds	r7, #40	; 0x28
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	40020400 	.word	0x40020400
 8003ee0:	40020800 	.word	0x40020800
 8003ee4:	40020000 	.word	0x40020000

08003ee8 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a04      	ldr	r2, [pc, #16]	; (8003f08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d101      	bne.n	8003efe <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8003efa:	f000 fac1 	bl	8004480 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8003efe:	bf00      	nop
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	40000800 	.word	0x40000800

08003f0c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003f10:	bf00      	nop
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
	...

08003f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f22:	2300      	movs	r3, #0
 8003f24:	607b      	str	r3, [r7, #4]
 8003f26:	4b10      	ldr	r3, [pc, #64]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2a:	4a0f      	ldr	r2, [pc, #60]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f30:	6453      	str	r3, [r2, #68]	; 0x44
 8003f32:	4b0d      	ldr	r3, [pc, #52]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	603b      	str	r3, [r7, #0]
 8003f42:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f4e:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <HAL_MspInit+0x4c>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f56:	603b      	str	r3, [r7, #0]
 8003f58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003f5a:	2007      	movs	r0, #7
 8003f5c:	f000 fb7f 	bl	800465e <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40023800 	.word	0x40023800

08003f6c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a05      	ldr	r2, [pc, #20]	; (8003f90 <HAL_RTC_MspInit+0x24>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d102      	bne.n	8003f84 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <HAL_RTC_MspInit+0x28>)
 8003f80:	2201      	movs	r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	40002800 	.word	0x40002800
 8003f94:	42470e3c 	.word	0x42470e3c

08003f98 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08c      	sub	sp, #48	; 0x30
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa0:	f107 031c 	add.w	r3, r7, #28
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	605a      	str	r2, [r3, #4]
 8003faa:	609a      	str	r2, [r3, #8]
 8003fac:	60da      	str	r2, [r3, #12]
 8003fae:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a37      	ldr	r2, [pc, #220]	; (8004094 <HAL_SD_MspInit+0xfc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d168      	bne.n	800408c <HAL_SD_MspInit+0xf4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	61bb      	str	r3, [r7, #24]
 8003fbe:	4b36      	ldr	r3, [pc, #216]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc2:	4a35      	ldr	r2, [pc, #212]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003fc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003fca:	4b33      	ldr	r3, [pc, #204]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fd2:	61bb      	str	r3, [r7, #24]
 8003fd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	617b      	str	r3, [r7, #20]
 8003fda:	4b2f      	ldr	r3, [pc, #188]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fde:	4a2e      	ldr	r2, [pc, #184]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003fe0:	f043 0302 	orr.w	r3, r3, #2
 8003fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fe6:	4b2c      	ldr	r3, [pc, #176]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	613b      	str	r3, [r7, #16]
 8003ff6:	4b28      	ldr	r3, [pc, #160]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffa:	4a27      	ldr	r2, [pc, #156]	; (8004098 <HAL_SD_MspInit+0x100>)
 8003ffc:	f043 0304 	orr.w	r3, r3, #4
 8004000:	6313      	str	r3, [r2, #48]	; 0x30
 8004002:	4b25      	ldr	r3, [pc, #148]	; (8004098 <HAL_SD_MspInit+0x100>)
 8004004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004006:	f003 0304 	and.w	r3, r3, #4
 800400a:	613b      	str	r3, [r7, #16]
 800400c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800400e:	2300      	movs	r3, #0
 8004010:	60fb      	str	r3, [r7, #12]
 8004012:	4b21      	ldr	r3, [pc, #132]	; (8004098 <HAL_SD_MspInit+0x100>)
 8004014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004016:	4a20      	ldr	r2, [pc, #128]	; (8004098 <HAL_SD_MspInit+0x100>)
 8004018:	f043 0308 	orr.w	r3, r3, #8
 800401c:	6313      	str	r3, [r2, #48]	; 0x30
 800401e:	4b1e      	ldr	r3, [pc, #120]	; (8004098 <HAL_SD_MspInit+0x100>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800402a:	2304      	movs	r3, #4
 800402c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800402e:	2302      	movs	r3, #2
 8004030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004032:	2300      	movs	r3, #0
 8004034:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004036:	2303      	movs	r3, #3
 8004038:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800403a:	230c      	movs	r3, #12
 800403c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800403e:	f107 031c 	add.w	r3, r7, #28
 8004042:	4619      	mov	r1, r3
 8004044:	4815      	ldr	r0, [pc, #84]	; (800409c <HAL_SD_MspInit+0x104>)
 8004046:	f000 fb3f 	bl	80046c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800404a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800404e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004050:	2302      	movs	r3, #2
 8004052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004054:	2300      	movs	r3, #0
 8004056:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004058:	2303      	movs	r3, #3
 800405a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800405c:	230c      	movs	r3, #12
 800405e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004060:	f107 031c 	add.w	r3, r7, #28
 8004064:	4619      	mov	r1, r3
 8004066:	480e      	ldr	r0, [pc, #56]	; (80040a0 <HAL_SD_MspInit+0x108>)
 8004068:	f000 fb2e 	bl	80046c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800406c:	2304      	movs	r3, #4
 800406e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004070:	2302      	movs	r3, #2
 8004072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004074:	2300      	movs	r3, #0
 8004076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004078:	2303      	movs	r3, #3
 800407a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800407c:	230c      	movs	r3, #12
 800407e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004080:	f107 031c 	add.w	r3, r7, #28
 8004084:	4619      	mov	r1, r3
 8004086:	4807      	ldr	r0, [pc, #28]	; (80040a4 <HAL_SD_MspInit+0x10c>)
 8004088:	f000 fb1e 	bl	80046c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800408c:	bf00      	nop
 800408e:	3730      	adds	r7, #48	; 0x30
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40012c00 	.word	0x40012c00
 8004098:	40023800 	.word	0x40023800
 800409c:	40020400 	.word	0x40020400
 80040a0:	40020800 	.word	0x40020800
 80040a4:	40020c00 	.word	0x40020c00

080040a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08c      	sub	sp, #48	; 0x30
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b0:	f107 031c 	add.w	r3, r7, #28
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	605a      	str	r2, [r3, #4]
 80040ba:	609a      	str	r2, [r3, #8]
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a49      	ldr	r2, [pc, #292]	; (80041ec <HAL_SPI_MspInit+0x144>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d12c      	bne.n	8004124 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80040ca:	2300      	movs	r3, #0
 80040cc:	61bb      	str	r3, [r7, #24]
 80040ce:	4b48      	ldr	r3, [pc, #288]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 80040d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d2:	4a47      	ldr	r2, [pc, #284]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 80040d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040d8:	6453      	str	r3, [r2, #68]	; 0x44
 80040da:	4b45      	ldr	r3, [pc, #276]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 80040dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040e2:	61bb      	str	r3, [r7, #24]
 80040e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	4b41      	ldr	r3, [pc, #260]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ee:	4a40      	ldr	r2, [pc, #256]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	6313      	str	r3, [r2, #48]	; 0x30
 80040f6:	4b3e      	ldr	r3, [pc, #248]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	617b      	str	r3, [r7, #20]
 8004100:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004102:	23e0      	movs	r3, #224	; 0xe0
 8004104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004106:	2302      	movs	r3, #2
 8004108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410a:	2300      	movs	r3, #0
 800410c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800410e:	2303      	movs	r3, #3
 8004110:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004112:	2305      	movs	r3, #5
 8004114:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004116:	f107 031c 	add.w	r3, r7, #28
 800411a:	4619      	mov	r1, r3
 800411c:	4835      	ldr	r0, [pc, #212]	; (80041f4 <HAL_SPI_MspInit+0x14c>)
 800411e:	f000 fad3 	bl	80046c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004122:	e05f      	b.n	80041e4 <HAL_SPI_MspInit+0x13c>
  else if(hspi->Instance==SPI2)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a33      	ldr	r2, [pc, #204]	; (80041f8 <HAL_SPI_MspInit+0x150>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d15a      	bne.n	80041e4 <HAL_SPI_MspInit+0x13c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800412e:	2300      	movs	r3, #0
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	4b2f      	ldr	r3, [pc, #188]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	4a2e      	ldr	r2, [pc, #184]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800413c:	6413      	str	r3, [r2, #64]	; 0x40
 800413e:	4b2c      	ldr	r3, [pc, #176]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004146:	613b      	str	r3, [r7, #16]
 8004148:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800414a:	2300      	movs	r3, #0
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	4b28      	ldr	r3, [pc, #160]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004152:	4a27      	ldr	r2, [pc, #156]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004154:	f043 0304 	orr.w	r3, r3, #4
 8004158:	6313      	str	r3, [r2, #48]	; 0x30
 800415a:	4b25      	ldr	r3, [pc, #148]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 800415c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004166:	2300      	movs	r3, #0
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	4b21      	ldr	r3, [pc, #132]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	4a20      	ldr	r2, [pc, #128]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	6313      	str	r3, [r2, #48]	; 0x30
 8004176:	4b1e      	ldr	r3, [pc, #120]	; (80041f0 <HAL_SPI_MspInit+0x148>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	60bb      	str	r3, [r7, #8]
 8004180:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004182:	2302      	movs	r3, #2
 8004184:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004186:	2302      	movs	r3, #2
 8004188:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800418a:	2300      	movs	r3, #0
 800418c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800418e:	2303      	movs	r3, #3
 8004190:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8004192:	2307      	movs	r3, #7
 8004194:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004196:	f107 031c 	add.w	r3, r7, #28
 800419a:	4619      	mov	r1, r3
 800419c:	4817      	ldr	r0, [pc, #92]	; (80041fc <HAL_SPI_MspInit+0x154>)
 800419e:	f000 fa93 	bl	80046c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80041a2:	2304      	movs	r3, #4
 80041a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a6:	2302      	movs	r3, #2
 80041a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041aa:	2300      	movs	r3, #0
 80041ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ae:	2303      	movs	r3, #3
 80041b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041b2:	2305      	movs	r3, #5
 80041b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041b6:	f107 031c 	add.w	r3, r7, #28
 80041ba:	4619      	mov	r1, r3
 80041bc:	480f      	ldr	r0, [pc, #60]	; (80041fc <HAL_SPI_MspInit+0x154>)
 80041be:	f000 fa83 	bl	80046c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80041c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c8:	2302      	movs	r3, #2
 80041ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041d0:	2303      	movs	r3, #3
 80041d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041d4:	2305      	movs	r3, #5
 80041d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041d8:	f107 031c 	add.w	r3, r7, #28
 80041dc:	4619      	mov	r1, r3
 80041de:	4808      	ldr	r0, [pc, #32]	; (8004200 <HAL_SPI_MspInit+0x158>)
 80041e0:	f000 fa72 	bl	80046c8 <HAL_GPIO_Init>
}
 80041e4:	bf00      	nop
 80041e6:	3730      	adds	r7, #48	; 0x30
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40013000 	.word	0x40013000
 80041f0:	40023800 	.word	0x40023800
 80041f4:	40020000 	.word	0x40020000
 80041f8:	40003800 	.word	0x40003800
 80041fc:	40020800 	.word	0x40020800
 8004200:	40020400 	.word	0x40020400

08004204 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08a      	sub	sp, #40	; 0x28
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800420c:	f107 0314 	add.w	r3, r7, #20
 8004210:	2200      	movs	r2, #0
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	605a      	str	r2, [r3, #4]
 8004216:	609a      	str	r2, [r3, #8]
 8004218:	60da      	str	r2, [r3, #12]
 800421a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a19      	ldr	r2, [pc, #100]	; (8004288 <HAL_UART_MspInit+0x84>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d12b      	bne.n	800427e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004226:	2300      	movs	r3, #0
 8004228:	613b      	str	r3, [r7, #16]
 800422a:	4b18      	ldr	r3, [pc, #96]	; (800428c <HAL_UART_MspInit+0x88>)
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	4a17      	ldr	r2, [pc, #92]	; (800428c <HAL_UART_MspInit+0x88>)
 8004230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004234:	6413      	str	r3, [r2, #64]	; 0x40
 8004236:	4b15      	ldr	r3, [pc, #84]	; (800428c <HAL_UART_MspInit+0x88>)
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423e:	613b      	str	r3, [r7, #16]
 8004240:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	4b11      	ldr	r3, [pc, #68]	; (800428c <HAL_UART_MspInit+0x88>)
 8004248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424a:	4a10      	ldr	r2, [pc, #64]	; (800428c <HAL_UART_MspInit+0x88>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	6313      	str	r3, [r2, #48]	; 0x30
 8004252:	4b0e      	ldr	r3, [pc, #56]	; (800428c <HAL_UART_MspInit+0x88>)
 8004254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	60fb      	str	r3, [r7, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800425e:	230c      	movs	r3, #12
 8004260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004262:	2302      	movs	r3, #2
 8004264:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004266:	2300      	movs	r3, #0
 8004268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800426a:	2303      	movs	r3, #3
 800426c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800426e:	2307      	movs	r3, #7
 8004270:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004272:	f107 0314 	add.w	r3, r7, #20
 8004276:	4619      	mov	r1, r3
 8004278:	4805      	ldr	r0, [pc, #20]	; (8004290 <HAL_UART_MspInit+0x8c>)
 800427a:	f000 fa25 	bl	80046c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800427e:	bf00      	nop
 8004280:	3728      	adds	r7, #40	; 0x28
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40004400 	.word	0x40004400
 800428c:	40023800 	.word	0x40023800
 8004290:	40020000 	.word	0x40020000

08004294 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b08c      	sub	sp, #48	; 0x30
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800429c:	2300      	movs	r3, #0
 800429e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80042a4:	2200      	movs	r2, #0
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	201e      	movs	r0, #30
 80042aa:	f000 f9e3 	bl	8004674 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80042ae:	201e      	movs	r0, #30
 80042b0:	f000 f9fc 	bl	80046ac <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	4b1f      	ldr	r3, [pc, #124]	; (8004338 <HAL_InitTick+0xa4>)
 80042ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042bc:	4a1e      	ldr	r2, [pc, #120]	; (8004338 <HAL_InitTick+0xa4>)
 80042be:	f043 0304 	orr.w	r3, r3, #4
 80042c2:	6413      	str	r3, [r2, #64]	; 0x40
 80042c4:	4b1c      	ldr	r3, [pc, #112]	; (8004338 <HAL_InitTick+0xa4>)
 80042c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c8:	f003 0304 	and.w	r3, r3, #4
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80042d0:	f107 0210 	add.w	r2, r7, #16
 80042d4:	f107 0314 	add.w	r3, r7, #20
 80042d8:	4611      	mov	r1, r2
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 fd22 	bl	8004d24 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80042e0:	f000 fcf8 	bl	8004cd4 <HAL_RCC_GetPCLK1Freq>
 80042e4:	4603      	mov	r3, r0
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80042ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ec:	4a13      	ldr	r2, [pc, #76]	; (800433c <HAL_InitTick+0xa8>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	0c9b      	lsrs	r3, r3, #18
 80042f4:	3b01      	subs	r3, #1
 80042f6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80042f8:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_InitTick+0xac>)
 80042fa:	4a12      	ldr	r2, [pc, #72]	; (8004344 <HAL_InitTick+0xb0>)
 80042fc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <HAL_InitTick+0xac>)
 8004300:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004304:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8004306:	4a0e      	ldr	r2, [pc, #56]	; (8004340 <HAL_InitTick+0xac>)
 8004308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800430c:	4b0c      	ldr	r3, [pc, #48]	; (8004340 <HAL_InitTick+0xac>)
 800430e:	2200      	movs	r2, #0
 8004310:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004312:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <HAL_InitTick+0xac>)
 8004314:	2200      	movs	r2, #0
 8004316:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8004318:	4809      	ldr	r0, [pc, #36]	; (8004340 <HAL_InitTick+0xac>)
 800431a:	f002 f933 	bl	8006584 <HAL_TIM_Base_Init>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d104      	bne.n	800432e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8004324:	4806      	ldr	r0, [pc, #24]	; (8004340 <HAL_InitTick+0xac>)
 8004326:	f002 f962 	bl	80065ee <HAL_TIM_Base_Start_IT>
 800432a:	4603      	mov	r3, r0
 800432c:	e000      	b.n	8004330 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
}
 8004330:	4618      	mov	r0, r3
 8004332:	3730      	adds	r7, #48	; 0x30
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40023800 	.word	0x40023800
 800433c:	431bde83 	.word	0x431bde83
 8004340:	200004b4 	.word	0x200004b4
 8004344:	40000800 	.word	0x40000800

08004348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800434c:	bf00      	nop
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004356:	b480      	push	{r7}
 8004358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800435a:	e7fe      	b.n	800435a <HardFault_Handler+0x4>

0800435c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004360:	e7fe      	b.n	8004360 <MemManage_Handler+0x4>

08004362 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004362:	b480      	push	{r7}
 8004364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004366:	e7fe      	b.n	8004366 <BusFault_Handler+0x4>

08004368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800436c:	e7fe      	b.n	800436c <UsageFault_Handler+0x4>

0800436e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800436e:	b480      	push	{r7}
 8004370:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004372:	bf00      	nop
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800437c:	b480      	push	{r7}
 800437e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004380:	bf00      	nop
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800438a:	b480      	push	{r7}
 800438c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800438e:	bf00      	nop
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800439c:	bf00      	nop
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
	...

080043a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80043ac:	4802      	ldr	r0, [pc, #8]	; (80043b8 <TIM4_IRQHandler+0x10>)
 80043ae:	f002 f942 	bl	8006636 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	200004b4 	.word	0x200004b4

080043bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043c0:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <SystemInit+0x28>)
 80043c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043c6:	4a07      	ldr	r2, [pc, #28]	; (80043e4 <SystemInit+0x28>)
 80043c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80043d0:	4b04      	ldr	r3, [pc, #16]	; (80043e4 <SystemInit+0x28>)
 80043d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043d6:	609a      	str	r2, [r3, #8]
#endif
}
 80043d8:	bf00      	nop
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80043e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004420 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80043ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80043ee:	e003      	b.n	80043f8 <LoopCopyDataInit>

080043f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80043f0:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80043f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80043f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80043f6:	3104      	adds	r1, #4

080043f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80043f8:	480b      	ldr	r0, [pc, #44]	; (8004428 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80043fa:	4b0c      	ldr	r3, [pc, #48]	; (800442c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80043fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80043fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004400:	d3f6      	bcc.n	80043f0 <CopyDataInit>
  ldr  r2, =_sbss
 8004402:	4a0b      	ldr	r2, [pc, #44]	; (8004430 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004404:	e002      	b.n	800440c <LoopFillZerobss>

08004406 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004406:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004408:	f842 3b04 	str.w	r3, [r2], #4

0800440c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800440c:	4b09      	ldr	r3, [pc, #36]	; (8004434 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800440e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004410:	d3f9      	bcc.n	8004406 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004412:	f7ff ffd3 	bl	80043bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004416:	f003 faaf 	bl	8007978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800441a:	f7ff fa6f 	bl	80038fc <main>
  bx  lr    
 800441e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004420:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004424:	08016cf0 	.word	0x08016cf0
  ldr  r0, =_sdata
 8004428:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800442c:	200002b4 	.word	0x200002b4
  ldr  r2, =_sbss
 8004430:	200002b4 	.word	0x200002b4
  ldr  r3, = _ebss
 8004434:	200004fc 	.word	0x200004fc

08004438 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004438:	e7fe      	b.n	8004438 <ADC_IRQHandler>
	...

0800443c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004440:	4b0e      	ldr	r3, [pc, #56]	; (800447c <HAL_Init+0x40>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a0d      	ldr	r2, [pc, #52]	; (800447c <HAL_Init+0x40>)
 8004446:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800444a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800444c:	4b0b      	ldr	r3, [pc, #44]	; (800447c <HAL_Init+0x40>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a0a      	ldr	r2, [pc, #40]	; (800447c <HAL_Init+0x40>)
 8004452:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004456:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004458:	4b08      	ldr	r3, [pc, #32]	; (800447c <HAL_Init+0x40>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a07      	ldr	r2, [pc, #28]	; (800447c <HAL_Init+0x40>)
 800445e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004464:	2003      	movs	r0, #3
 8004466:	f000 f8fa 	bl	800465e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800446a:	2000      	movs	r0, #0
 800446c:	f7ff ff12 	bl	8004294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004470:	f7ff fd54 	bl	8003f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40023c00 	.word	0x40023c00

08004480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004484:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <HAL_IncTick+0x20>)
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	461a      	mov	r2, r3
 800448a:	4b06      	ldr	r3, [pc, #24]	; (80044a4 <HAL_IncTick+0x24>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4413      	add	r3, r2
 8004490:	4a04      	ldr	r2, [pc, #16]	; (80044a4 <HAL_IncTick+0x24>)
 8004492:	6013      	str	r3, [r2, #0]
}
 8004494:	bf00      	nop
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	200000e0 	.word	0x200000e0
 80044a4:	200004f4 	.word	0x200004f4

080044a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  return uwTick;
 80044ac:	4b03      	ldr	r3, [pc, #12]	; (80044bc <HAL_GetTick+0x14>)
 80044ae:	681b      	ldr	r3, [r3, #0]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	200004f4 	.word	0x200004f4

080044c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044c8:	f7ff ffee 	bl	80044a8 <HAL_GetTick>
 80044cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d8:	d005      	beq.n	80044e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <HAL_Delay+0x40>)
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	461a      	mov	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4413      	add	r3, r2
 80044e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80044e6:	bf00      	nop
 80044e8:	f7ff ffde 	bl	80044a8 <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d8f7      	bhi.n	80044e8 <HAL_Delay+0x28>
  {
  }
}
 80044f8:	bf00      	nop
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	200000e0 	.word	0x200000e0

08004504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004514:	4b0c      	ldr	r3, [pc, #48]	; (8004548 <__NVIC_SetPriorityGrouping+0x44>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004520:	4013      	ands	r3, r2
 8004522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800452c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004530:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004536:	4a04      	ldr	r2, [pc, #16]	; (8004548 <__NVIC_SetPriorityGrouping+0x44>)
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	60d3      	str	r3, [r2, #12]
}
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	e000ed00 	.word	0xe000ed00

0800454c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004550:	4b04      	ldr	r3, [pc, #16]	; (8004564 <__NVIC_GetPriorityGrouping+0x18>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	0a1b      	lsrs	r3, r3, #8
 8004556:	f003 0307 	and.w	r3, r3, #7
}
 800455a:	4618      	mov	r0, r3
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	e000ed00 	.word	0xe000ed00

08004568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	4603      	mov	r3, r0
 8004570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004576:	2b00      	cmp	r3, #0
 8004578:	db0b      	blt.n	8004592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	f003 021f 	and.w	r2, r3, #31
 8004580:	4907      	ldr	r1, [pc, #28]	; (80045a0 <__NVIC_EnableIRQ+0x38>)
 8004582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004586:	095b      	lsrs	r3, r3, #5
 8004588:	2001      	movs	r0, #1
 800458a:	fa00 f202 	lsl.w	r2, r0, r2
 800458e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004592:	bf00      	nop
 8004594:	370c      	adds	r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	e000e100 	.word	0xe000e100

080045a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4603      	mov	r3, r0
 80045ac:	6039      	str	r1, [r7, #0]
 80045ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	db0a      	blt.n	80045ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	490c      	ldr	r1, [pc, #48]	; (80045f0 <__NVIC_SetPriority+0x4c>)
 80045be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c2:	0112      	lsls	r2, r2, #4
 80045c4:	b2d2      	uxtb	r2, r2
 80045c6:	440b      	add	r3, r1
 80045c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045cc:	e00a      	b.n	80045e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	4908      	ldr	r1, [pc, #32]	; (80045f4 <__NVIC_SetPriority+0x50>)
 80045d4:	79fb      	ldrb	r3, [r7, #7]
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	3b04      	subs	r3, #4
 80045dc:	0112      	lsls	r2, r2, #4
 80045de:	b2d2      	uxtb	r2, r2
 80045e0:	440b      	add	r3, r1
 80045e2:	761a      	strb	r2, [r3, #24]
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr
 80045f0:	e000e100 	.word	0xe000e100
 80045f4:	e000ed00 	.word	0xe000ed00

080045f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b089      	sub	sp, #36	; 0x24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	f1c3 0307 	rsb	r3, r3, #7
 8004612:	2b04      	cmp	r3, #4
 8004614:	bf28      	it	cs
 8004616:	2304      	movcs	r3, #4
 8004618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	3304      	adds	r3, #4
 800461e:	2b06      	cmp	r3, #6
 8004620:	d902      	bls.n	8004628 <NVIC_EncodePriority+0x30>
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	3b03      	subs	r3, #3
 8004626:	e000      	b.n	800462a <NVIC_EncodePriority+0x32>
 8004628:	2300      	movs	r3, #0
 800462a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800462c:	f04f 32ff 	mov.w	r2, #4294967295
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	fa02 f303 	lsl.w	r3, r2, r3
 8004636:	43da      	mvns	r2, r3
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	401a      	ands	r2, r3
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004640:	f04f 31ff 	mov.w	r1, #4294967295
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	fa01 f303 	lsl.w	r3, r1, r3
 800464a:	43d9      	mvns	r1, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004650:	4313      	orrs	r3, r2
         );
}
 8004652:	4618      	mov	r0, r3
 8004654:	3724      	adds	r7, #36	; 0x24
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b082      	sub	sp, #8
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7ff ff4c 	bl	8004504 <__NVIC_SetPriorityGrouping>
}
 800466c:	bf00      	nop
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	4603      	mov	r3, r0
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004682:	2300      	movs	r3, #0
 8004684:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004686:	f7ff ff61 	bl	800454c <__NVIC_GetPriorityGrouping>
 800468a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	6978      	ldr	r0, [r7, #20]
 8004692:	f7ff ffb1 	bl	80045f8 <NVIC_EncodePriority>
 8004696:	4602      	mov	r2, r0
 8004698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800469c:	4611      	mov	r1, r2
 800469e:	4618      	mov	r0, r3
 80046a0:	f7ff ff80 	bl	80045a4 <__NVIC_SetPriority>
}
 80046a4:	bf00      	nop
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	4603      	mov	r3, r0
 80046b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff ff54 	bl	8004568 <__NVIC_EnableIRQ>
}
 80046c0:	bf00      	nop
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b089      	sub	sp, #36	; 0x24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046d2:	2300      	movs	r3, #0
 80046d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046da:	2300      	movs	r3, #0
 80046dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046de:	2300      	movs	r3, #0
 80046e0:	61fb      	str	r3, [r7, #28]
 80046e2:	e165      	b.n	80049b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046e4:	2201      	movs	r2, #1
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4013      	ands	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	f040 8154 	bne.w	80049aa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d00b      	beq.n	8004722 <HAL_GPIO_Init+0x5a>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d007      	beq.n	8004722 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004716:	2b11      	cmp	r3, #17
 8004718:	d003      	beq.n	8004722 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b12      	cmp	r3, #18
 8004720:	d130      	bne.n	8004784 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	2203      	movs	r2, #3
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	43db      	mvns	r3, r3
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	4013      	ands	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	4313      	orrs	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004758:	2201      	movs	r2, #1
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	43db      	mvns	r3, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4013      	ands	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	091b      	lsrs	r3, r3, #4
 800476e:	f003 0201 	and.w	r2, r3, #1
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	4313      	orrs	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	2203      	movs	r2, #3
 8004790:	fa02 f303 	lsl.w	r3, r2, r3
 8004794:	43db      	mvns	r3, r3
 8004796:	69ba      	ldr	r2, [r7, #24]
 8004798:	4013      	ands	r3, r2
 800479a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	005b      	lsls	r3, r3, #1
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d003      	beq.n	80047c4 <HAL_GPIO_Init+0xfc>
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b12      	cmp	r3, #18
 80047c2:	d123      	bne.n	800480c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	08da      	lsrs	r2, r3, #3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	3208      	adds	r2, #8
 80047cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	220f      	movs	r2, #15
 80047dc:	fa02 f303 	lsl.w	r3, r2, r3
 80047e0:	43db      	mvns	r3, r3
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4013      	ands	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	691a      	ldr	r2, [r3, #16]
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	08da      	lsrs	r2, r3, #3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	3208      	adds	r2, #8
 8004806:	69b9      	ldr	r1, [r7, #24]
 8004808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	2203      	movs	r2, #3
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	43db      	mvns	r3, r3
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	4013      	ands	r3, r2
 8004822:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0203 	and.w	r2, r3, #3
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	005b      	lsls	r3, r3, #1
 8004830:	fa02 f303 	lsl.w	r3, r2, r3
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	4313      	orrs	r3, r2
 8004838:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 80ae 	beq.w	80049aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800484e:	2300      	movs	r3, #0
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	4b5c      	ldr	r3, [pc, #368]	; (80049c4 <HAL_GPIO_Init+0x2fc>)
 8004854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004856:	4a5b      	ldr	r2, [pc, #364]	; (80049c4 <HAL_GPIO_Init+0x2fc>)
 8004858:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800485c:	6453      	str	r3, [r2, #68]	; 0x44
 800485e:	4b59      	ldr	r3, [pc, #356]	; (80049c4 <HAL_GPIO_Init+0x2fc>)
 8004860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800486a:	4a57      	ldr	r2, [pc, #348]	; (80049c8 <HAL_GPIO_Init+0x300>)
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	089b      	lsrs	r3, r3, #2
 8004870:	3302      	adds	r3, #2
 8004872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	220f      	movs	r2, #15
 8004882:	fa02 f303 	lsl.w	r3, r2, r3
 8004886:	43db      	mvns	r3, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4013      	ands	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a4e      	ldr	r2, [pc, #312]	; (80049cc <HAL_GPIO_Init+0x304>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d025      	beq.n	80048e2 <HAL_GPIO_Init+0x21a>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a4d      	ldr	r2, [pc, #308]	; (80049d0 <HAL_GPIO_Init+0x308>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d01f      	beq.n	80048de <HAL_GPIO_Init+0x216>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a4c      	ldr	r2, [pc, #304]	; (80049d4 <HAL_GPIO_Init+0x30c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d019      	beq.n	80048da <HAL_GPIO_Init+0x212>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a4b      	ldr	r2, [pc, #300]	; (80049d8 <HAL_GPIO_Init+0x310>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d013      	beq.n	80048d6 <HAL_GPIO_Init+0x20e>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a4a      	ldr	r2, [pc, #296]	; (80049dc <HAL_GPIO_Init+0x314>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d00d      	beq.n	80048d2 <HAL_GPIO_Init+0x20a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a49      	ldr	r2, [pc, #292]	; (80049e0 <HAL_GPIO_Init+0x318>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d007      	beq.n	80048ce <HAL_GPIO_Init+0x206>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a48      	ldr	r2, [pc, #288]	; (80049e4 <HAL_GPIO_Init+0x31c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d101      	bne.n	80048ca <HAL_GPIO_Init+0x202>
 80048c6:	2306      	movs	r3, #6
 80048c8:	e00c      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048ca:	2307      	movs	r3, #7
 80048cc:	e00a      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048ce:	2305      	movs	r3, #5
 80048d0:	e008      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048d2:	2304      	movs	r3, #4
 80048d4:	e006      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048d6:	2303      	movs	r3, #3
 80048d8:	e004      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048da:	2302      	movs	r3, #2
 80048dc:	e002      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <HAL_GPIO_Init+0x21c>
 80048e2:	2300      	movs	r3, #0
 80048e4:	69fa      	ldr	r2, [r7, #28]
 80048e6:	f002 0203 	and.w	r2, r2, #3
 80048ea:	0092      	lsls	r2, r2, #2
 80048ec:	4093      	lsls	r3, r2
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048f4:	4934      	ldr	r1, [pc, #208]	; (80049c8 <HAL_GPIO_Init+0x300>)
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	089b      	lsrs	r3, r3, #2
 80048fa:	3302      	adds	r3, #2
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004902:	4b39      	ldr	r3, [pc, #228]	; (80049e8 <HAL_GPIO_Init+0x320>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	43db      	mvns	r3, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4013      	ands	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004926:	4a30      	ldr	r2, [pc, #192]	; (80049e8 <HAL_GPIO_Init+0x320>)
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800492c:	4b2e      	ldr	r3, [pc, #184]	; (80049e8 <HAL_GPIO_Init+0x320>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	43db      	mvns	r3, r3
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	4013      	ands	r3, r2
 800493a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004950:	4a25      	ldr	r2, [pc, #148]	; (80049e8 <HAL_GPIO_Init+0x320>)
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004956:	4b24      	ldr	r3, [pc, #144]	; (80049e8 <HAL_GPIO_Init+0x320>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	43db      	mvns	r3, r3
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	4013      	ands	r3, r2
 8004964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800497a:	4a1b      	ldr	r2, [pc, #108]	; (80049e8 <HAL_GPIO_Init+0x320>)
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004980:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <HAL_GPIO_Init+0x320>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	43db      	mvns	r3, r3
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	4013      	ands	r3, r2
 800498e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049a4:	4a10      	ldr	r2, [pc, #64]	; (80049e8 <HAL_GPIO_Init+0x320>)
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	3301      	adds	r3, #1
 80049ae:	61fb      	str	r3, [r7, #28]
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	2b0f      	cmp	r3, #15
 80049b4:	f67f ae96 	bls.w	80046e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049b8:	bf00      	nop
 80049ba:	3724      	adds	r7, #36	; 0x24
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	40023800 	.word	0x40023800
 80049c8:	40013800 	.word	0x40013800
 80049cc:	40020000 	.word	0x40020000
 80049d0:	40020400 	.word	0x40020400
 80049d4:	40020800 	.word	0x40020800
 80049d8:	40020c00 	.word	0x40020c00
 80049dc:	40021000 	.word	0x40021000
 80049e0:	40021400 	.word	0x40021400
 80049e4:	40021800 	.word	0x40021800
 80049e8:	40013c00 	.word	0x40013c00

080049ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	460b      	mov	r3, r1
 80049f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	691a      	ldr	r2, [r3, #16]
 80049fc:	887b      	ldrh	r3, [r7, #2]
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
 8004a08:	e001      	b.n	8004a0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3714      	adds	r7, #20
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	807b      	strh	r3, [r7, #2]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a2c:	787b      	ldrb	r3, [r7, #1]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a32:	887a      	ldrh	r2, [r7, #2]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a38:	e003      	b.n	8004a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a3a:	887b      	ldrh	r3, [r7, #2]
 8004a3c:	041a      	lsls	r2, r3, #16
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	619a      	str	r2, [r3, #24]
}
 8004a42:	bf00      	nop
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
	...

08004a50 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	603b      	str	r3, [r7, #0]
 8004a5e:	4b20      	ldr	r3, [pc, #128]	; (8004ae0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	4a1f      	ldr	r2, [pc, #124]	; (8004ae0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a68:	6413      	str	r3, [r2, #64]	; 0x40
 8004a6a:	4b1d      	ldr	r3, [pc, #116]	; (8004ae0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a72:	603b      	str	r3, [r7, #0]
 8004a74:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a76:	4b1b      	ldr	r3, [pc, #108]	; (8004ae4 <HAL_PWREx_EnableOverDrive+0x94>)
 8004a78:	2201      	movs	r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a7c:	f7ff fd14 	bl	80044a8 <HAL_GetTick>
 8004a80:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a82:	e009      	b.n	8004a98 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a84:	f7ff fd10 	bl	80044a8 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a92:	d901      	bls.n	8004a98 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e01f      	b.n	8004ad8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a98:	4b13      	ldr	r3, [pc, #76]	; (8004ae8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aa4:	d1ee      	bne.n	8004a84 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004aa6:	4b11      	ldr	r3, [pc, #68]	; (8004aec <HAL_PWREx_EnableOverDrive+0x9c>)
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004aac:	f7ff fcfc 	bl	80044a8 <HAL_GetTick>
 8004ab0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ab2:	e009      	b.n	8004ac8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ab4:	f7ff fcf8 	bl	80044a8 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ac2:	d901      	bls.n	8004ac8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e007      	b.n	8004ad8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ac8:	4b07      	ldr	r3, [pc, #28]	; (8004ae8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ad4:	d1ee      	bne.n	8004ab4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3708      	adds	r7, #8
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	420e0040 	.word	0x420e0040
 8004ae8:	40007000 	.word	0x40007000
 8004aec:	420e0044 	.word	0x420e0044

08004af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e0cc      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b04:	4b68      	ldr	r3, [pc, #416]	; (8004ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 030f 	and.w	r3, r3, #15
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d90c      	bls.n	8004b2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b12:	4b65      	ldr	r3, [pc, #404]	; (8004ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b1a:	4b63      	ldr	r3, [pc, #396]	; (8004ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	683a      	ldr	r2, [r7, #0]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d001      	beq.n	8004b2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0b8      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d020      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d005      	beq.n	8004b50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b44:	4b59      	ldr	r3, [pc, #356]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	4a58      	ldr	r2, [pc, #352]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b5c:	4b53      	ldr	r3, [pc, #332]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	4a52      	ldr	r2, [pc, #328]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b68:	4b50      	ldr	r3, [pc, #320]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	494d      	ldr	r1, [pc, #308]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d044      	beq.n	8004c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d107      	bne.n	8004b9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b8e:	4b47      	ldr	r3, [pc, #284]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d119      	bne.n	8004bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e07f      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d003      	beq.n	8004bae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004baa:	2b03      	cmp	r3, #3
 8004bac:	d107      	bne.n	8004bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bae:	4b3f      	ldr	r3, [pc, #252]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d109      	bne.n	8004bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e06f      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bbe:	4b3b      	ldr	r3, [pc, #236]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e067      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bce:	4b37      	ldr	r3, [pc, #220]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f023 0203 	bic.w	r2, r3, #3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	4934      	ldr	r1, [pc, #208]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004be0:	f7ff fc62 	bl	80044a8 <HAL_GetTick>
 8004be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be6:	e00a      	b.n	8004bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be8:	f7ff fc5e 	bl	80044a8 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e04f      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bfe:	4b2b      	ldr	r3, [pc, #172]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 020c 	and.w	r2, r3, #12
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d1eb      	bne.n	8004be8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c10:	4b25      	ldr	r3, [pc, #148]	; (8004ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 030f 	and.w	r3, r3, #15
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d20c      	bcs.n	8004c38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c1e:	4b22      	ldr	r3, [pc, #136]	; (8004ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c26:	4b20      	ldr	r3, [pc, #128]	; (8004ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d001      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e032      	b.n	8004c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0304 	and.w	r3, r3, #4
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d008      	beq.n	8004c56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c44:	4b19      	ldr	r3, [pc, #100]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	4916      	ldr	r1, [pc, #88]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d009      	beq.n	8004c76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c62:	4b12      	ldr	r3, [pc, #72]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	490e      	ldr	r1, [pc, #56]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c76:	f000 fbb1 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 8004c7a:	4601      	mov	r1, r0
 8004c7c:	4b0b      	ldr	r3, [pc, #44]	; (8004cac <HAL_RCC_ClockConfig+0x1bc>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	091b      	lsrs	r3, r3, #4
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	4a0a      	ldr	r2, [pc, #40]	; (8004cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8004c88:	5cd3      	ldrb	r3, [r2, r3]
 8004c8a:	fa21 f303 	lsr.w	r3, r1, r3
 8004c8e:	4a09      	ldr	r2, [pc, #36]	; (8004cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8004c90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c92:	4b09      	ldr	r3, [pc, #36]	; (8004cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7ff fafc 	bl	8004294 <HAL_InitTick>

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40023c00 	.word	0x40023c00
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	08016a6c 	.word	0x08016a6c
 8004cb4:	200000d8 	.word	0x200000d8
 8004cb8:	200000dc 	.word	0x200000dc

08004cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cc0:	4b03      	ldr	r3, [pc, #12]	; (8004cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	200000d8 	.word	0x200000d8

08004cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cd8:	f7ff fff0 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004cdc:	4601      	mov	r1, r0
 8004cde:	4b05      	ldr	r3, [pc, #20]	; (8004cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	0a9b      	lsrs	r3, r3, #10
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	4a03      	ldr	r2, [pc, #12]	; (8004cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cea:	5cd3      	ldrb	r3, [r2, r3]
 8004cec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	40023800 	.word	0x40023800
 8004cf8:	08016a7c 	.word	0x08016a7c

08004cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d00:	f7ff ffdc 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004d04:	4601      	mov	r1, r0
 8004d06:	4b05      	ldr	r3, [pc, #20]	; (8004d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	0b5b      	lsrs	r3, r3, #13
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	4a03      	ldr	r2, [pc, #12]	; (8004d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d12:	5cd3      	ldrb	r3, [r2, r3]
 8004d14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	08016a7c 	.word	0x08016a7c

08004d24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	220f      	movs	r2, #15
 8004d32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d34:	4b12      	ldr	r3, [pc, #72]	; (8004d80 <HAL_RCC_GetClockConfig+0x5c>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 0203 	and.w	r2, r3, #3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d40:	4b0f      	ldr	r3, [pc, #60]	; (8004d80 <HAL_RCC_GetClockConfig+0x5c>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d4c:	4b0c      	ldr	r3, [pc, #48]	; (8004d80 <HAL_RCC_GetClockConfig+0x5c>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004d58:	4b09      	ldr	r3, [pc, #36]	; (8004d80 <HAL_RCC_GetClockConfig+0x5c>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	08db      	lsrs	r3, r3, #3
 8004d5e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d66:	4b07      	ldr	r3, [pc, #28]	; (8004d84 <HAL_RCC_GetClockConfig+0x60>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 020f 	and.w	r2, r3, #15
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	601a      	str	r2, [r3, #0]
}
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	40023800 	.word	0x40023800
 8004d84:	40023c00 	.word	0x40023c00

08004d88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08c      	sub	sp, #48	; 0x30
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d90:	2300      	movs	r3, #0
 8004d92:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8004d94:	2300      	movs	r3, #0
 8004d96:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004da4:	2300      	movs	r3, #0
 8004da6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d010      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004dc0:	4b6f      	ldr	r3, [pc, #444]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dc6:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dce:	496c      	ldr	r1, [pc, #432]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004dde:	2301      	movs	r3, #1
 8004de0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d010      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004dee:	4b64      	ldr	r3, [pc, #400]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004df4:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfc:	4960      	ldr	r1, [pc, #384]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0304 	and.w	r3, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d017      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e1c:	4b58      	ldr	r3, [pc, #352]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e2a:	4955      	ldr	r1, [pc, #340]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e3a:	d101      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d017      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e58:	4b49      	ldr	r3, [pc, #292]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e5e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e66:	4946      	ldr	r1, [pc, #280]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e76:	d101      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004e84:	2301      	movs	r3, #1
 8004e86:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0320 	and.w	r3, r3, #32
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 808a 	beq.w	8004faa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	60bb      	str	r3, [r7, #8]
 8004e9a:	4b39      	ldr	r3, [pc, #228]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9e:	4a38      	ldr	r2, [pc, #224]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ea6:	4b36      	ldr	r3, [pc, #216]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eae:	60bb      	str	r3, [r7, #8]
 8004eb0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004eb2:	4b34      	ldr	r3, [pc, #208]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a33      	ldr	r2, [pc, #204]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ebc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ebe:	f7ff faf3 	bl	80044a8 <HAL_GetTick>
 8004ec2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ec6:	f7ff faef 	bl	80044a8 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e278      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ed8:	4b2a      	ldr	r3, [pc, #168]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ee4:	4b26      	ldr	r3, [pc, #152]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eec:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d02f      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004efc:	6a3a      	ldr	r2, [r7, #32]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d028      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f02:	4b1f      	ldr	r3, [pc, #124]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f0a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f0c:	4b1e      	ldr	r3, [pc, #120]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004f0e:	2201      	movs	r2, #1
 8004f10:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f12:	4b1d      	ldr	r3, [pc, #116]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f18:	4a19      	ldr	r2, [pc, #100]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f1e:	4b18      	ldr	r3, [pc, #96]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d114      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f2a:	f7ff fabd 	bl	80044a8 <HAL_GetTick>
 8004f2e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f30:	e00a      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f32:	f7ff fab9 	bl	80044a8 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e240      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f48:	4b0d      	ldr	r3, [pc, #52]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0ee      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f60:	d114      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004f62:	4b07      	ldr	r3, [pc, #28]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f76:	4902      	ldr	r1, [pc, #8]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	608b      	str	r3, [r1, #8]
 8004f7c:	e00c      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004f7e:	bf00      	nop
 8004f80:	40023800 	.word	0x40023800
 8004f84:	40007000 	.word	0x40007000
 8004f88:	42470e40 	.word	0x42470e40
 8004f8c:	4b4a      	ldr	r3, [pc, #296]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	4a49      	ldr	r2, [pc, #292]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f92:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f96:	6093      	str	r3, [r2, #8]
 8004f98:	4b47      	ldr	r3, [pc, #284]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa4:	4944      	ldr	r1, [pc, #272]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0310 	and.w	r3, r3, #16
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d004      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004fbc:	4b3f      	ldr	r3, [pc, #252]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004fbe:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00a      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004fcc:	4b3a      	ldr	r3, [pc, #232]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fda:	4937      	ldr	r1, [pc, #220]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00a      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fee:	4b32      	ldr	r3, [pc, #200]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ff4:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ffc:	492e      	ldr	r1, [pc, #184]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800500c:	2b00      	cmp	r3, #0
 800500e:	d011      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005010:	4b29      	ldr	r3, [pc, #164]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005012:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005016:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501e:	4926      	ldr	r1, [pc, #152]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005020:	4313      	orrs	r3, r2
 8005022:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800502a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800502e:	d101      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005030:	2301      	movs	r3, #1
 8005032:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00a      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005040:	4b1d      	ldr	r3, [pc, #116]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005042:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005046:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504e:	491a      	ldr	r1, [pc, #104]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005050:	4313      	orrs	r3, r2
 8005052:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800505e:	2b00      	cmp	r3, #0
 8005060:	d011      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8005062:	4b15      	ldr	r3, [pc, #84]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005064:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005068:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005070:	4911      	ldr	r1, [pc, #68]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005072:	4313      	orrs	r3, r2
 8005074:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800507c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005080:	d101      	bne.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8005082:	2301      	movs	r3, #1
 8005084:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005088:	2b01      	cmp	r3, #1
 800508a:	d005      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005094:	f040 80ff 	bne.w	8005296 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005098:	4b09      	ldr	r3, [pc, #36]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800509a:	2200      	movs	r2, #0
 800509c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800509e:	f7ff fa03 	bl	80044a8 <HAL_GetTick>
 80050a2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050a4:	e00e      	b.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050a6:	f7ff f9ff 	bl	80044a8 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d907      	bls.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e188      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x642>
 80050b8:	40023800 	.word	0x40023800
 80050bc:	424711e0 	.word	0x424711e0
 80050c0:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050c4:	4b7e      	ldr	r3, [pc, #504]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1ea      	bne.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d009      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d028      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d124      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80050f8:	4b71      	ldr	r3, [pc, #452]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050fe:	0c1b      	lsrs	r3, r3, #16
 8005100:	f003 0303 	and.w	r3, r3, #3
 8005104:	3301      	adds	r3, #1
 8005106:	005b      	lsls	r3, r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800510a:	4b6d      	ldr	r3, [pc, #436]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800510c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005110:	0e1b      	lsrs	r3, r3, #24
 8005112:	f003 030f 	and.w	r3, r3, #15
 8005116:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685a      	ldr	r2, [r3, #4]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	019b      	lsls	r3, r3, #6
 8005122:	431a      	orrs	r2, r3
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	085b      	lsrs	r3, r3, #1
 8005128:	3b01      	subs	r3, #1
 800512a:	041b      	lsls	r3, r3, #16
 800512c:	431a      	orrs	r2, r3
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	061b      	lsls	r3, r3, #24
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	071b      	lsls	r3, r3, #28
 800513a:	4961      	ldr	r1, [pc, #388]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800513c:	4313      	orrs	r3, r2
 800513e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0304 	and.w	r3, r3, #4
 800514a:	2b00      	cmp	r3, #0
 800514c:	d004      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005152:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005156:	d00a      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005160:	2b00      	cmp	r3, #0
 8005162:	d035      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005168:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800516c:	d130      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800516e:	4b54      	ldr	r3, [pc, #336]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005170:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005174:	0c1b      	lsrs	r3, r3, #16
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	3301      	adds	r3, #1
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005180:	4b4f      	ldr	r3, [pc, #316]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005186:	0f1b      	lsrs	r3, r3, #28
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	019b      	lsls	r3, r3, #6
 8005198:	431a      	orrs	r2, r3
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	085b      	lsrs	r3, r3, #1
 800519e:	3b01      	subs	r3, #1
 80051a0:	041b      	lsls	r3, r3, #16
 80051a2:	431a      	orrs	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	061b      	lsls	r3, r3, #24
 80051aa:	431a      	orrs	r2, r3
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	071b      	lsls	r3, r3, #28
 80051b0:	4943      	ldr	r1, [pc, #268]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80051b8:	4b41      	ldr	r3, [pc, #260]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051be:	f023 021f 	bic.w	r2, r3, #31
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c6:	3b01      	subs	r3, #1
 80051c8:	493d      	ldr	r1, [pc, #244]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d029      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051e4:	d124      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80051e6:	4b36      	ldr	r3, [pc, #216]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051ec:	0c1b      	lsrs	r3, r3, #16
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	3301      	adds	r3, #1
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051f8:	4b31      	ldr	r3, [pc, #196]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051fe:	0f1b      	lsrs	r3, r3, #28
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	019b      	lsls	r3, r3, #6
 8005210:	431a      	orrs	r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	3b01      	subs	r3, #1
 800521a:	041b      	lsls	r3, r3, #16
 800521c:	431a      	orrs	r2, r3
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	061b      	lsls	r3, r3, #24
 8005222:	431a      	orrs	r2, r3
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	071b      	lsls	r3, r3, #28
 8005228:	4925      	ldr	r1, [pc, #148]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800522a:	4313      	orrs	r3, r2
 800522c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005238:	2b00      	cmp	r3, #0
 800523a:	d016      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	019b      	lsls	r3, r3, #6
 8005246:	431a      	orrs	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	085b      	lsrs	r3, r3, #1
 800524e:	3b01      	subs	r3, #1
 8005250:	041b      	lsls	r3, r3, #16
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	061b      	lsls	r3, r3, #24
 800525a:	431a      	orrs	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	695b      	ldr	r3, [r3, #20]
 8005260:	071b      	lsls	r3, r3, #28
 8005262:	4917      	ldr	r1, [pc, #92]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005264:	4313      	orrs	r3, r2
 8005266:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800526a:	4b16      	ldr	r3, [pc, #88]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800526c:	2201      	movs	r2, #1
 800526e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005270:	f7ff f91a 	bl	80044a8 <HAL_GetTick>
 8005274:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005276:	e008      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005278:	f7ff f916 	bl	80044a8 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e09f      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800528a:	4b0d      	ldr	r3, [pc, #52]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0f0      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8005296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005298:	2b01      	cmp	r3, #1
 800529a:	f040 8095 	bne.w	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800529e:	4b0a      	ldr	r3, [pc, #40]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052a4:	f7ff f900 	bl	80044a8 <HAL_GetTick>
 80052a8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052aa:	e00f      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80052ac:	f7ff f8fc 	bl	80044a8 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d908      	bls.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e085      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x642>
 80052be:	bf00      	nop
 80052c0:	40023800 	.word	0x40023800
 80052c4:	42470068 	.word	0x42470068
 80052c8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052cc:	4b41      	ldr	r3, [pc, #260]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052d8:	d0e8      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x566>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d009      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d02b      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d127      	bne.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005302:	4b34      	ldr	r3, [pc, #208]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005308:	0c1b      	lsrs	r3, r3, #16
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	3301      	adds	r3, #1
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	699a      	ldr	r2, [r3, #24]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	69db      	ldr	r3, [r3, #28]
 800531c:	019b      	lsls	r3, r3, #6
 800531e:	431a      	orrs	r2, r3
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	085b      	lsrs	r3, r3, #1
 8005324:	3b01      	subs	r3, #1
 8005326:	041b      	lsls	r3, r3, #16
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	061b      	lsls	r3, r3, #24
 8005330:	4928      	ldr	r1, [pc, #160]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005332:	4313      	orrs	r3, r2
 8005334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005338:	4b26      	ldr	r3, [pc, #152]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800533a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800533e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005346:	3b01      	subs	r3, #1
 8005348:	021b      	lsls	r3, r3, #8
 800534a:	4922      	ldr	r1, [pc, #136]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800534c:	4313      	orrs	r3, r2
 800534e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800535a:	2b00      	cmp	r3, #0
 800535c:	d01d      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x612>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005362:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005366:	d118      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005368:	4b1a      	ldr	r3, [pc, #104]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800536a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800536e:	0e1b      	lsrs	r3, r3, #24
 8005370:	f003 030f 	and.w	r3, r3, #15
 8005374:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	019b      	lsls	r3, r3, #6
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	085b      	lsrs	r3, r3, #1
 8005388:	3b01      	subs	r3, #1
 800538a:	041b      	lsls	r3, r3, #16
 800538c:	431a      	orrs	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	061b      	lsls	r3, r3, #24
 8005392:	4910      	ldr	r1, [pc, #64]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800539a:	4b0f      	ldr	r3, [pc, #60]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800539c:	2201      	movs	r2, #1
 800539e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053a0:	f7ff f882 	bl	80044a8 <HAL_GetTick>
 80053a4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80053a8:	f7ff f87e 	bl	80044a8 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d901      	bls.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e007      	b.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053ba:	4b06      	ldr	r3, [pc, #24]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053c6:	d1ef      	bne.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3730      	adds	r7, #48	; 0x30
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800
 80053d8:	42470070 	.word	0x42470070

080053dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80053ea:	2300      	movs	r3, #0
 80053ec:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053f6:	4bc6      	ldr	r3, [pc, #792]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f003 030c 	and.w	r3, r3, #12
 80053fe:	2b0c      	cmp	r3, #12
 8005400:	f200 817e 	bhi.w	8005700 <HAL_RCC_GetSysClockFreq+0x324>
 8005404:	a201      	add	r2, pc, #4	; (adr r2, 800540c <HAL_RCC_GetSysClockFreq+0x30>)
 8005406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540a:	bf00      	nop
 800540c:	08005441 	.word	0x08005441
 8005410:	08005701 	.word	0x08005701
 8005414:	08005701 	.word	0x08005701
 8005418:	08005701 	.word	0x08005701
 800541c:	08005447 	.word	0x08005447
 8005420:	08005701 	.word	0x08005701
 8005424:	08005701 	.word	0x08005701
 8005428:	08005701 	.word	0x08005701
 800542c:	0800544d 	.word	0x0800544d
 8005430:	08005701 	.word	0x08005701
 8005434:	08005701 	.word	0x08005701
 8005438:	08005701 	.word	0x08005701
 800543c:	080055a9 	.word	0x080055a9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005440:	4bb4      	ldr	r3, [pc, #720]	; (8005714 <HAL_RCC_GetSysClockFreq+0x338>)
 8005442:	613b      	str	r3, [r7, #16]
       break;
 8005444:	e15f      	b.n	8005706 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005446:	4bb4      	ldr	r3, [pc, #720]	; (8005718 <HAL_RCC_GetSysClockFreq+0x33c>)
 8005448:	613b      	str	r3, [r7, #16]
      break;
 800544a:	e15c      	b.n	8005706 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800544c:	4bb0      	ldr	r3, [pc, #704]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005454:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005456:	4bae      	ldr	r3, [pc, #696]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d04a      	beq.n	80054f8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005462:	4bab      	ldr	r3, [pc, #684]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	099b      	lsrs	r3, r3, #6
 8005468:	f04f 0400 	mov.w	r4, #0
 800546c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	ea03 0501 	and.w	r5, r3, r1
 8005478:	ea04 0602 	and.w	r6, r4, r2
 800547c:	4629      	mov	r1, r5
 800547e:	4632      	mov	r2, r6
 8005480:	f04f 0300 	mov.w	r3, #0
 8005484:	f04f 0400 	mov.w	r4, #0
 8005488:	0154      	lsls	r4, r2, #5
 800548a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800548e:	014b      	lsls	r3, r1, #5
 8005490:	4619      	mov	r1, r3
 8005492:	4622      	mov	r2, r4
 8005494:	1b49      	subs	r1, r1, r5
 8005496:	eb62 0206 	sbc.w	r2, r2, r6
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	f04f 0400 	mov.w	r4, #0
 80054a2:	0194      	lsls	r4, r2, #6
 80054a4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80054a8:	018b      	lsls	r3, r1, #6
 80054aa:	1a5b      	subs	r3, r3, r1
 80054ac:	eb64 0402 	sbc.w	r4, r4, r2
 80054b0:	f04f 0100 	mov.w	r1, #0
 80054b4:	f04f 0200 	mov.w	r2, #0
 80054b8:	00e2      	lsls	r2, r4, #3
 80054ba:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80054be:	00d9      	lsls	r1, r3, #3
 80054c0:	460b      	mov	r3, r1
 80054c2:	4614      	mov	r4, r2
 80054c4:	195b      	adds	r3, r3, r5
 80054c6:	eb44 0406 	adc.w	r4, r4, r6
 80054ca:	f04f 0100 	mov.w	r1, #0
 80054ce:	f04f 0200 	mov.w	r2, #0
 80054d2:	0262      	lsls	r2, r4, #9
 80054d4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80054d8:	0259      	lsls	r1, r3, #9
 80054da:	460b      	mov	r3, r1
 80054dc:	4614      	mov	r4, r2
 80054de:	4618      	mov	r0, r3
 80054e0:	4621      	mov	r1, r4
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f04f 0400 	mov.w	r4, #0
 80054e8:	461a      	mov	r2, r3
 80054ea:	4623      	mov	r3, r4
 80054ec:	f7fb fb7c 	bl	8000be8 <__aeabi_uldivmod>
 80054f0:	4603      	mov	r3, r0
 80054f2:	460c      	mov	r4, r1
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	e049      	b.n	800558c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054f8:	4b85      	ldr	r3, [pc, #532]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	099b      	lsrs	r3, r3, #6
 80054fe:	f04f 0400 	mov.w	r4, #0
 8005502:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005506:	f04f 0200 	mov.w	r2, #0
 800550a:	ea03 0501 	and.w	r5, r3, r1
 800550e:	ea04 0602 	and.w	r6, r4, r2
 8005512:	4629      	mov	r1, r5
 8005514:	4632      	mov	r2, r6
 8005516:	f04f 0300 	mov.w	r3, #0
 800551a:	f04f 0400 	mov.w	r4, #0
 800551e:	0154      	lsls	r4, r2, #5
 8005520:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005524:	014b      	lsls	r3, r1, #5
 8005526:	4619      	mov	r1, r3
 8005528:	4622      	mov	r2, r4
 800552a:	1b49      	subs	r1, r1, r5
 800552c:	eb62 0206 	sbc.w	r2, r2, r6
 8005530:	f04f 0300 	mov.w	r3, #0
 8005534:	f04f 0400 	mov.w	r4, #0
 8005538:	0194      	lsls	r4, r2, #6
 800553a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800553e:	018b      	lsls	r3, r1, #6
 8005540:	1a5b      	subs	r3, r3, r1
 8005542:	eb64 0402 	sbc.w	r4, r4, r2
 8005546:	f04f 0100 	mov.w	r1, #0
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	00e2      	lsls	r2, r4, #3
 8005550:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005554:	00d9      	lsls	r1, r3, #3
 8005556:	460b      	mov	r3, r1
 8005558:	4614      	mov	r4, r2
 800555a:	195b      	adds	r3, r3, r5
 800555c:	eb44 0406 	adc.w	r4, r4, r6
 8005560:	f04f 0100 	mov.w	r1, #0
 8005564:	f04f 0200 	mov.w	r2, #0
 8005568:	02a2      	lsls	r2, r4, #10
 800556a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800556e:	0299      	lsls	r1, r3, #10
 8005570:	460b      	mov	r3, r1
 8005572:	4614      	mov	r4, r2
 8005574:	4618      	mov	r0, r3
 8005576:	4621      	mov	r1, r4
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f04f 0400 	mov.w	r4, #0
 800557e:	461a      	mov	r2, r3
 8005580:	4623      	mov	r3, r4
 8005582:	f7fb fb31 	bl	8000be8 <__aeabi_uldivmod>
 8005586:	4603      	mov	r3, r0
 8005588:	460c      	mov	r4, r1
 800558a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800558c:	4b60      	ldr	r3, [pc, #384]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	0c1b      	lsrs	r3, r3, #16
 8005592:	f003 0303 	and.w	r3, r3, #3
 8005596:	3301      	adds	r3, #1
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a4:	613b      	str	r3, [r7, #16]
      break;
 80055a6:	e0ae      	b.n	8005706 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055a8:	4b59      	ldr	r3, [pc, #356]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055b0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80055b2:	4b57      	ldr	r3, [pc, #348]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d04a      	beq.n	8005654 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055be:	4b54      	ldr	r3, [pc, #336]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	099b      	lsrs	r3, r3, #6
 80055c4:	f04f 0400 	mov.w	r4, #0
 80055c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	ea03 0501 	and.w	r5, r3, r1
 80055d4:	ea04 0602 	and.w	r6, r4, r2
 80055d8:	4629      	mov	r1, r5
 80055da:	4632      	mov	r2, r6
 80055dc:	f04f 0300 	mov.w	r3, #0
 80055e0:	f04f 0400 	mov.w	r4, #0
 80055e4:	0154      	lsls	r4, r2, #5
 80055e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80055ea:	014b      	lsls	r3, r1, #5
 80055ec:	4619      	mov	r1, r3
 80055ee:	4622      	mov	r2, r4
 80055f0:	1b49      	subs	r1, r1, r5
 80055f2:	eb62 0206 	sbc.w	r2, r2, r6
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	f04f 0400 	mov.w	r4, #0
 80055fe:	0194      	lsls	r4, r2, #6
 8005600:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005604:	018b      	lsls	r3, r1, #6
 8005606:	1a5b      	subs	r3, r3, r1
 8005608:	eb64 0402 	sbc.w	r4, r4, r2
 800560c:	f04f 0100 	mov.w	r1, #0
 8005610:	f04f 0200 	mov.w	r2, #0
 8005614:	00e2      	lsls	r2, r4, #3
 8005616:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800561a:	00d9      	lsls	r1, r3, #3
 800561c:	460b      	mov	r3, r1
 800561e:	4614      	mov	r4, r2
 8005620:	195b      	adds	r3, r3, r5
 8005622:	eb44 0406 	adc.w	r4, r4, r6
 8005626:	f04f 0100 	mov.w	r1, #0
 800562a:	f04f 0200 	mov.w	r2, #0
 800562e:	0262      	lsls	r2, r4, #9
 8005630:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005634:	0259      	lsls	r1, r3, #9
 8005636:	460b      	mov	r3, r1
 8005638:	4614      	mov	r4, r2
 800563a:	4618      	mov	r0, r3
 800563c:	4621      	mov	r1, r4
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f04f 0400 	mov.w	r4, #0
 8005644:	461a      	mov	r2, r3
 8005646:	4623      	mov	r3, r4
 8005648:	f7fb face 	bl	8000be8 <__aeabi_uldivmod>
 800564c:	4603      	mov	r3, r0
 800564e:	460c      	mov	r4, r1
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	e049      	b.n	80056e8 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005654:	4b2e      	ldr	r3, [pc, #184]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	099b      	lsrs	r3, r3, #6
 800565a:	f04f 0400 	mov.w	r4, #0
 800565e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	ea03 0501 	and.w	r5, r3, r1
 800566a:	ea04 0602 	and.w	r6, r4, r2
 800566e:	4629      	mov	r1, r5
 8005670:	4632      	mov	r2, r6
 8005672:	f04f 0300 	mov.w	r3, #0
 8005676:	f04f 0400 	mov.w	r4, #0
 800567a:	0154      	lsls	r4, r2, #5
 800567c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005680:	014b      	lsls	r3, r1, #5
 8005682:	4619      	mov	r1, r3
 8005684:	4622      	mov	r2, r4
 8005686:	1b49      	subs	r1, r1, r5
 8005688:	eb62 0206 	sbc.w	r2, r2, r6
 800568c:	f04f 0300 	mov.w	r3, #0
 8005690:	f04f 0400 	mov.w	r4, #0
 8005694:	0194      	lsls	r4, r2, #6
 8005696:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800569a:	018b      	lsls	r3, r1, #6
 800569c:	1a5b      	subs	r3, r3, r1
 800569e:	eb64 0402 	sbc.w	r4, r4, r2
 80056a2:	f04f 0100 	mov.w	r1, #0
 80056a6:	f04f 0200 	mov.w	r2, #0
 80056aa:	00e2      	lsls	r2, r4, #3
 80056ac:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80056b0:	00d9      	lsls	r1, r3, #3
 80056b2:	460b      	mov	r3, r1
 80056b4:	4614      	mov	r4, r2
 80056b6:	195b      	adds	r3, r3, r5
 80056b8:	eb44 0406 	adc.w	r4, r4, r6
 80056bc:	f04f 0100 	mov.w	r1, #0
 80056c0:	f04f 0200 	mov.w	r2, #0
 80056c4:	02a2      	lsls	r2, r4, #10
 80056c6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80056ca:	0299      	lsls	r1, r3, #10
 80056cc:	460b      	mov	r3, r1
 80056ce:	4614      	mov	r4, r2
 80056d0:	4618      	mov	r0, r3
 80056d2:	4621      	mov	r1, r4
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f04f 0400 	mov.w	r4, #0
 80056da:	461a      	mov	r2, r3
 80056dc:	4623      	mov	r3, r4
 80056de:	f7fb fa83 	bl	8000be8 <__aeabi_uldivmod>
 80056e2:	4603      	mov	r3, r0
 80056e4:	460c      	mov	r4, r1
 80056e6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80056e8:	4b09      	ldr	r3, [pc, #36]	; (8005710 <HAL_RCC_GetSysClockFreq+0x334>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	0f1b      	lsrs	r3, r3, #28
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056fc:	613b      	str	r3, [r7, #16]
      break;
 80056fe:	e002      	b.n	8005706 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005700:	4b04      	ldr	r3, [pc, #16]	; (8005714 <HAL_RCC_GetSysClockFreq+0x338>)
 8005702:	613b      	str	r3, [r7, #16]
      break;
 8005704:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005706:	693b      	ldr	r3, [r7, #16]
}
 8005708:	4618      	mov	r0, r3
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005710:	40023800 	.word	0x40023800
 8005714:	00f42400 	.word	0x00f42400
 8005718:	007a1200 	.word	0x007a1200

0800571c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b086      	sub	sp, #24
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0301 	and.w	r3, r3, #1
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 8083 	beq.w	800583c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005736:	4b95      	ldr	r3, [pc, #596]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 030c 	and.w	r3, r3, #12
 800573e:	2b04      	cmp	r3, #4
 8005740:	d019      	beq.n	8005776 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005742:	4b92      	ldr	r3, [pc, #584]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800574a:	2b08      	cmp	r3, #8
 800574c:	d106      	bne.n	800575c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800574e:	4b8f      	ldr	r3, [pc, #572]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005756:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800575a:	d00c      	beq.n	8005776 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800575c:	4b8b      	ldr	r3, [pc, #556]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005764:	2b0c      	cmp	r3, #12
 8005766:	d112      	bne.n	800578e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005768:	4b88      	ldr	r3, [pc, #544]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005770:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005774:	d10b      	bne.n	800578e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005776:	4b85      	ldr	r3, [pc, #532]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d05b      	beq.n	800583a <HAL_RCC_OscConfig+0x11e>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d157      	bne.n	800583a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e216      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005796:	d106      	bne.n	80057a6 <HAL_RCC_OscConfig+0x8a>
 8005798:	4b7c      	ldr	r3, [pc, #496]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a7b      	ldr	r2, [pc, #492]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800579e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057a2:	6013      	str	r3, [r2, #0]
 80057a4:	e01d      	b.n	80057e2 <HAL_RCC_OscConfig+0xc6>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057ae:	d10c      	bne.n	80057ca <HAL_RCC_OscConfig+0xae>
 80057b0:	4b76      	ldr	r3, [pc, #472]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a75      	ldr	r2, [pc, #468]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057ba:	6013      	str	r3, [r2, #0]
 80057bc:	4b73      	ldr	r3, [pc, #460]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a72      	ldr	r2, [pc, #456]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057c6:	6013      	str	r3, [r2, #0]
 80057c8:	e00b      	b.n	80057e2 <HAL_RCC_OscConfig+0xc6>
 80057ca:	4b70      	ldr	r3, [pc, #448]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a6f      	ldr	r2, [pc, #444]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057d4:	6013      	str	r3, [r2, #0]
 80057d6:	4b6d      	ldr	r3, [pc, #436]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a6c      	ldr	r2, [pc, #432]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80057dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057e0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d013      	beq.n	8005812 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ea:	f7fe fe5d 	bl	80044a8 <HAL_GetTick>
 80057ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057f0:	e008      	b.n	8005804 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057f2:	f7fe fe59 	bl	80044a8 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b64      	cmp	r3, #100	; 0x64
 80057fe:	d901      	bls.n	8005804 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e1db      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005804:	4b61      	ldr	r3, [pc, #388]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0f0      	beq.n	80057f2 <HAL_RCC_OscConfig+0xd6>
 8005810:	e014      	b.n	800583c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005812:	f7fe fe49 	bl	80044a8 <HAL_GetTick>
 8005816:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005818:	e008      	b.n	800582c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800581a:	f7fe fe45 	bl	80044a8 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b64      	cmp	r3, #100	; 0x64
 8005826:	d901      	bls.n	800582c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e1c7      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800582c:	4b57      	ldr	r3, [pc, #348]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d1f0      	bne.n	800581a <HAL_RCC_OscConfig+0xfe>
 8005838:	e000      	b.n	800583c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800583a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d06f      	beq.n	8005928 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005848:	4b50      	ldr	r3, [pc, #320]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f003 030c 	and.w	r3, r3, #12
 8005850:	2b00      	cmp	r3, #0
 8005852:	d017      	beq.n	8005884 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005854:	4b4d      	ldr	r3, [pc, #308]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800585c:	2b08      	cmp	r3, #8
 800585e:	d105      	bne.n	800586c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005860:	4b4a      	ldr	r3, [pc, #296]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00b      	beq.n	8005884 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800586c:	4b47      	ldr	r3, [pc, #284]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005874:	2b0c      	cmp	r3, #12
 8005876:	d11c      	bne.n	80058b2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005878:	4b44      	ldr	r3, [pc, #272]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d116      	bne.n	80058b2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005884:	4b41      	ldr	r3, [pc, #260]	; (800598c <HAL_RCC_OscConfig+0x270>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <HAL_RCC_OscConfig+0x180>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d001      	beq.n	800589c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e18f      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800589c:	4b3b      	ldr	r3, [pc, #236]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	00db      	lsls	r3, r3, #3
 80058aa:	4938      	ldr	r1, [pc, #224]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058b0:	e03a      	b.n	8005928 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d020      	beq.n	80058fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058ba:	4b35      	ldr	r3, [pc, #212]	; (8005990 <HAL_RCC_OscConfig+0x274>)
 80058bc:	2201      	movs	r2, #1
 80058be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c0:	f7fe fdf2 	bl	80044a8 <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058c8:	f7fe fdee 	bl	80044a8 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e170      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058da:	4b2c      	ldr	r3, [pc, #176]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0302 	and.w	r3, r3, #2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0f0      	beq.n	80058c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058e6:	4b29      	ldr	r3, [pc, #164]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	4925      	ldr	r1, [pc, #148]	; (800598c <HAL_RCC_OscConfig+0x270>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	600b      	str	r3, [r1, #0]
 80058fa:	e015      	b.n	8005928 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058fc:	4b24      	ldr	r3, [pc, #144]	; (8005990 <HAL_RCC_OscConfig+0x274>)
 80058fe:	2200      	movs	r2, #0
 8005900:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005902:	f7fe fdd1 	bl	80044a8 <HAL_GetTick>
 8005906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005908:	e008      	b.n	800591c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800590a:	f7fe fdcd 	bl	80044a8 <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	2b02      	cmp	r3, #2
 8005916:	d901      	bls.n	800591c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e14f      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800591c:	4b1b      	ldr	r3, [pc, #108]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0302 	and.w	r3, r3, #2
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1f0      	bne.n	800590a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0308 	and.w	r3, r3, #8
 8005930:	2b00      	cmp	r3, #0
 8005932:	d037      	beq.n	80059a4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d016      	beq.n	800596a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800593c:	4b15      	ldr	r3, [pc, #84]	; (8005994 <HAL_RCC_OscConfig+0x278>)
 800593e:	2201      	movs	r2, #1
 8005940:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005942:	f7fe fdb1 	bl	80044a8 <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800594a:	f7fe fdad 	bl	80044a8 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e12f      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800595c:	4b0b      	ldr	r3, [pc, #44]	; (800598c <HAL_RCC_OscConfig+0x270>)
 800595e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x22e>
 8005968:	e01c      	b.n	80059a4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800596a:	4b0a      	ldr	r3, [pc, #40]	; (8005994 <HAL_RCC_OscConfig+0x278>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005970:	f7fe fd9a 	bl	80044a8 <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005976:	e00f      	b.n	8005998 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005978:	f7fe fd96 	bl	80044a8 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d908      	bls.n	8005998 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e118      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
 800598a:	bf00      	nop
 800598c:	40023800 	.word	0x40023800
 8005990:	42470000 	.word	0x42470000
 8005994:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005998:	4b8a      	ldr	r3, [pc, #552]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 800599a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1e9      	bne.n	8005978 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0304 	and.w	r3, r3, #4
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 8097 	beq.w	8005ae0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059b2:	2300      	movs	r3, #0
 80059b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059b6:	4b83      	ldr	r3, [pc, #524]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 80059b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10f      	bne.n	80059e2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	4b7f      	ldr	r3, [pc, #508]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 80059c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ca:	4a7e      	ldr	r2, [pc, #504]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 80059cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059d0:	6413      	str	r3, [r2, #64]	; 0x40
 80059d2:	4b7c      	ldr	r3, [pc, #496]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 80059d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80059de:	2301      	movs	r3, #1
 80059e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059e2:	4b79      	ldr	r3, [pc, #484]	; (8005bc8 <HAL_RCC_OscConfig+0x4ac>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d118      	bne.n	8005a20 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059ee:	4b76      	ldr	r3, [pc, #472]	; (8005bc8 <HAL_RCC_OscConfig+0x4ac>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a75      	ldr	r2, [pc, #468]	; (8005bc8 <HAL_RCC_OscConfig+0x4ac>)
 80059f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059fa:	f7fe fd55 	bl	80044a8 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a00:	e008      	b.n	8005a14 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a02:	f7fe fd51 	bl	80044a8 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d901      	bls.n	8005a14 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e0d3      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a14:	4b6c      	ldr	r3, [pc, #432]	; (8005bc8 <HAL_RCC_OscConfig+0x4ac>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0f0      	beq.n	8005a02 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d106      	bne.n	8005a36 <HAL_RCC_OscConfig+0x31a>
 8005a28:	4b66      	ldr	r3, [pc, #408]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a2c:	4a65      	ldr	r2, [pc, #404]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a2e:	f043 0301 	orr.w	r3, r3, #1
 8005a32:	6713      	str	r3, [r2, #112]	; 0x70
 8005a34:	e01c      	b.n	8005a70 <HAL_RCC_OscConfig+0x354>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	2b05      	cmp	r3, #5
 8005a3c:	d10c      	bne.n	8005a58 <HAL_RCC_OscConfig+0x33c>
 8005a3e:	4b61      	ldr	r3, [pc, #388]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a42:	4a60      	ldr	r2, [pc, #384]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a44:	f043 0304 	orr.w	r3, r3, #4
 8005a48:	6713      	str	r3, [r2, #112]	; 0x70
 8005a4a:	4b5e      	ldr	r3, [pc, #376]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a4e:	4a5d      	ldr	r2, [pc, #372]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a50:	f043 0301 	orr.w	r3, r3, #1
 8005a54:	6713      	str	r3, [r2, #112]	; 0x70
 8005a56:	e00b      	b.n	8005a70 <HAL_RCC_OscConfig+0x354>
 8005a58:	4b5a      	ldr	r3, [pc, #360]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5c:	4a59      	ldr	r2, [pc, #356]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a5e:	f023 0301 	bic.w	r3, r3, #1
 8005a62:	6713      	str	r3, [r2, #112]	; 0x70
 8005a64:	4b57      	ldr	r3, [pc, #348]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a68:	4a56      	ldr	r2, [pc, #344]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a6a:	f023 0304 	bic.w	r3, r3, #4
 8005a6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d015      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a78:	f7fe fd16 	bl	80044a8 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a80:	f7fe fd12 	bl	80044a8 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e092      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a96:	4b4b      	ldr	r3, [pc, #300]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0ee      	beq.n	8005a80 <HAL_RCC_OscConfig+0x364>
 8005aa2:	e014      	b.n	8005ace <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aa4:	f7fe fd00 	bl	80044a8 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005aaa:	e00a      	b.n	8005ac2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005aac:	f7fe fcfc 	bl	80044a8 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e07c      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ac2:	4b40      	ldr	r3, [pc, #256]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1ee      	bne.n	8005aac <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ace:	7dfb      	ldrb	r3, [r7, #23]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d105      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ad4:	4b3b      	ldr	r3, [pc, #236]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad8:	4a3a      	ldr	r2, [pc, #232]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005ada:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ade:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d068      	beq.n	8005bba <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ae8:	4b36      	ldr	r3, [pc, #216]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 030c 	and.w	r3, r3, #12
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d060      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d145      	bne.n	8005b88 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005afc:	4b33      	ldr	r3, [pc, #204]	; (8005bcc <HAL_RCC_OscConfig+0x4b0>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b02:	f7fe fcd1 	bl	80044a8 <HAL_GetTick>
 8005b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b08:	e008      	b.n	8005b1c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b0a:	f7fe fccd 	bl	80044a8 <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d901      	bls.n	8005b1c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e04f      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b1c:	4b29      	ldr	r3, [pc, #164]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1f0      	bne.n	8005b0a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	69da      	ldr	r2, [r3, #28]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	431a      	orrs	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	019b      	lsls	r3, r3, #6
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b3e:	085b      	lsrs	r3, r3, #1
 8005b40:	3b01      	subs	r3, #1
 8005b42:	041b      	lsls	r3, r3, #16
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b4a:	061b      	lsls	r3, r3, #24
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	071b      	lsls	r3, r3, #28
 8005b54:	491b      	ldr	r1, [pc, #108]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b5a:	4b1c      	ldr	r3, [pc, #112]	; (8005bcc <HAL_RCC_OscConfig+0x4b0>)
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b60:	f7fe fca2 	bl	80044a8 <HAL_GetTick>
 8005b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b66:	e008      	b.n	8005b7a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b68:	f7fe fc9e 	bl	80044a8 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e020      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b7a:	4b12      	ldr	r3, [pc, #72]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0f0      	beq.n	8005b68 <HAL_RCC_OscConfig+0x44c>
 8005b86:	e018      	b.n	8005bba <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b88:	4b10      	ldr	r3, [pc, #64]	; (8005bcc <HAL_RCC_OscConfig+0x4b0>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8e:	f7fe fc8b 	bl	80044a8 <HAL_GetTick>
 8005b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b94:	e008      	b.n	8005ba8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b96:	f7fe fc87 	bl	80044a8 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d901      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e009      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ba8:	4b06      	ldr	r3, [pc, #24]	; (8005bc4 <HAL_RCC_OscConfig+0x4a8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1f0      	bne.n	8005b96 <HAL_RCC_OscConfig+0x47a>
 8005bb4:	e001      	b.n	8005bba <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	40023800 	.word	0x40023800
 8005bc8:	40007000 	.word	0x40007000
 8005bcc:	42470060 	.word	0x42470060

08005bd0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e083      	b.n	8005cea <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	7f5b      	ldrb	r3, [r3, #29]
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d105      	bne.n	8005bf8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7fe f9ba 	bl	8003f6c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	22ca      	movs	r2, #202	; 0xca
 8005c04:	625a      	str	r2, [r3, #36]	; 0x24
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2253      	movs	r2, #83	; 0x53
 8005c0c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 f897 	bl	8005d42 <RTC_EnterInitMode>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d008      	beq.n	8005c2c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	22ff      	movs	r2, #255	; 0xff
 8005c20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2204      	movs	r2, #4
 8005c26:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e05e      	b.n	8005cea <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6812      	ldr	r2, [r2, #0]
 8005c36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c3e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6899      	ldr	r1, [r3, #8]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	431a      	orrs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	68d2      	ldr	r2, [r2, #12]
 8005c66:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6919      	ldr	r1, [r3, #16]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	041a      	lsls	r2, r3, #16
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c8a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10e      	bne.n	8005cb8 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f829 	bl	8005cf2 <HAL_RTC_WaitForSynchro>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d008      	beq.n	8005cb8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	22ff      	movs	r2, #255	; 0xff
 8005cac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2204      	movs	r2, #4
 8005cb2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e018      	b.n	8005cea <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cc6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	699a      	ldr	r2, [r3, #24]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	22ff      	movs	r2, #255	; 0xff
 8005ce0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
  }
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3708      	adds	r7, #8
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b084      	sub	sp, #16
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d0c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d0e:	f7fe fbcb 	bl	80044a8 <HAL_GetTick>
 8005d12:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005d14:	e009      	b.n	8005d2a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d16:	f7fe fbc7 	bl	80044a8 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d24:	d901      	bls.n	8005d2a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e007      	b.n	8005d3a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f003 0320 	and.w	r3, r3, #32
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d0ee      	beq.n	8005d16 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b084      	sub	sp, #16
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d119      	bne.n	8005d90 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f04f 32ff 	mov.w	r2, #4294967295
 8005d64:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d66:	f7fe fb9f 	bl	80044a8 <HAL_GetTick>
 8005d6a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d6c:	e009      	b.n	8005d82 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d6e:	f7fe fb9b 	bl	80044a8 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d7c:	d901      	bls.n	8005d82 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e007      	b.n	8005d92 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d0ee      	beq.n	8005d6e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3710      	adds	r7, #16
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b082      	sub	sp, #8
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e022      	b.n	8005df2 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d105      	bne.n	8005dc4 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7fe f8ea 	bl	8003f98 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2203      	movs	r2, #3
 8005dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 f815 	bl	8005dfc <HAL_SD_InitCard>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e00a      	b.n	8005df2 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3708      	adds	r7, #8
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
	...

08005dfc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005dfc:	b5b0      	push	{r4, r5, r7, lr}
 8005dfe:	b08e      	sub	sp, #56	; 0x38
 8005e00:	af04      	add	r7, sp, #16
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005e04:	2300      	movs	r3, #0
 8005e06:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005e10:	2300      	movs	r3, #0
 8005e12:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005e14:	2300      	movs	r3, #0
 8005e16:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005e18:	2376      	movs	r3, #118	; 0x76
 8005e1a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681d      	ldr	r5, [r3, #0]
 8005e20:	466c      	mov	r4, sp
 8005e22:	f107 0314 	add.w	r3, r7, #20
 8005e26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005e2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005e2e:	f107 0308 	add.w	r3, r7, #8
 8005e32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e34:	4628      	mov	r0, r5
 8005e36:	f001 f9ad 	bl	8007194 <SDIO_Init>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005e40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d001      	beq.n	8005e4c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e031      	b.n	8005eb0 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005e4c:	4b1a      	ldr	r3, [pc, #104]	; (8005eb8 <HAL_SD_InitCard+0xbc>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f001 f9c7 	bl	80071ea <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005e5c:	4b16      	ldr	r3, [pc, #88]	; (8005eb8 <HAL_SD_InitCard+0xbc>)
 8005e5e:	2201      	movs	r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fa9c 	bl	80063a0 <SD_PowerON>
 8005e68:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e6a:	6a3b      	ldr	r3, [r7, #32]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00b      	beq.n	8005e88 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e7c:	6a3b      	ldr	r3, [r7, #32]
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e013      	b.n	8005eb0 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 f9bb 	bl	8006204 <SD_InitCard>
 8005e8e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e90:	6a3b      	ldr	r3, [r7, #32]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00b      	beq.n	8005eae <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ea2:	6a3b      	ldr	r3, [r7, #32]
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e000      	b.n	8005eb0 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3728      	adds	r7, #40	; 0x28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bdb0      	pop	{r4, r5, r7, pc}
 8005eb8:	422580a0 	.word	0x422580a0

08005ebc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eca:	0f9b      	lsrs	r3, r3, #30
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ed6:	0e9b      	lsrs	r3, r3, #26
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ee8:	0e1b      	lsrs	r3, r3, #24
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	f003 0303 	and.w	r3, r3, #3
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005efa:	0c1b      	lsrs	r3, r3, #16
 8005efc:	b2da      	uxtb	r2, r3
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f06:	0a1b      	lsrs	r3, r3, #8
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f12:	b2da      	uxtb	r2, r3
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f1c:	0d1b      	lsrs	r3, r3, #20
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f28:	0c1b      	lsrs	r3, r3, #16
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f003 030f 	and.w	r3, r3, #15
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f3a:	0bdb      	lsrs	r3, r3, #15
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f4c:	0b9b      	lsrs	r3, r3, #14
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f003 0301 	and.w	r3, r3, #1
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f5e:	0b5b      	lsrs	r3, r3, #13
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f70:	0b1b      	lsrs	r3, r3, #12
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	2200      	movs	r2, #0
 8005f82:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d163      	bne.n	8006054 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f90:	009a      	lsls	r2, r3, #2
 8005f92:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f96:	4013      	ands	r3, r2
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005f9c:	0f92      	lsrs	r2, r2, #30
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fa8:	0edb      	lsrs	r3, r3, #27
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fba:	0e1b      	lsrs	r3, r3, #24
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fcc:	0d5b      	lsrs	r3, r3, #21
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	f003 0307 	and.w	r3, r3, #7
 8005fd4:	b2da      	uxtb	r2, r3
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fde:	0c9b      	lsrs	r3, r3, #18
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	f003 0307 	and.w	r3, r3, #7
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ff0:	0bdb      	lsrs	r3, r3, #15
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	f003 0307 	and.w	r3, r3, #7
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	7e1b      	ldrb	r3, [r3, #24]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	f003 0307 	and.w	r3, r3, #7
 8006012:	3302      	adds	r3, #2
 8006014:	2201      	movs	r2, #1
 8006016:	fa02 f303 	lsl.w	r3, r2, r3
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800601e:	fb02 f203 	mul.w	r2, r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	7a1b      	ldrb	r3, [r3, #8]
 800602a:	b2db      	uxtb	r3, r3
 800602c:	f003 030f 	and.w	r3, r3, #15
 8006030:	2201      	movs	r2, #1
 8006032:	409a      	lsls	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800603c:	687a      	ldr	r2, [r7, #4]
 800603e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006040:	0a52      	lsrs	r2, r2, #9
 8006042:	fb02 f203 	mul.w	r2, r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006050:	661a      	str	r2, [r3, #96]	; 0x60
 8006052:	e031      	b.n	80060b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006058:	2b01      	cmp	r3, #1
 800605a:	d11d      	bne.n	8006098 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006060:	041b      	lsls	r3, r3, #16
 8006062:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800606a:	0c1b      	lsrs	r3, r3, #16
 800606c:	431a      	orrs	r2, r3
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	3301      	adds	r3, #1
 8006078:	029a      	lsls	r2, r3, #10
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f44f 7200 	mov.w	r2, #512	; 0x200
 800608c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	661a      	str	r2, [r3, #96]	; 0x60
 8006096:	e00f      	b.n	80060b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a58      	ldr	r2, [pc, #352]	; (8006200 <HAL_SD_GetCardCSD+0x344>)
 800609e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e09d      	b.n	80061f4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060bc:	0b9b      	lsrs	r3, r3, #14
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	f003 0301 	and.w	r3, r3, #1
 80060c4:	b2da      	uxtb	r2, r3
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060ce:	09db      	lsrs	r3, r3, #7
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f0:	0fdb      	lsrs	r3, r3, #31
 80060f2:	b2da      	uxtb	r2, r3
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060fc:	0f5b      	lsrs	r3, r3, #29
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	f003 0303 	and.w	r3, r3, #3
 8006104:	b2da      	uxtb	r2, r3
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800610e:	0e9b      	lsrs	r3, r3, #26
 8006110:	b2db      	uxtb	r3, r3
 8006112:	f003 0307 	and.w	r3, r3, #7
 8006116:	b2da      	uxtb	r2, r3
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006120:	0d9b      	lsrs	r3, r3, #22
 8006122:	b2db      	uxtb	r3, r3
 8006124:	f003 030f 	and.w	r3, r3, #15
 8006128:	b2da      	uxtb	r2, r3
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006132:	0d5b      	lsrs	r3, r3, #21
 8006134:	b2db      	uxtb	r3, r3
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	b2da      	uxtb	r2, r3
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800614e:	0c1b      	lsrs	r3, r3, #16
 8006150:	b2db      	uxtb	r3, r3
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	b2da      	uxtb	r2, r3
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006162:	0bdb      	lsrs	r3, r3, #15
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	b2da      	uxtb	r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006176:	0b9b      	lsrs	r3, r3, #14
 8006178:	b2db      	uxtb	r3, r3
 800617a:	f003 0301 	and.w	r3, r3, #1
 800617e:	b2da      	uxtb	r2, r3
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800618a:	0b5b      	lsrs	r3, r3, #13
 800618c:	b2db      	uxtb	r3, r3
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	b2da      	uxtb	r2, r3
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619e:	0b1b      	lsrs	r3, r3, #12
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b2:	0a9b      	lsrs	r3, r3, #10
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	f003 0303 	and.w	r3, r3, #3
 80061ba:	b2da      	uxtb	r2, r3
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c6:	0a1b      	lsrs	r3, r3, #8
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f003 0303 	and.w	r3, r3, #3
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061da:	085b      	lsrs	r3, r3, #1
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061e2:	b2da      	uxtb	r2, r3
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr
 8006200:	004005ff 	.word	0x004005ff

08006204 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006204:	b5b0      	push	{r4, r5, r7, lr}
 8006206:	b094      	sub	sp, #80	; 0x50
 8006208:	af04      	add	r7, sp, #16
 800620a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800620c:	2301      	movs	r3, #1
 800620e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4618      	mov	r0, r3
 8006216:	f000 fff7 	bl	8007208 <SDIO_GetPowerState>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d102      	bne.n	8006226 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006220:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006224:	e0b7      	b.n	8006396 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800622a:	2b03      	cmp	r3, #3
 800622c:	d02f      	beq.n	800628e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4618      	mov	r0, r3
 8006234:	f001 f8e5 	bl	8007402 <SDMMC_CmdSendCID>
 8006238:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800623a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623c:	2b00      	cmp	r3, #0
 800623e:	d001      	beq.n	8006244 <SD_InitCard+0x40>
    {
      return errorstate;
 8006240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006242:	e0a8      	b.n	8006396 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2100      	movs	r1, #0
 800624a:	4618      	mov	r0, r3
 800624c:	f001 f821 	bl	8007292 <SDIO_GetResponse>
 8006250:	4602      	mov	r2, r0
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2104      	movs	r1, #4
 800625c:	4618      	mov	r0, r3
 800625e:	f001 f818 	bl	8007292 <SDIO_GetResponse>
 8006262:	4602      	mov	r2, r0
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2108      	movs	r1, #8
 800626e:	4618      	mov	r0, r3
 8006270:	f001 f80f 	bl	8007292 <SDIO_GetResponse>
 8006274:	4602      	mov	r2, r0
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	210c      	movs	r1, #12
 8006280:	4618      	mov	r0, r3
 8006282:	f001 f806 	bl	8007292 <SDIO_GetResponse>
 8006286:	4602      	mov	r2, r0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006292:	2b03      	cmp	r3, #3
 8006294:	d00d      	beq.n	80062b2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f107 020e 	add.w	r2, r7, #14
 800629e:	4611      	mov	r1, r2
 80062a0:	4618      	mov	r0, r3
 80062a2:	f001 f8eb 	bl	800747c <SDMMC_CmdSetRelAdd>
 80062a6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80062a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <SD_InitCard+0xae>
    {
      return errorstate;
 80062ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b0:	e071      	b.n	8006396 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	d036      	beq.n	8006328 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80062ba:	89fb      	ldrh	r3, [r7, #14]
 80062bc:	461a      	mov	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062ca:	041b      	lsls	r3, r3, #16
 80062cc:	4619      	mov	r1, r3
 80062ce:	4610      	mov	r0, r2
 80062d0:	f001 f8b5 	bl	800743e <SDMMC_CmdSendCSD>
 80062d4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80062d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80062dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062de:	e05a      	b.n	8006396 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2100      	movs	r1, #0
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 ffd3 	bl	8007292 <SDIO_GetResponse>
 80062ec:	4602      	mov	r2, r0
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2104      	movs	r1, #4
 80062f8:	4618      	mov	r0, r3
 80062fa:	f000 ffca 	bl	8007292 <SDIO_GetResponse>
 80062fe:	4602      	mov	r2, r0
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2108      	movs	r1, #8
 800630a:	4618      	mov	r0, r3
 800630c:	f000 ffc1 	bl	8007292 <SDIO_GetResponse>
 8006310:	4602      	mov	r2, r0
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	210c      	movs	r1, #12
 800631c:	4618      	mov	r0, r3
 800631e:	f000 ffb8 	bl	8007292 <SDIO_GetResponse>
 8006322:	4602      	mov	r2, r0
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2104      	movs	r1, #4
 800632e:	4618      	mov	r0, r3
 8006330:	f000 ffaf 	bl	8007292 <SDIO_GetResponse>
 8006334:	4603      	mov	r3, r0
 8006336:	0d1a      	lsrs	r2, r3, #20
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800633c:	f107 0310 	add.w	r3, r7, #16
 8006340:	4619      	mov	r1, r3
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff fdba 	bl	8005ebc <HAL_SD_GetCardCSD>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d002      	beq.n	8006354 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800634e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006352:	e020      	b.n	8006396 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6819      	ldr	r1, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800635c:	041b      	lsls	r3, r3, #16
 800635e:	f04f 0400 	mov.w	r4, #0
 8006362:	461a      	mov	r2, r3
 8006364:	4623      	mov	r3, r4
 8006366:	4608      	mov	r0, r1
 8006368:	f000 ffa6 	bl	80072b8 <SDMMC_CmdSelDesel>
 800636c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800636e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <SD_InitCard+0x174>
  {
    return errorstate;
 8006374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006376:	e00e      	b.n	8006396 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681d      	ldr	r5, [r3, #0]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	466c      	mov	r4, sp
 8006380:	f103 0210 	add.w	r2, r3, #16
 8006384:	ca07      	ldmia	r2, {r0, r1, r2}
 8006386:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800638a:	3304      	adds	r3, #4
 800638c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800638e:	4628      	mov	r0, r5
 8006390:	f000 ff00 	bl	8007194 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3740      	adds	r7, #64	; 0x40
 800639a:	46bd      	mov	sp, r7
 800639c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080063a0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	2300      	movs	r3, #0
 80063b2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4618      	mov	r0, r3
 80063ba:	f000 ffa0 	bl	80072fe <SDMMC_CmdGoIdleState>
 80063be:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d001      	beq.n	80063ca <SD_PowerON+0x2a>
  {
    return errorstate;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	e072      	b.n	80064b0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 ffb3 	bl	800733a <SDMMC_CmdOperCond>
 80063d4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00d      	beq.n	80063f8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 ff89 	bl	80072fe <SDMMC_CmdGoIdleState>
 80063ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d004      	beq.n	80063fe <SD_PowerON+0x5e>
    {
      return errorstate;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	e05b      	b.n	80064b0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006402:	2b01      	cmp	r3, #1
 8006404:	d137      	bne.n	8006476 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2100      	movs	r1, #0
 800640c:	4618      	mov	r0, r3
 800640e:	f000 ffb3 	bl	8007378 <SDMMC_CmdAppCommand>
 8006412:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d02d      	beq.n	8006476 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800641a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800641e:	e047      	b.n	80064b0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2100      	movs	r1, #0
 8006426:	4618      	mov	r0, r3
 8006428:	f000 ffa6 	bl	8007378 <SDMMC_CmdAppCommand>
 800642c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <SD_PowerON+0x98>
    {
      return errorstate;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	e03b      	b.n	80064b0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	491e      	ldr	r1, [pc, #120]	; (80064b8 <SD_PowerON+0x118>)
 800643e:	4618      	mov	r0, r3
 8006440:	f000 ffbc 	bl	80073bc <SDMMC_CmdAppOperCommand>
 8006444:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800644c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006450:	e02e      	b.n	80064b0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2100      	movs	r1, #0
 8006458:	4618      	mov	r0, r3
 800645a:	f000 ff1a 	bl	8007292 <SDIO_GetResponse>
 800645e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	0fdb      	lsrs	r3, r3, #31
 8006464:	2b01      	cmp	r3, #1
 8006466:	d101      	bne.n	800646c <SD_PowerON+0xcc>
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <SD_PowerON+0xce>
 800646c:	2300      	movs	r3, #0
 800646e:	613b      	str	r3, [r7, #16]

    count++;
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	3301      	adds	r3, #1
 8006474:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800647c:	4293      	cmp	r3, r2
 800647e:	d802      	bhi.n	8006486 <SD_PowerON+0xe6>
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d0cc      	beq.n	8006420 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800648c:	4293      	cmp	r3, r2
 800648e:	d902      	bls.n	8006496 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006490:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006494:	e00c      	b.n	80064b0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	645a      	str	r2, [r3, #68]	; 0x44
 80064a6:	e002      	b.n	80064ae <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3718      	adds	r7, #24
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	c1100000 	.word	0xc1100000

080064bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e056      	b.n	800657c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d106      	bne.n	80064ee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f7fd fddd 	bl	80040a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2202      	movs	r2, #2
 80064f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006504:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	431a      	orrs	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	431a      	orrs	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	695b      	ldr	r3, [r3, #20]
 8006520:	431a      	orrs	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800652a:	431a      	orrs	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	69db      	ldr	r3, [r3, #28]
 8006530:	431a      	orrs	r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	ea42 0103 	orr.w	r1, r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	0c1b      	lsrs	r3, r3, #16
 800654c:	f003 0104 	and.w	r1, r3, #4
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	430a      	orrs	r2, r1
 800655a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	69da      	ldr	r2, [r3, #28]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800656a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3708      	adds	r7, #8
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e01d      	b.n	80065d2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d106      	bne.n	80065b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 f815 	bl	80065da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3304      	adds	r3, #4
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f000 f968 	bl	8006898 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80065da:	b480      	push	{r7}
 80065dc:	b083      	sub	sp, #12
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b085      	sub	sp, #20
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68da      	ldr	r2, [r3, #12]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0201 	orr.w	r2, r2, #1
 8006604:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2b06      	cmp	r3, #6
 8006616:	d007      	beq.n	8006628 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0201 	orr.w	r2, r2, #1
 8006626:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3714      	adds	r7, #20
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr

08006636 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006636:	b580      	push	{r7, lr}
 8006638:	b082      	sub	sp, #8
 800663a:	af00      	add	r7, sp, #0
 800663c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	f003 0302 	and.w	r3, r3, #2
 8006648:	2b02      	cmp	r3, #2
 800664a:	d122      	bne.n	8006692 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d11b      	bne.n	8006692 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f06f 0202 	mvn.w	r2, #2
 8006662:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	f003 0303 	and.w	r3, r3, #3
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 f8ee 	bl	800685a <HAL_TIM_IC_CaptureCallback>
 800667e:	e005      	b.n	800668c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f8e0 	bl	8006846 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 f8f1 	bl	800686e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	f003 0304 	and.w	r3, r3, #4
 800669c:	2b04      	cmp	r3, #4
 800669e:	d122      	bne.n	80066e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d11b      	bne.n	80066e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f06f 0204 	mvn.w	r2, #4
 80066b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2202      	movs	r2, #2
 80066bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	699b      	ldr	r3, [r3, #24]
 80066c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d003      	beq.n	80066d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f8c4 	bl	800685a <HAL_TIM_IC_CaptureCallback>
 80066d2:	e005      	b.n	80066e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f8b6 	bl	8006846 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f8c7 	bl	800686e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	f003 0308 	and.w	r3, r3, #8
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	d122      	bne.n	800673a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	2b08      	cmp	r3, #8
 8006700:	d11b      	bne.n	800673a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f06f 0208 	mvn.w	r2, #8
 800670a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2204      	movs	r2, #4
 8006710:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69db      	ldr	r3, [r3, #28]
 8006718:	f003 0303 	and.w	r3, r3, #3
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 f89a 	bl	800685a <HAL_TIM_IC_CaptureCallback>
 8006726:	e005      	b.n	8006734 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f88c 	bl	8006846 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f89d 	bl	800686e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	f003 0310 	and.w	r3, r3, #16
 8006744:	2b10      	cmp	r3, #16
 8006746:	d122      	bne.n	800678e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	2b10      	cmp	r3, #16
 8006754:	d11b      	bne.n	800678e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f06f 0210 	mvn.w	r2, #16
 800675e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2208      	movs	r2, #8
 8006764:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006770:	2b00      	cmp	r3, #0
 8006772:	d003      	beq.n	800677c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f870 	bl	800685a <HAL_TIM_IC_CaptureCallback>
 800677a:	e005      	b.n	8006788 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f862 	bl	8006846 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f873 	bl	800686e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	f003 0301 	and.w	r3, r3, #1
 8006798:	2b01      	cmp	r3, #1
 800679a:	d10e      	bne.n	80067ba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d107      	bne.n	80067ba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f06f 0201 	mvn.w	r2, #1
 80067b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f7fd fb97 	bl	8003ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c4:	2b80      	cmp	r3, #128	; 0x80
 80067c6:	d10e      	bne.n	80067e6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d2:	2b80      	cmp	r3, #128	; 0x80
 80067d4:	d107      	bne.n	80067e6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f903 	bl	80069ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	691b      	ldr	r3, [r3, #16]
 80067ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067f0:	2b40      	cmp	r3, #64	; 0x40
 80067f2:	d10e      	bne.n	8006812 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fe:	2b40      	cmp	r3, #64	; 0x40
 8006800:	d107      	bne.n	8006812 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800680a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f838 	bl	8006882 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	f003 0320 	and.w	r3, r3, #32
 800681c:	2b20      	cmp	r3, #32
 800681e:	d10e      	bne.n	800683e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	f003 0320 	and.w	r3, r3, #32
 800682a:	2b20      	cmp	r3, #32
 800682c:	d107      	bne.n	800683e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f06f 0220 	mvn.w	r2, #32
 8006836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f8cd 	bl	80069d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800683e:	bf00      	nop
 8006840:	3708      	adds	r7, #8
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr
	...

08006898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006898:	b480      	push	{r7}
 800689a:	b085      	sub	sp, #20
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a40      	ldr	r2, [pc, #256]	; (80069ac <TIM_Base_SetConfig+0x114>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d013      	beq.n	80068d8 <TIM_Base_SetConfig+0x40>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068b6:	d00f      	beq.n	80068d8 <TIM_Base_SetConfig+0x40>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a3d      	ldr	r2, [pc, #244]	; (80069b0 <TIM_Base_SetConfig+0x118>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d00b      	beq.n	80068d8 <TIM_Base_SetConfig+0x40>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a3c      	ldr	r2, [pc, #240]	; (80069b4 <TIM_Base_SetConfig+0x11c>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d007      	beq.n	80068d8 <TIM_Base_SetConfig+0x40>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a3b      	ldr	r2, [pc, #236]	; (80069b8 <TIM_Base_SetConfig+0x120>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d003      	beq.n	80068d8 <TIM_Base_SetConfig+0x40>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a3a      	ldr	r2, [pc, #232]	; (80069bc <TIM_Base_SetConfig+0x124>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d108      	bne.n	80068ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a2f      	ldr	r2, [pc, #188]	; (80069ac <TIM_Base_SetConfig+0x114>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d02b      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068f8:	d027      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a2c      	ldr	r2, [pc, #176]	; (80069b0 <TIM_Base_SetConfig+0x118>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d023      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a2b      	ldr	r2, [pc, #172]	; (80069b4 <TIM_Base_SetConfig+0x11c>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d01f      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a2a      	ldr	r2, [pc, #168]	; (80069b8 <TIM_Base_SetConfig+0x120>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d01b      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a29      	ldr	r2, [pc, #164]	; (80069bc <TIM_Base_SetConfig+0x124>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d017      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a28      	ldr	r2, [pc, #160]	; (80069c0 <TIM_Base_SetConfig+0x128>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d013      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a27      	ldr	r2, [pc, #156]	; (80069c4 <TIM_Base_SetConfig+0x12c>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d00f      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a26      	ldr	r2, [pc, #152]	; (80069c8 <TIM_Base_SetConfig+0x130>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d00b      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a25      	ldr	r2, [pc, #148]	; (80069cc <TIM_Base_SetConfig+0x134>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d007      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a24      	ldr	r2, [pc, #144]	; (80069d0 <TIM_Base_SetConfig+0x138>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d003      	beq.n	800694a <TIM_Base_SetConfig+0xb2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a23      	ldr	r2, [pc, #140]	; (80069d4 <TIM_Base_SetConfig+0x13c>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d108      	bne.n	800695c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006950:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	4313      	orrs	r3, r2
 800695a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	4313      	orrs	r3, r2
 8006968:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	689a      	ldr	r2, [r3, #8]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a0a      	ldr	r2, [pc, #40]	; (80069ac <TIM_Base_SetConfig+0x114>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d003      	beq.n	8006990 <TIM_Base_SetConfig+0xf8>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a0c      	ldr	r2, [pc, #48]	; (80069bc <TIM_Base_SetConfig+0x124>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d103      	bne.n	8006998 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	691a      	ldr	r2, [r3, #16]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	615a      	str	r2, [r3, #20]
}
 800699e:	bf00      	nop
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	40010000 	.word	0x40010000
 80069b0:	40000400 	.word	0x40000400
 80069b4:	40000800 	.word	0x40000800
 80069b8:	40000c00 	.word	0x40000c00
 80069bc:	40010400 	.word	0x40010400
 80069c0:	40014000 	.word	0x40014000
 80069c4:	40014400 	.word	0x40014400
 80069c8:	40014800 	.word	0x40014800
 80069cc:	40001800 	.word	0x40001800
 80069d0:	40001c00 	.word	0x40001c00
 80069d4:	40002000 	.word	0x40002000

080069d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e03f      	b.n	8006a92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d106      	bne.n	8006a2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f7fd fbec 	bl	8004204 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2224      	movs	r2, #36	; 0x24
 8006a30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68da      	ldr	r2, [r3, #12]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 f829 	bl	8006a9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	691a      	ldr	r2, [r3, #16]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	695a      	ldr	r2, [r3, #20]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68da      	ldr	r2, [r3, #12]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2220      	movs	r2, #32
 8006a8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3708      	adds	r7, #8
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
	...

08006a9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa0:	b085      	sub	sp, #20
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68da      	ldr	r2, [r3, #12]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689a      	ldr	r2, [r3, #8]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	431a      	orrs	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	431a      	orrs	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006ade:	f023 030c 	bic.w	r3, r3, #12
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	6812      	ldr	r2, [r2, #0]
 8006ae6:	68f9      	ldr	r1, [r7, #12]
 8006ae8:	430b      	orrs	r3, r1
 8006aea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699a      	ldr	r2, [r3, #24]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	69db      	ldr	r3, [r3, #28]
 8006b06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b0a:	f040 818b 	bne.w	8006e24 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4ac1      	ldr	r2, [pc, #772]	; (8006e18 <UART_SetConfig+0x37c>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d005      	beq.n	8006b24 <UART_SetConfig+0x88>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4abf      	ldr	r2, [pc, #764]	; (8006e1c <UART_SetConfig+0x380>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	f040 80bd 	bne.w	8006c9e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b24:	f7fe f8ea 	bl	8004cfc <HAL_RCC_GetPCLK2Freq>
 8006b28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	461d      	mov	r5, r3
 8006b2e:	f04f 0600 	mov.w	r6, #0
 8006b32:	46a8      	mov	r8, r5
 8006b34:	46b1      	mov	r9, r6
 8006b36:	eb18 0308 	adds.w	r3, r8, r8
 8006b3a:	eb49 0409 	adc.w	r4, r9, r9
 8006b3e:	4698      	mov	r8, r3
 8006b40:	46a1      	mov	r9, r4
 8006b42:	eb18 0805 	adds.w	r8, r8, r5
 8006b46:	eb49 0906 	adc.w	r9, r9, r6
 8006b4a:	f04f 0100 	mov.w	r1, #0
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006b56:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006b5a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006b5e:	4688      	mov	r8, r1
 8006b60:	4691      	mov	r9, r2
 8006b62:	eb18 0005 	adds.w	r0, r8, r5
 8006b66:	eb49 0106 	adc.w	r1, r9, r6
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	461d      	mov	r5, r3
 8006b70:	f04f 0600 	mov.w	r6, #0
 8006b74:	196b      	adds	r3, r5, r5
 8006b76:	eb46 0406 	adc.w	r4, r6, r6
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	4623      	mov	r3, r4
 8006b7e:	f7fa f833 	bl	8000be8 <__aeabi_uldivmod>
 8006b82:	4603      	mov	r3, r0
 8006b84:	460c      	mov	r4, r1
 8006b86:	461a      	mov	r2, r3
 8006b88:	4ba5      	ldr	r3, [pc, #660]	; (8006e20 <UART_SetConfig+0x384>)
 8006b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006b8e:	095b      	lsrs	r3, r3, #5
 8006b90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	461d      	mov	r5, r3
 8006b98:	f04f 0600 	mov.w	r6, #0
 8006b9c:	46a9      	mov	r9, r5
 8006b9e:	46b2      	mov	sl, r6
 8006ba0:	eb19 0309 	adds.w	r3, r9, r9
 8006ba4:	eb4a 040a 	adc.w	r4, sl, sl
 8006ba8:	4699      	mov	r9, r3
 8006baa:	46a2      	mov	sl, r4
 8006bac:	eb19 0905 	adds.w	r9, r9, r5
 8006bb0:	eb4a 0a06 	adc.w	sl, sl, r6
 8006bb4:	f04f 0100 	mov.w	r1, #0
 8006bb8:	f04f 0200 	mov.w	r2, #0
 8006bbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bc0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006bc4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006bc8:	4689      	mov	r9, r1
 8006bca:	4692      	mov	sl, r2
 8006bcc:	eb19 0005 	adds.w	r0, r9, r5
 8006bd0:	eb4a 0106 	adc.w	r1, sl, r6
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	461d      	mov	r5, r3
 8006bda:	f04f 0600 	mov.w	r6, #0
 8006bde:	196b      	adds	r3, r5, r5
 8006be0:	eb46 0406 	adc.w	r4, r6, r6
 8006be4:	461a      	mov	r2, r3
 8006be6:	4623      	mov	r3, r4
 8006be8:	f7f9 fffe 	bl	8000be8 <__aeabi_uldivmod>
 8006bec:	4603      	mov	r3, r0
 8006bee:	460c      	mov	r4, r1
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	4b8b      	ldr	r3, [pc, #556]	; (8006e20 <UART_SetConfig+0x384>)
 8006bf4:	fba3 1302 	umull	r1, r3, r3, r2
 8006bf8:	095b      	lsrs	r3, r3, #5
 8006bfa:	2164      	movs	r1, #100	; 0x64
 8006bfc:	fb01 f303 	mul.w	r3, r1, r3
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	00db      	lsls	r3, r3, #3
 8006c04:	3332      	adds	r3, #50	; 0x32
 8006c06:	4a86      	ldr	r2, [pc, #536]	; (8006e20 <UART_SetConfig+0x384>)
 8006c08:	fba2 2303 	umull	r2, r3, r2, r3
 8006c0c:	095b      	lsrs	r3, r3, #5
 8006c0e:	005b      	lsls	r3, r3, #1
 8006c10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c14:	4498      	add	r8, r3
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	461d      	mov	r5, r3
 8006c1a:	f04f 0600 	mov.w	r6, #0
 8006c1e:	46a9      	mov	r9, r5
 8006c20:	46b2      	mov	sl, r6
 8006c22:	eb19 0309 	adds.w	r3, r9, r9
 8006c26:	eb4a 040a 	adc.w	r4, sl, sl
 8006c2a:	4699      	mov	r9, r3
 8006c2c:	46a2      	mov	sl, r4
 8006c2e:	eb19 0905 	adds.w	r9, r9, r5
 8006c32:	eb4a 0a06 	adc.w	sl, sl, r6
 8006c36:	f04f 0100 	mov.w	r1, #0
 8006c3a:	f04f 0200 	mov.w	r2, #0
 8006c3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c42:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c46:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c4a:	4689      	mov	r9, r1
 8006c4c:	4692      	mov	sl, r2
 8006c4e:	eb19 0005 	adds.w	r0, r9, r5
 8006c52:	eb4a 0106 	adc.w	r1, sl, r6
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	461d      	mov	r5, r3
 8006c5c:	f04f 0600 	mov.w	r6, #0
 8006c60:	196b      	adds	r3, r5, r5
 8006c62:	eb46 0406 	adc.w	r4, r6, r6
 8006c66:	461a      	mov	r2, r3
 8006c68:	4623      	mov	r3, r4
 8006c6a:	f7f9 ffbd 	bl	8000be8 <__aeabi_uldivmod>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	460c      	mov	r4, r1
 8006c72:	461a      	mov	r2, r3
 8006c74:	4b6a      	ldr	r3, [pc, #424]	; (8006e20 <UART_SetConfig+0x384>)
 8006c76:	fba3 1302 	umull	r1, r3, r3, r2
 8006c7a:	095b      	lsrs	r3, r3, #5
 8006c7c:	2164      	movs	r1, #100	; 0x64
 8006c7e:	fb01 f303 	mul.w	r3, r1, r3
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	00db      	lsls	r3, r3, #3
 8006c86:	3332      	adds	r3, #50	; 0x32
 8006c88:	4a65      	ldr	r2, [pc, #404]	; (8006e20 <UART_SetConfig+0x384>)
 8006c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8e:	095b      	lsrs	r3, r3, #5
 8006c90:	f003 0207 	and.w	r2, r3, #7
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4442      	add	r2, r8
 8006c9a:	609a      	str	r2, [r3, #8]
 8006c9c:	e26f      	b.n	800717e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c9e:	f7fe f819 	bl	8004cd4 <HAL_RCC_GetPCLK1Freq>
 8006ca2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	461d      	mov	r5, r3
 8006ca8:	f04f 0600 	mov.w	r6, #0
 8006cac:	46a8      	mov	r8, r5
 8006cae:	46b1      	mov	r9, r6
 8006cb0:	eb18 0308 	adds.w	r3, r8, r8
 8006cb4:	eb49 0409 	adc.w	r4, r9, r9
 8006cb8:	4698      	mov	r8, r3
 8006cba:	46a1      	mov	r9, r4
 8006cbc:	eb18 0805 	adds.w	r8, r8, r5
 8006cc0:	eb49 0906 	adc.w	r9, r9, r6
 8006cc4:	f04f 0100 	mov.w	r1, #0
 8006cc8:	f04f 0200 	mov.w	r2, #0
 8006ccc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006cd0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006cd4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006cd8:	4688      	mov	r8, r1
 8006cda:	4691      	mov	r9, r2
 8006cdc:	eb18 0005 	adds.w	r0, r8, r5
 8006ce0:	eb49 0106 	adc.w	r1, r9, r6
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	461d      	mov	r5, r3
 8006cea:	f04f 0600 	mov.w	r6, #0
 8006cee:	196b      	adds	r3, r5, r5
 8006cf0:	eb46 0406 	adc.w	r4, r6, r6
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	4623      	mov	r3, r4
 8006cf8:	f7f9 ff76 	bl	8000be8 <__aeabi_uldivmod>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	460c      	mov	r4, r1
 8006d00:	461a      	mov	r2, r3
 8006d02:	4b47      	ldr	r3, [pc, #284]	; (8006e20 <UART_SetConfig+0x384>)
 8006d04:	fba3 2302 	umull	r2, r3, r3, r2
 8006d08:	095b      	lsrs	r3, r3, #5
 8006d0a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	461d      	mov	r5, r3
 8006d12:	f04f 0600 	mov.w	r6, #0
 8006d16:	46a9      	mov	r9, r5
 8006d18:	46b2      	mov	sl, r6
 8006d1a:	eb19 0309 	adds.w	r3, r9, r9
 8006d1e:	eb4a 040a 	adc.w	r4, sl, sl
 8006d22:	4699      	mov	r9, r3
 8006d24:	46a2      	mov	sl, r4
 8006d26:	eb19 0905 	adds.w	r9, r9, r5
 8006d2a:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d2e:	f04f 0100 	mov.w	r1, #0
 8006d32:	f04f 0200 	mov.w	r2, #0
 8006d36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d42:	4689      	mov	r9, r1
 8006d44:	4692      	mov	sl, r2
 8006d46:	eb19 0005 	adds.w	r0, r9, r5
 8006d4a:	eb4a 0106 	adc.w	r1, sl, r6
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	461d      	mov	r5, r3
 8006d54:	f04f 0600 	mov.w	r6, #0
 8006d58:	196b      	adds	r3, r5, r5
 8006d5a:	eb46 0406 	adc.w	r4, r6, r6
 8006d5e:	461a      	mov	r2, r3
 8006d60:	4623      	mov	r3, r4
 8006d62:	f7f9 ff41 	bl	8000be8 <__aeabi_uldivmod>
 8006d66:	4603      	mov	r3, r0
 8006d68:	460c      	mov	r4, r1
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	4b2c      	ldr	r3, [pc, #176]	; (8006e20 <UART_SetConfig+0x384>)
 8006d6e:	fba3 1302 	umull	r1, r3, r3, r2
 8006d72:	095b      	lsrs	r3, r3, #5
 8006d74:	2164      	movs	r1, #100	; 0x64
 8006d76:	fb01 f303 	mul.w	r3, r1, r3
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	00db      	lsls	r3, r3, #3
 8006d7e:	3332      	adds	r3, #50	; 0x32
 8006d80:	4a27      	ldr	r2, [pc, #156]	; (8006e20 <UART_SetConfig+0x384>)
 8006d82:	fba2 2303 	umull	r2, r3, r2, r3
 8006d86:	095b      	lsrs	r3, r3, #5
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d8e:	4498      	add	r8, r3
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	461d      	mov	r5, r3
 8006d94:	f04f 0600 	mov.w	r6, #0
 8006d98:	46a9      	mov	r9, r5
 8006d9a:	46b2      	mov	sl, r6
 8006d9c:	eb19 0309 	adds.w	r3, r9, r9
 8006da0:	eb4a 040a 	adc.w	r4, sl, sl
 8006da4:	4699      	mov	r9, r3
 8006da6:	46a2      	mov	sl, r4
 8006da8:	eb19 0905 	adds.w	r9, r9, r5
 8006dac:	eb4a 0a06 	adc.w	sl, sl, r6
 8006db0:	f04f 0100 	mov.w	r1, #0
 8006db4:	f04f 0200 	mov.w	r2, #0
 8006db8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006dbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006dc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006dc4:	4689      	mov	r9, r1
 8006dc6:	4692      	mov	sl, r2
 8006dc8:	eb19 0005 	adds.w	r0, r9, r5
 8006dcc:	eb4a 0106 	adc.w	r1, sl, r6
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	461d      	mov	r5, r3
 8006dd6:	f04f 0600 	mov.w	r6, #0
 8006dda:	196b      	adds	r3, r5, r5
 8006ddc:	eb46 0406 	adc.w	r4, r6, r6
 8006de0:	461a      	mov	r2, r3
 8006de2:	4623      	mov	r3, r4
 8006de4:	f7f9 ff00 	bl	8000be8 <__aeabi_uldivmod>
 8006de8:	4603      	mov	r3, r0
 8006dea:	460c      	mov	r4, r1
 8006dec:	461a      	mov	r2, r3
 8006dee:	4b0c      	ldr	r3, [pc, #48]	; (8006e20 <UART_SetConfig+0x384>)
 8006df0:	fba3 1302 	umull	r1, r3, r3, r2
 8006df4:	095b      	lsrs	r3, r3, #5
 8006df6:	2164      	movs	r1, #100	; 0x64
 8006df8:	fb01 f303 	mul.w	r3, r1, r3
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	3332      	adds	r3, #50	; 0x32
 8006e02:	4a07      	ldr	r2, [pc, #28]	; (8006e20 <UART_SetConfig+0x384>)
 8006e04:	fba2 2303 	umull	r2, r3, r2, r3
 8006e08:	095b      	lsrs	r3, r3, #5
 8006e0a:	f003 0207 	and.w	r2, r3, #7
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4442      	add	r2, r8
 8006e14:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006e16:	e1b2      	b.n	800717e <UART_SetConfig+0x6e2>
 8006e18:	40011000 	.word	0x40011000
 8006e1c:	40011400 	.word	0x40011400
 8006e20:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4ad7      	ldr	r2, [pc, #860]	; (8007188 <UART_SetConfig+0x6ec>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d005      	beq.n	8006e3a <UART_SetConfig+0x39e>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4ad6      	ldr	r2, [pc, #856]	; (800718c <UART_SetConfig+0x6f0>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	f040 80d1 	bne.w	8006fdc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e3a:	f7fd ff5f 	bl	8004cfc <HAL_RCC_GetPCLK2Freq>
 8006e3e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	469a      	mov	sl, r3
 8006e44:	f04f 0b00 	mov.w	fp, #0
 8006e48:	46d0      	mov	r8, sl
 8006e4a:	46d9      	mov	r9, fp
 8006e4c:	eb18 0308 	adds.w	r3, r8, r8
 8006e50:	eb49 0409 	adc.w	r4, r9, r9
 8006e54:	4698      	mov	r8, r3
 8006e56:	46a1      	mov	r9, r4
 8006e58:	eb18 080a 	adds.w	r8, r8, sl
 8006e5c:	eb49 090b 	adc.w	r9, r9, fp
 8006e60:	f04f 0100 	mov.w	r1, #0
 8006e64:	f04f 0200 	mov.w	r2, #0
 8006e68:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006e6c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006e70:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006e74:	4688      	mov	r8, r1
 8006e76:	4691      	mov	r9, r2
 8006e78:	eb1a 0508 	adds.w	r5, sl, r8
 8006e7c:	eb4b 0609 	adc.w	r6, fp, r9
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	4619      	mov	r1, r3
 8006e86:	f04f 0200 	mov.w	r2, #0
 8006e8a:	f04f 0300 	mov.w	r3, #0
 8006e8e:	f04f 0400 	mov.w	r4, #0
 8006e92:	0094      	lsls	r4, r2, #2
 8006e94:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006e98:	008b      	lsls	r3, r1, #2
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	4623      	mov	r3, r4
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	4631      	mov	r1, r6
 8006ea2:	f7f9 fea1 	bl	8000be8 <__aeabi_uldivmod>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	461a      	mov	r2, r3
 8006eac:	4bb8      	ldr	r3, [pc, #736]	; (8007190 <UART_SetConfig+0x6f4>)
 8006eae:	fba3 2302 	umull	r2, r3, r3, r2
 8006eb2:	095b      	lsrs	r3, r3, #5
 8006eb4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	469b      	mov	fp, r3
 8006ebc:	f04f 0c00 	mov.w	ip, #0
 8006ec0:	46d9      	mov	r9, fp
 8006ec2:	46e2      	mov	sl, ip
 8006ec4:	eb19 0309 	adds.w	r3, r9, r9
 8006ec8:	eb4a 040a 	adc.w	r4, sl, sl
 8006ecc:	4699      	mov	r9, r3
 8006ece:	46a2      	mov	sl, r4
 8006ed0:	eb19 090b 	adds.w	r9, r9, fp
 8006ed4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006ed8:	f04f 0100 	mov.w	r1, #0
 8006edc:	f04f 0200 	mov.w	r2, #0
 8006ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ee4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ee8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006eec:	4689      	mov	r9, r1
 8006eee:	4692      	mov	sl, r2
 8006ef0:	eb1b 0509 	adds.w	r5, fp, r9
 8006ef4:	eb4c 060a 	adc.w	r6, ip, sl
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	4619      	mov	r1, r3
 8006efe:	f04f 0200 	mov.w	r2, #0
 8006f02:	f04f 0300 	mov.w	r3, #0
 8006f06:	f04f 0400 	mov.w	r4, #0
 8006f0a:	0094      	lsls	r4, r2, #2
 8006f0c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f10:	008b      	lsls	r3, r1, #2
 8006f12:	461a      	mov	r2, r3
 8006f14:	4623      	mov	r3, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	4631      	mov	r1, r6
 8006f1a:	f7f9 fe65 	bl	8000be8 <__aeabi_uldivmod>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	460c      	mov	r4, r1
 8006f22:	461a      	mov	r2, r3
 8006f24:	4b9a      	ldr	r3, [pc, #616]	; (8007190 <UART_SetConfig+0x6f4>)
 8006f26:	fba3 1302 	umull	r1, r3, r3, r2
 8006f2a:	095b      	lsrs	r3, r3, #5
 8006f2c:	2164      	movs	r1, #100	; 0x64
 8006f2e:	fb01 f303 	mul.w	r3, r1, r3
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	011b      	lsls	r3, r3, #4
 8006f36:	3332      	adds	r3, #50	; 0x32
 8006f38:	4a95      	ldr	r2, [pc, #596]	; (8007190 <UART_SetConfig+0x6f4>)
 8006f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f3e:	095b      	lsrs	r3, r3, #5
 8006f40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f44:	4498      	add	r8, r3
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	469b      	mov	fp, r3
 8006f4a:	f04f 0c00 	mov.w	ip, #0
 8006f4e:	46d9      	mov	r9, fp
 8006f50:	46e2      	mov	sl, ip
 8006f52:	eb19 0309 	adds.w	r3, r9, r9
 8006f56:	eb4a 040a 	adc.w	r4, sl, sl
 8006f5a:	4699      	mov	r9, r3
 8006f5c:	46a2      	mov	sl, r4
 8006f5e:	eb19 090b 	adds.w	r9, r9, fp
 8006f62:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006f66:	f04f 0100 	mov.w	r1, #0
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f7a:	4689      	mov	r9, r1
 8006f7c:	4692      	mov	sl, r2
 8006f7e:	eb1b 0509 	adds.w	r5, fp, r9
 8006f82:	eb4c 060a 	adc.w	r6, ip, sl
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	f04f 0200 	mov.w	r2, #0
 8006f90:	f04f 0300 	mov.w	r3, #0
 8006f94:	f04f 0400 	mov.w	r4, #0
 8006f98:	0094      	lsls	r4, r2, #2
 8006f9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f9e:	008b      	lsls	r3, r1, #2
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	4623      	mov	r3, r4
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	f7f9 fe1e 	bl	8000be8 <__aeabi_uldivmod>
 8006fac:	4603      	mov	r3, r0
 8006fae:	460c      	mov	r4, r1
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4b77      	ldr	r3, [pc, #476]	; (8007190 <UART_SetConfig+0x6f4>)
 8006fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8006fb8:	095b      	lsrs	r3, r3, #5
 8006fba:	2164      	movs	r1, #100	; 0x64
 8006fbc:	fb01 f303 	mul.w	r3, r1, r3
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	011b      	lsls	r3, r3, #4
 8006fc4:	3332      	adds	r3, #50	; 0x32
 8006fc6:	4a72      	ldr	r2, [pc, #456]	; (8007190 <UART_SetConfig+0x6f4>)
 8006fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fcc:	095b      	lsrs	r3, r3, #5
 8006fce:	f003 020f 	and.w	r2, r3, #15
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4442      	add	r2, r8
 8006fd8:	609a      	str	r2, [r3, #8]
 8006fda:	e0d0      	b.n	800717e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fdc:	f7fd fe7a 	bl	8004cd4 <HAL_RCC_GetPCLK1Freq>
 8006fe0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	469a      	mov	sl, r3
 8006fe6:	f04f 0b00 	mov.w	fp, #0
 8006fea:	46d0      	mov	r8, sl
 8006fec:	46d9      	mov	r9, fp
 8006fee:	eb18 0308 	adds.w	r3, r8, r8
 8006ff2:	eb49 0409 	adc.w	r4, r9, r9
 8006ff6:	4698      	mov	r8, r3
 8006ff8:	46a1      	mov	r9, r4
 8006ffa:	eb18 080a 	adds.w	r8, r8, sl
 8006ffe:	eb49 090b 	adc.w	r9, r9, fp
 8007002:	f04f 0100 	mov.w	r1, #0
 8007006:	f04f 0200 	mov.w	r2, #0
 800700a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800700e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007012:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007016:	4688      	mov	r8, r1
 8007018:	4691      	mov	r9, r2
 800701a:	eb1a 0508 	adds.w	r5, sl, r8
 800701e:	eb4b 0609 	adc.w	r6, fp, r9
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	4619      	mov	r1, r3
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	f04f 0400 	mov.w	r4, #0
 8007034:	0094      	lsls	r4, r2, #2
 8007036:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800703a:	008b      	lsls	r3, r1, #2
 800703c:	461a      	mov	r2, r3
 800703e:	4623      	mov	r3, r4
 8007040:	4628      	mov	r0, r5
 8007042:	4631      	mov	r1, r6
 8007044:	f7f9 fdd0 	bl	8000be8 <__aeabi_uldivmod>
 8007048:	4603      	mov	r3, r0
 800704a:	460c      	mov	r4, r1
 800704c:	461a      	mov	r2, r3
 800704e:	4b50      	ldr	r3, [pc, #320]	; (8007190 <UART_SetConfig+0x6f4>)
 8007050:	fba3 2302 	umull	r2, r3, r3, r2
 8007054:	095b      	lsrs	r3, r3, #5
 8007056:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	469b      	mov	fp, r3
 800705e:	f04f 0c00 	mov.w	ip, #0
 8007062:	46d9      	mov	r9, fp
 8007064:	46e2      	mov	sl, ip
 8007066:	eb19 0309 	adds.w	r3, r9, r9
 800706a:	eb4a 040a 	adc.w	r4, sl, sl
 800706e:	4699      	mov	r9, r3
 8007070:	46a2      	mov	sl, r4
 8007072:	eb19 090b 	adds.w	r9, r9, fp
 8007076:	eb4a 0a0c 	adc.w	sl, sl, ip
 800707a:	f04f 0100 	mov.w	r1, #0
 800707e:	f04f 0200 	mov.w	r2, #0
 8007082:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007086:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800708a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800708e:	4689      	mov	r9, r1
 8007090:	4692      	mov	sl, r2
 8007092:	eb1b 0509 	adds.w	r5, fp, r9
 8007096:	eb4c 060a 	adc.w	r6, ip, sl
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	4619      	mov	r1, r3
 80070a0:	f04f 0200 	mov.w	r2, #0
 80070a4:	f04f 0300 	mov.w	r3, #0
 80070a8:	f04f 0400 	mov.w	r4, #0
 80070ac:	0094      	lsls	r4, r2, #2
 80070ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070b2:	008b      	lsls	r3, r1, #2
 80070b4:	461a      	mov	r2, r3
 80070b6:	4623      	mov	r3, r4
 80070b8:	4628      	mov	r0, r5
 80070ba:	4631      	mov	r1, r6
 80070bc:	f7f9 fd94 	bl	8000be8 <__aeabi_uldivmod>
 80070c0:	4603      	mov	r3, r0
 80070c2:	460c      	mov	r4, r1
 80070c4:	461a      	mov	r2, r3
 80070c6:	4b32      	ldr	r3, [pc, #200]	; (8007190 <UART_SetConfig+0x6f4>)
 80070c8:	fba3 1302 	umull	r1, r3, r3, r2
 80070cc:	095b      	lsrs	r3, r3, #5
 80070ce:	2164      	movs	r1, #100	; 0x64
 80070d0:	fb01 f303 	mul.w	r3, r1, r3
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	3332      	adds	r3, #50	; 0x32
 80070da:	4a2d      	ldr	r2, [pc, #180]	; (8007190 <UART_SetConfig+0x6f4>)
 80070dc:	fba2 2303 	umull	r2, r3, r2, r3
 80070e0:	095b      	lsrs	r3, r3, #5
 80070e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070e6:	4498      	add	r8, r3
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	469b      	mov	fp, r3
 80070ec:	f04f 0c00 	mov.w	ip, #0
 80070f0:	46d9      	mov	r9, fp
 80070f2:	46e2      	mov	sl, ip
 80070f4:	eb19 0309 	adds.w	r3, r9, r9
 80070f8:	eb4a 040a 	adc.w	r4, sl, sl
 80070fc:	4699      	mov	r9, r3
 80070fe:	46a2      	mov	sl, r4
 8007100:	eb19 090b 	adds.w	r9, r9, fp
 8007104:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007108:	f04f 0100 	mov.w	r1, #0
 800710c:	f04f 0200 	mov.w	r2, #0
 8007110:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007114:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007118:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800711c:	4689      	mov	r9, r1
 800711e:	4692      	mov	sl, r2
 8007120:	eb1b 0509 	adds.w	r5, fp, r9
 8007124:	eb4c 060a 	adc.w	r6, ip, sl
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	4619      	mov	r1, r3
 800712e:	f04f 0200 	mov.w	r2, #0
 8007132:	f04f 0300 	mov.w	r3, #0
 8007136:	f04f 0400 	mov.w	r4, #0
 800713a:	0094      	lsls	r4, r2, #2
 800713c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007140:	008b      	lsls	r3, r1, #2
 8007142:	461a      	mov	r2, r3
 8007144:	4623      	mov	r3, r4
 8007146:	4628      	mov	r0, r5
 8007148:	4631      	mov	r1, r6
 800714a:	f7f9 fd4d 	bl	8000be8 <__aeabi_uldivmod>
 800714e:	4603      	mov	r3, r0
 8007150:	460c      	mov	r4, r1
 8007152:	461a      	mov	r2, r3
 8007154:	4b0e      	ldr	r3, [pc, #56]	; (8007190 <UART_SetConfig+0x6f4>)
 8007156:	fba3 1302 	umull	r1, r3, r3, r2
 800715a:	095b      	lsrs	r3, r3, #5
 800715c:	2164      	movs	r1, #100	; 0x64
 800715e:	fb01 f303 	mul.w	r3, r1, r3
 8007162:	1ad3      	subs	r3, r2, r3
 8007164:	011b      	lsls	r3, r3, #4
 8007166:	3332      	adds	r3, #50	; 0x32
 8007168:	4a09      	ldr	r2, [pc, #36]	; (8007190 <UART_SetConfig+0x6f4>)
 800716a:	fba2 2303 	umull	r2, r3, r2, r3
 800716e:	095b      	lsrs	r3, r3, #5
 8007170:	f003 020f 	and.w	r2, r3, #15
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4442      	add	r2, r8
 800717a:	609a      	str	r2, [r3, #8]
}
 800717c:	e7ff      	b.n	800717e <UART_SetConfig+0x6e2>
 800717e:	bf00      	nop
 8007180:	3714      	adds	r7, #20
 8007182:	46bd      	mov	sp, r7
 8007184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007188:	40011000 	.word	0x40011000
 800718c:	40011400 	.word	0x40011400
 8007190:	51eb851f 	.word	0x51eb851f

08007194 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007194:	b084      	sub	sp, #16
 8007196:	b480      	push	{r7}
 8007198:	b085      	sub	sp, #20
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	f107 001c 	add.w	r0, r7, #28
 80071a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80071aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80071ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80071ae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80071b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80071b2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80071b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80071b6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80071b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80071ba:	431a      	orrs	r2, r3
             Init.ClockDiv
 80071bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80071be:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80071c0:	68fa      	ldr	r2, [r7, #12]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80071ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	431a      	orrs	r2, r3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	b004      	add	sp, #16
 80071e8:	4770      	bx	lr

080071ea <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b082      	sub	sp, #8
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2203      	movs	r2, #3
 80071f6:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80071f8:	2002      	movs	r0, #2
 80071fa:	f7fd f961 	bl	80044c0 <HAL_Delay>
  
  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3708      	adds	r7, #8
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f003 0303 	and.w	r3, r3, #3
}
 8007218:	4618      	mov	r0, r3
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800722e:	2300      	movs	r3, #0
 8007230:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007242:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007248:	431a      	orrs	r2, r3
                       Command->CPSM);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800724e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	4313      	orrs	r3, r2
 8007254:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800725e:	f023 030f 	bic.w	r3, r3, #15
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	431a      	orrs	r2, r3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3714      	adds	r7, #20
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	691b      	ldr	r3, [r3, #16]
 8007284:	b2db      	uxtb	r3, r3
}
 8007286:	4618      	mov	r0, r3
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007292:	b480      	push	{r7}
 8007294:	b085      	sub	sp, #20
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	3314      	adds	r3, #20
 80072a0:	461a      	mov	r2, r3
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	4413      	add	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
}  
 80072ac:	4618      	mov	r0, r3
 80072ae:	3714      	adds	r7, #20
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b08a      	sub	sp, #40	; 0x28
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80072c8:	2307      	movs	r3, #7
 80072ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80072cc:	2340      	movs	r3, #64	; 0x40
 80072ce:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80072d0:	2300      	movs	r3, #0
 80072d2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80072d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072d8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80072da:	f107 0310 	add.w	r3, r7, #16
 80072de:	4619      	mov	r1, r3
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f7ff ff9f 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80072e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80072ea:	2107      	movs	r1, #7
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 f90f 	bl	8007510 <SDMMC_GetCmdResp1>
 80072f2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80072f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3728      	adds	r7, #40	; 0x28
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b088      	sub	sp, #32
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007306:	2300      	movs	r3, #0
 8007308:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800730a:	2300      	movs	r3, #0
 800730c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800730e:	2300      	movs	r3, #0
 8007310:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007312:	2300      	movs	r3, #0
 8007314:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800731a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800731c:	f107 0308 	add.w	r3, r7, #8
 8007320:	4619      	mov	r1, r3
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f7ff ff7e 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f8c9 	bl	80074c0 <SDMMC_GetCmdError>
 800732e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007330:	69fb      	ldr	r3, [r7, #28]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3720      	adds	r7, #32
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b088      	sub	sp, #32
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007342:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007346:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007348:	2308      	movs	r3, #8
 800734a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800734c:	2340      	movs	r3, #64	; 0x40
 800734e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007350:	2300      	movs	r3, #0
 8007352:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007354:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007358:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800735a:	f107 0308 	add.w	r3, r7, #8
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f7ff ff5f 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 fab2 	bl	80078d0 <SDMMC_GetCmdResp7>
 800736c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800736e:	69fb      	ldr	r3, [r7, #28]
}
 8007370:	4618      	mov	r0, r3
 8007372:	3720      	adds	r7, #32
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b088      	sub	sp, #32
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007386:	2337      	movs	r3, #55	; 0x37
 8007388:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800738a:	2340      	movs	r3, #64	; 0x40
 800738c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800738e:	2300      	movs	r3, #0
 8007390:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007396:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007398:	f107 0308 	add.w	r3, r7, #8
 800739c:	4619      	mov	r1, r3
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f7ff ff40 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80073a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80073a8:	2137      	movs	r1, #55	; 0x37
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f8b0 	bl	8007510 <SDMMC_GetCmdResp1>
 80073b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073b2:	69fb      	ldr	r3, [r7, #28]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3720      	adds	r7, #32
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b088      	sub	sp, #32
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80073cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80073d2:	2329      	movs	r3, #41	; 0x29
 80073d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80073d6:	2340      	movs	r3, #64	; 0x40
 80073d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80073da:	2300      	movs	r3, #0
 80073dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80073de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80073e4:	f107 0308 	add.w	r3, r7, #8
 80073e8:	4619      	mov	r1, r3
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7ff ff1a 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 f9bf 	bl	8007774 <SDMMC_GetCmdResp3>
 80073f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073f8:	69fb      	ldr	r3, [r7, #28]
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3720      	adds	r7, #32
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}

08007402 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007402:	b580      	push	{r7, lr}
 8007404:	b088      	sub	sp, #32
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800740a:	2300      	movs	r3, #0
 800740c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800740e:	2302      	movs	r3, #2
 8007410:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007412:	23c0      	movs	r3, #192	; 0xc0
 8007414:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007416:	2300      	movs	r3, #0
 8007418:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800741a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800741e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007420:	f107 0308 	add.w	r3, r7, #8
 8007424:	4619      	mov	r1, r3
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f7ff fefc 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 f95b 	bl	80076e8 <SDMMC_GetCmdResp2>
 8007432:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007434:	69fb      	ldr	r3, [r7, #28]
}
 8007436:	4618      	mov	r0, r3
 8007438:	3720      	adds	r7, #32
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b088      	sub	sp, #32
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800744c:	2309      	movs	r3, #9
 800744e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007450:	23c0      	movs	r3, #192	; 0xc0
 8007452:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007454:	2300      	movs	r3, #0
 8007456:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800745c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800745e:	f107 0308 	add.w	r3, r7, #8
 8007462:	4619      	mov	r1, r3
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f7ff fedd 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f93c 	bl	80076e8 <SDMMC_GetCmdResp2>
 8007470:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007472:	69fb      	ldr	r3, [r7, #28]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3720      	adds	r7, #32
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b088      	sub	sp, #32
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007486:	2300      	movs	r3, #0
 8007488:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800748a:	2303      	movs	r3, #3
 800748c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800748e:	2340      	movs	r3, #64	; 0x40
 8007490:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007492:	2300      	movs	r3, #0
 8007494:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800749a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800749c:	f107 0308 	add.w	r3, r7, #8
 80074a0:	4619      	mov	r1, r3
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7ff febe 	bl	8007224 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80074a8:	683a      	ldr	r2, [r7, #0]
 80074aa:	2103      	movs	r1, #3
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f99b 	bl	80077e8 <SDMMC_GetCmdResp6>
 80074b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074b4:	69fb      	ldr	r3, [r7, #28]
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3720      	adds	r7, #32
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
	...

080074c0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80074c0:	b490      	push	{r4, r7}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80074c8:	4b0f      	ldr	r3, [pc, #60]	; (8007508 <SDMMC_GetCmdError+0x48>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a0f      	ldr	r2, [pc, #60]	; (800750c <SDMMC_GetCmdError+0x4c>)
 80074ce:	fba2 2303 	umull	r2, r3, r2, r3
 80074d2:	0a5b      	lsrs	r3, r3, #9
 80074d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80074d8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80074dc:	4623      	mov	r3, r4
 80074de:	1e5c      	subs	r4, r3, #1
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80074e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074e8:	e009      	b.n	80074fe <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d0f2      	beq.n	80074dc <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	22c5      	movs	r2, #197	; 0xc5
 80074fa:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bc90      	pop	{r4, r7}
 8007506:	4770      	bx	lr
 8007508:	200000d8 	.word	0x200000d8
 800750c:	10624dd3 	.word	0x10624dd3

08007510 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007510:	b590      	push	{r4, r7, lr}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	460b      	mov	r3, r1
 800751a:	607a      	str	r2, [r7, #4]
 800751c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800751e:	4b6f      	ldr	r3, [pc, #444]	; (80076dc <SDMMC_GetCmdResp1+0x1cc>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a6f      	ldr	r2, [pc, #444]	; (80076e0 <SDMMC_GetCmdResp1+0x1d0>)
 8007524:	fba2 2303 	umull	r2, r3, r2, r3
 8007528:	0a5b      	lsrs	r3, r3, #9
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007530:	4623      	mov	r3, r4
 8007532:	1e5c      	subs	r4, r3, #1
 8007534:	2b00      	cmp	r3, #0
 8007536:	d102      	bne.n	800753e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007538:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800753c:	e0c9      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007542:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800754a:	2b00      	cmp	r3, #0
 800754c:	d0f0      	beq.n	8007530 <SDMMC_GetCmdResp1+0x20>
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1eb      	bne.n	8007530 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800755c:	f003 0304 	and.w	r3, r3, #4
 8007560:	2b00      	cmp	r3, #0
 8007562:	d004      	beq.n	800756e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2204      	movs	r2, #4
 8007568:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800756a:	2304      	movs	r3, #4
 800756c:	e0b1      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b00      	cmp	r3, #0
 8007578:	d004      	beq.n	8007584 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007580:	2301      	movs	r3, #1
 8007582:	e0a6      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	22c5      	movs	r2, #197	; 0xc5
 8007588:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800758a:	68f8      	ldr	r0, [r7, #12]
 800758c:	f7ff fe74 	bl	8007278 <SDIO_GetCommandResponse>
 8007590:	4603      	mov	r3, r0
 8007592:	461a      	mov	r2, r3
 8007594:	7afb      	ldrb	r3, [r7, #11]
 8007596:	4293      	cmp	r3, r2
 8007598:	d001      	beq.n	800759e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800759a:	2301      	movs	r3, #1
 800759c:	e099      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800759e:	2100      	movs	r1, #0
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f7ff fe76 	bl	8007292 <SDIO_GetResponse>
 80075a6:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	4b4e      	ldr	r3, [pc, #312]	; (80076e4 <SDMMC_GetCmdResp1+0x1d4>)
 80075ac:	4013      	ands	r3, r2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80075b2:	2300      	movs	r3, #0
 80075b4:	e08d      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	da02      	bge.n	80075c2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80075bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80075c0:	e087      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d001      	beq.n	80075d0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80075cc:	2340      	movs	r3, #64	; 0x40
 80075ce:	e080      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80075da:	2380      	movs	r3, #128	; 0x80
 80075dc:	e079      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d002      	beq.n	80075ee <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80075e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075ec:	e071      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d002      	beq.n	80075fe <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80075f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075fc:	e069      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007604:	2b00      	cmp	r3, #0
 8007606:	d002      	beq.n	800760e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007608:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800760c:	e061      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d002      	beq.n	800761e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007618:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800761c:	e059      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007624:	2b00      	cmp	r3, #0
 8007626:	d002      	beq.n	800762e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007628:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800762c:	e051      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800763c:	e049      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d002      	beq.n	800764e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007648:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800764c:	e041      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8007658:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800765c:	e039      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007668:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800766c:	e031      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007674:	2b00      	cmp	r3, #0
 8007676:	d002      	beq.n	800767e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007678:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800767c:	e029      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d002      	beq.n	800768e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007688:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800768c:	e021      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d002      	beq.n	800769e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007698:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800769c:	e019      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d002      	beq.n	80076ae <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80076a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80076ac:	e011      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d002      	beq.n	80076be <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80076b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80076bc:	e009      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f003 0308 	and.w	r3, r3, #8
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80076c8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80076cc:	e001      	b.n	80076d2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80076ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	371c      	adds	r7, #28
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd90      	pop	{r4, r7, pc}
 80076da:	bf00      	nop
 80076dc:	200000d8 	.word	0x200000d8
 80076e0:	10624dd3 	.word	0x10624dd3
 80076e4:	fdffe008 	.word	0xfdffe008

080076e8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80076e8:	b490      	push	{r4, r7}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80076f0:	4b1e      	ldr	r3, [pc, #120]	; (800776c <SDMMC_GetCmdResp2+0x84>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a1e      	ldr	r2, [pc, #120]	; (8007770 <SDMMC_GetCmdResp2+0x88>)
 80076f6:	fba2 2303 	umull	r2, r3, r2, r3
 80076fa:	0a5b      	lsrs	r3, r3, #9
 80076fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007700:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007704:	4623      	mov	r3, r4
 8007706:	1e5c      	subs	r4, r3, #1
 8007708:	2b00      	cmp	r3, #0
 800770a:	d102      	bne.n	8007712 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800770c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007710:	e026      	b.n	8007760 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007716:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0f0      	beq.n	8007704 <SDMMC_GetCmdResp2+0x1c>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1eb      	bne.n	8007704 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007730:	f003 0304 	and.w	r3, r3, #4
 8007734:	2b00      	cmp	r3, #0
 8007736:	d004      	beq.n	8007742 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2204      	movs	r2, #4
 800773c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800773e:	2304      	movs	r3, #4
 8007740:	e00e      	b.n	8007760 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	2b00      	cmp	r3, #0
 800774c:	d004      	beq.n	8007758 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2201      	movs	r2, #1
 8007752:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007754:	2301      	movs	r3, #1
 8007756:	e003      	b.n	8007760 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	22c5      	movs	r2, #197	; 0xc5
 800775c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800775e:	2300      	movs	r3, #0
}
 8007760:	4618      	mov	r0, r3
 8007762:	3710      	adds	r7, #16
 8007764:	46bd      	mov	sp, r7
 8007766:	bc90      	pop	{r4, r7}
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	200000d8 	.word	0x200000d8
 8007770:	10624dd3 	.word	0x10624dd3

08007774 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007774:	b490      	push	{r4, r7}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800777c:	4b18      	ldr	r3, [pc, #96]	; (80077e0 <SDMMC_GetCmdResp3+0x6c>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a18      	ldr	r2, [pc, #96]	; (80077e4 <SDMMC_GetCmdResp3+0x70>)
 8007782:	fba2 2303 	umull	r2, r3, r2, r3
 8007786:	0a5b      	lsrs	r3, r3, #9
 8007788:	f241 3288 	movw	r2, #5000	; 0x1388
 800778c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007790:	4623      	mov	r3, r4
 8007792:	1e5c      	subs	r4, r3, #1
 8007794:	2b00      	cmp	r3, #0
 8007796:	d102      	bne.n	800779e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007798:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800779c:	e01b      	b.n	80077d6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0f0      	beq.n	8007790 <SDMMC_GetCmdResp3+0x1c>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1eb      	bne.n	8007790 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077bc:	f003 0304 	and.w	r3, r3, #4
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d004      	beq.n	80077ce <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2204      	movs	r2, #4
 80077c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80077ca:	2304      	movs	r3, #4
 80077cc:	e003      	b.n	80077d6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	22c5      	movs	r2, #197	; 0xc5
 80077d2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bc90      	pop	{r4, r7}
 80077de:	4770      	bx	lr
 80077e0:	200000d8 	.word	0x200000d8
 80077e4:	10624dd3 	.word	0x10624dd3

080077e8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80077e8:	b590      	push	{r4, r7, lr}
 80077ea:	b087      	sub	sp, #28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	460b      	mov	r3, r1
 80077f2:	607a      	str	r2, [r7, #4]
 80077f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80077f6:	4b34      	ldr	r3, [pc, #208]	; (80078c8 <SDMMC_GetCmdResp6+0xe0>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a34      	ldr	r2, [pc, #208]	; (80078cc <SDMMC_GetCmdResp6+0xe4>)
 80077fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007800:	0a5b      	lsrs	r3, r3, #9
 8007802:	f241 3288 	movw	r2, #5000	; 0x1388
 8007806:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800780a:	4623      	mov	r3, r4
 800780c:	1e5c      	subs	r4, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d102      	bne.n	8007818 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007812:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007816:	e052      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800781c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007824:	2b00      	cmp	r3, #0
 8007826:	d0f0      	beq.n	800780a <SDMMC_GetCmdResp6+0x22>
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800782e:	2b00      	cmp	r3, #0
 8007830:	d1eb      	bne.n	800780a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007836:	f003 0304 	and.w	r3, r3, #4
 800783a:	2b00      	cmp	r3, #0
 800783c:	d004      	beq.n	8007848 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2204      	movs	r2, #4
 8007842:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007844:	2304      	movs	r3, #4
 8007846:	e03a      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800784c:	f003 0301 	and.w	r3, r3, #1
 8007850:	2b00      	cmp	r3, #0
 8007852:	d004      	beq.n	800785e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2201      	movs	r2, #1
 8007858:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800785a:	2301      	movs	r3, #1
 800785c:	e02f      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f7ff fd0a 	bl	8007278 <SDIO_GetCommandResponse>
 8007864:	4603      	mov	r3, r0
 8007866:	461a      	mov	r2, r3
 8007868:	7afb      	ldrb	r3, [r7, #11]
 800786a:	4293      	cmp	r3, r2
 800786c:	d001      	beq.n	8007872 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800786e:	2301      	movs	r3, #1
 8007870:	e025      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	22c5      	movs	r2, #197	; 0xc5
 8007876:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007878:	2100      	movs	r1, #0
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f7ff fd09 	bl	8007292 <SDIO_GetResponse>
 8007880:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d106      	bne.n	800789a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	0c1b      	lsrs	r3, r3, #16
 8007890:	b29a      	uxth	r2, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007896:	2300      	movs	r3, #0
 8007898:	e011      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d002      	beq.n	80078aa <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80078a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80078a8:	e009      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80078b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80078b8:	e001      	b.n	80078be <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80078ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80078be:	4618      	mov	r0, r3
 80078c0:	371c      	adds	r7, #28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd90      	pop	{r4, r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200000d8 	.word	0x200000d8
 80078cc:	10624dd3 	.word	0x10624dd3

080078d0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80078d0:	b490      	push	{r4, r7}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80078d8:	4b21      	ldr	r3, [pc, #132]	; (8007960 <SDMMC_GetCmdResp7+0x90>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a21      	ldr	r2, [pc, #132]	; (8007964 <SDMMC_GetCmdResp7+0x94>)
 80078de:	fba2 2303 	umull	r2, r3, r2, r3
 80078e2:	0a5b      	lsrs	r3, r3, #9
 80078e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80078e8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80078ec:	4623      	mov	r3, r4
 80078ee:	1e5c      	subs	r4, r3, #1
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d102      	bne.n	80078fa <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80078f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80078f8:	e02c      	b.n	8007954 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078fe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007906:	2b00      	cmp	r3, #0
 8007908:	d0f0      	beq.n	80078ec <SDMMC_GetCmdResp7+0x1c>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1eb      	bne.n	80078ec <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007918:	f003 0304 	and.w	r3, r3, #4
 800791c:	2b00      	cmp	r3, #0
 800791e:	d004      	beq.n	800792a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2204      	movs	r2, #4
 8007924:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007926:	2304      	movs	r3, #4
 8007928:	e014      	b.n	8007954 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	2b00      	cmp	r3, #0
 8007934:	d004      	beq.n	8007940 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2201      	movs	r2, #1
 800793a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800793c:	2301      	movs	r3, #1
 800793e:	e009      	b.n	8007954 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007948:	2b00      	cmp	r3, #0
 800794a:	d002      	beq.n	8007952 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2240      	movs	r2, #64	; 0x40
 8007950:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007952:	2300      	movs	r3, #0
  
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bc90      	pop	{r4, r7}
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	200000d8 	.word	0x200000d8
 8007964:	10624dd3 	.word	0x10624dd3

08007968 <calloc>:
 8007968:	4b02      	ldr	r3, [pc, #8]	; (8007974 <calloc+0xc>)
 800796a:	460a      	mov	r2, r1
 800796c:	4601      	mov	r1, r0
 800796e:	6818      	ldr	r0, [r3, #0]
 8007970:	f000 b83e 	b.w	80079f0 <_calloc_r>
 8007974:	200000e4 	.word	0x200000e4

08007978 <__libc_init_array>:
 8007978:	b570      	push	{r4, r5, r6, lr}
 800797a:	4e0d      	ldr	r6, [pc, #52]	; (80079b0 <__libc_init_array+0x38>)
 800797c:	4c0d      	ldr	r4, [pc, #52]	; (80079b4 <__libc_init_array+0x3c>)
 800797e:	1ba4      	subs	r4, r4, r6
 8007980:	10a4      	asrs	r4, r4, #2
 8007982:	2500      	movs	r5, #0
 8007984:	42a5      	cmp	r5, r4
 8007986:	d109      	bne.n	800799c <__libc_init_array+0x24>
 8007988:	4e0b      	ldr	r6, [pc, #44]	; (80079b8 <__libc_init_array+0x40>)
 800798a:	4c0c      	ldr	r4, [pc, #48]	; (80079bc <__libc_init_array+0x44>)
 800798c:	f002 f866 	bl	8009a5c <_init>
 8007990:	1ba4      	subs	r4, r4, r6
 8007992:	10a4      	asrs	r4, r4, #2
 8007994:	2500      	movs	r5, #0
 8007996:	42a5      	cmp	r5, r4
 8007998:	d105      	bne.n	80079a6 <__libc_init_array+0x2e>
 800799a:	bd70      	pop	{r4, r5, r6, pc}
 800799c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079a0:	4798      	blx	r3
 80079a2:	3501      	adds	r5, #1
 80079a4:	e7ee      	b.n	8007984 <__libc_init_array+0xc>
 80079a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079aa:	4798      	blx	r3
 80079ac:	3501      	adds	r5, #1
 80079ae:	e7f2      	b.n	8007996 <__libc_init_array+0x1e>
 80079b0:	08016ce8 	.word	0x08016ce8
 80079b4:	08016ce8 	.word	0x08016ce8
 80079b8:	08016ce8 	.word	0x08016ce8
 80079bc:	08016cec 	.word	0x08016cec

080079c0 <malloc>:
 80079c0:	4b02      	ldr	r3, [pc, #8]	; (80079cc <malloc+0xc>)
 80079c2:	4601      	mov	r1, r0
 80079c4:	6818      	ldr	r0, [r3, #0]
 80079c6:	f000 b86f 	b.w	8007aa8 <_malloc_r>
 80079ca:	bf00      	nop
 80079cc:	200000e4 	.word	0x200000e4

080079d0 <free>:
 80079d0:	4b02      	ldr	r3, [pc, #8]	; (80079dc <free+0xc>)
 80079d2:	4601      	mov	r1, r0
 80079d4:	6818      	ldr	r0, [r3, #0]
 80079d6:	f000 b819 	b.w	8007a0c <_free_r>
 80079da:	bf00      	nop
 80079dc:	200000e4 	.word	0x200000e4

080079e0 <memset>:
 80079e0:	4402      	add	r2, r0
 80079e2:	4603      	mov	r3, r0
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d100      	bne.n	80079ea <memset+0xa>
 80079e8:	4770      	bx	lr
 80079ea:	f803 1b01 	strb.w	r1, [r3], #1
 80079ee:	e7f9      	b.n	80079e4 <memset+0x4>

080079f0 <_calloc_r>:
 80079f0:	b538      	push	{r3, r4, r5, lr}
 80079f2:	fb02 f401 	mul.w	r4, r2, r1
 80079f6:	4621      	mov	r1, r4
 80079f8:	f000 f856 	bl	8007aa8 <_malloc_r>
 80079fc:	4605      	mov	r5, r0
 80079fe:	b118      	cbz	r0, 8007a08 <_calloc_r+0x18>
 8007a00:	4622      	mov	r2, r4
 8007a02:	2100      	movs	r1, #0
 8007a04:	f7ff ffec 	bl	80079e0 <memset>
 8007a08:	4628      	mov	r0, r5
 8007a0a:	bd38      	pop	{r3, r4, r5, pc}

08007a0c <_free_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4605      	mov	r5, r0
 8007a10:	2900      	cmp	r1, #0
 8007a12:	d045      	beq.n	8007aa0 <_free_r+0x94>
 8007a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a18:	1f0c      	subs	r4, r1, #4
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	bfb8      	it	lt
 8007a1e:	18e4      	addlt	r4, r4, r3
 8007a20:	f001 fb87 	bl	8009132 <__malloc_lock>
 8007a24:	4a1f      	ldr	r2, [pc, #124]	; (8007aa4 <_free_r+0x98>)
 8007a26:	6813      	ldr	r3, [r2, #0]
 8007a28:	4610      	mov	r0, r2
 8007a2a:	b933      	cbnz	r3, 8007a3a <_free_r+0x2e>
 8007a2c:	6063      	str	r3, [r4, #4]
 8007a2e:	6014      	str	r4, [r2, #0]
 8007a30:	4628      	mov	r0, r5
 8007a32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a36:	f001 bb7d 	b.w	8009134 <__malloc_unlock>
 8007a3a:	42a3      	cmp	r3, r4
 8007a3c:	d90c      	bls.n	8007a58 <_free_r+0x4c>
 8007a3e:	6821      	ldr	r1, [r4, #0]
 8007a40:	1862      	adds	r2, r4, r1
 8007a42:	4293      	cmp	r3, r2
 8007a44:	bf04      	itt	eq
 8007a46:	681a      	ldreq	r2, [r3, #0]
 8007a48:	685b      	ldreq	r3, [r3, #4]
 8007a4a:	6063      	str	r3, [r4, #4]
 8007a4c:	bf04      	itt	eq
 8007a4e:	1852      	addeq	r2, r2, r1
 8007a50:	6022      	streq	r2, [r4, #0]
 8007a52:	6004      	str	r4, [r0, #0]
 8007a54:	e7ec      	b.n	8007a30 <_free_r+0x24>
 8007a56:	4613      	mov	r3, r2
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	b10a      	cbz	r2, 8007a60 <_free_r+0x54>
 8007a5c:	42a2      	cmp	r2, r4
 8007a5e:	d9fa      	bls.n	8007a56 <_free_r+0x4a>
 8007a60:	6819      	ldr	r1, [r3, #0]
 8007a62:	1858      	adds	r0, r3, r1
 8007a64:	42a0      	cmp	r0, r4
 8007a66:	d10b      	bne.n	8007a80 <_free_r+0x74>
 8007a68:	6820      	ldr	r0, [r4, #0]
 8007a6a:	4401      	add	r1, r0
 8007a6c:	1858      	adds	r0, r3, r1
 8007a6e:	4282      	cmp	r2, r0
 8007a70:	6019      	str	r1, [r3, #0]
 8007a72:	d1dd      	bne.n	8007a30 <_free_r+0x24>
 8007a74:	6810      	ldr	r0, [r2, #0]
 8007a76:	6852      	ldr	r2, [r2, #4]
 8007a78:	605a      	str	r2, [r3, #4]
 8007a7a:	4401      	add	r1, r0
 8007a7c:	6019      	str	r1, [r3, #0]
 8007a7e:	e7d7      	b.n	8007a30 <_free_r+0x24>
 8007a80:	d902      	bls.n	8007a88 <_free_r+0x7c>
 8007a82:	230c      	movs	r3, #12
 8007a84:	602b      	str	r3, [r5, #0]
 8007a86:	e7d3      	b.n	8007a30 <_free_r+0x24>
 8007a88:	6820      	ldr	r0, [r4, #0]
 8007a8a:	1821      	adds	r1, r4, r0
 8007a8c:	428a      	cmp	r2, r1
 8007a8e:	bf04      	itt	eq
 8007a90:	6811      	ldreq	r1, [r2, #0]
 8007a92:	6852      	ldreq	r2, [r2, #4]
 8007a94:	6062      	str	r2, [r4, #4]
 8007a96:	bf04      	itt	eq
 8007a98:	1809      	addeq	r1, r1, r0
 8007a9a:	6021      	streq	r1, [r4, #0]
 8007a9c:	605c      	str	r4, [r3, #4]
 8007a9e:	e7c7      	b.n	8007a30 <_free_r+0x24>
 8007aa0:	bd38      	pop	{r3, r4, r5, pc}
 8007aa2:	bf00      	nop
 8007aa4:	200002fc 	.word	0x200002fc

08007aa8 <_malloc_r>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	1ccd      	adds	r5, r1, #3
 8007aac:	f025 0503 	bic.w	r5, r5, #3
 8007ab0:	3508      	adds	r5, #8
 8007ab2:	2d0c      	cmp	r5, #12
 8007ab4:	bf38      	it	cc
 8007ab6:	250c      	movcc	r5, #12
 8007ab8:	2d00      	cmp	r5, #0
 8007aba:	4606      	mov	r6, r0
 8007abc:	db01      	blt.n	8007ac2 <_malloc_r+0x1a>
 8007abe:	42a9      	cmp	r1, r5
 8007ac0:	d903      	bls.n	8007aca <_malloc_r+0x22>
 8007ac2:	230c      	movs	r3, #12
 8007ac4:	6033      	str	r3, [r6, #0]
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	bd70      	pop	{r4, r5, r6, pc}
 8007aca:	f001 fb32 	bl	8009132 <__malloc_lock>
 8007ace:	4a21      	ldr	r2, [pc, #132]	; (8007b54 <_malloc_r+0xac>)
 8007ad0:	6814      	ldr	r4, [r2, #0]
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	b991      	cbnz	r1, 8007afc <_malloc_r+0x54>
 8007ad6:	4c20      	ldr	r4, [pc, #128]	; (8007b58 <_malloc_r+0xb0>)
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	b91b      	cbnz	r3, 8007ae4 <_malloc_r+0x3c>
 8007adc:	4630      	mov	r0, r6
 8007ade:	f000 fc99 	bl	8008414 <_sbrk_r>
 8007ae2:	6020      	str	r0, [r4, #0]
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f000 fc94 	bl	8008414 <_sbrk_r>
 8007aec:	1c43      	adds	r3, r0, #1
 8007aee:	d124      	bne.n	8007b3a <_malloc_r+0x92>
 8007af0:	230c      	movs	r3, #12
 8007af2:	6033      	str	r3, [r6, #0]
 8007af4:	4630      	mov	r0, r6
 8007af6:	f001 fb1d 	bl	8009134 <__malloc_unlock>
 8007afa:	e7e4      	b.n	8007ac6 <_malloc_r+0x1e>
 8007afc:	680b      	ldr	r3, [r1, #0]
 8007afe:	1b5b      	subs	r3, r3, r5
 8007b00:	d418      	bmi.n	8007b34 <_malloc_r+0x8c>
 8007b02:	2b0b      	cmp	r3, #11
 8007b04:	d90f      	bls.n	8007b26 <_malloc_r+0x7e>
 8007b06:	600b      	str	r3, [r1, #0]
 8007b08:	50cd      	str	r5, [r1, r3]
 8007b0a:	18cc      	adds	r4, r1, r3
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	f001 fb11 	bl	8009134 <__malloc_unlock>
 8007b12:	f104 000b 	add.w	r0, r4, #11
 8007b16:	1d23      	adds	r3, r4, #4
 8007b18:	f020 0007 	bic.w	r0, r0, #7
 8007b1c:	1ac3      	subs	r3, r0, r3
 8007b1e:	d0d3      	beq.n	8007ac8 <_malloc_r+0x20>
 8007b20:	425a      	negs	r2, r3
 8007b22:	50e2      	str	r2, [r4, r3]
 8007b24:	e7d0      	b.n	8007ac8 <_malloc_r+0x20>
 8007b26:	428c      	cmp	r4, r1
 8007b28:	684b      	ldr	r3, [r1, #4]
 8007b2a:	bf16      	itet	ne
 8007b2c:	6063      	strne	r3, [r4, #4]
 8007b2e:	6013      	streq	r3, [r2, #0]
 8007b30:	460c      	movne	r4, r1
 8007b32:	e7eb      	b.n	8007b0c <_malloc_r+0x64>
 8007b34:	460c      	mov	r4, r1
 8007b36:	6849      	ldr	r1, [r1, #4]
 8007b38:	e7cc      	b.n	8007ad4 <_malloc_r+0x2c>
 8007b3a:	1cc4      	adds	r4, r0, #3
 8007b3c:	f024 0403 	bic.w	r4, r4, #3
 8007b40:	42a0      	cmp	r0, r4
 8007b42:	d005      	beq.n	8007b50 <_malloc_r+0xa8>
 8007b44:	1a21      	subs	r1, r4, r0
 8007b46:	4630      	mov	r0, r6
 8007b48:	f000 fc64 	bl	8008414 <_sbrk_r>
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d0cf      	beq.n	8007af0 <_malloc_r+0x48>
 8007b50:	6025      	str	r5, [r4, #0]
 8007b52:	e7db      	b.n	8007b0c <_malloc_r+0x64>
 8007b54:	200002fc 	.word	0x200002fc
 8007b58:	20000300 	.word	0x20000300

08007b5c <__cvt>:
 8007b5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b60:	ec55 4b10 	vmov	r4, r5, d0
 8007b64:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007b66:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007b6a:	2d00      	cmp	r5, #0
 8007b6c:	460e      	mov	r6, r1
 8007b6e:	4691      	mov	r9, r2
 8007b70:	4619      	mov	r1, r3
 8007b72:	bfb8      	it	lt
 8007b74:	4622      	movlt	r2, r4
 8007b76:	462b      	mov	r3, r5
 8007b78:	f027 0720 	bic.w	r7, r7, #32
 8007b7c:	bfbb      	ittet	lt
 8007b7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007b82:	461d      	movlt	r5, r3
 8007b84:	2300      	movge	r3, #0
 8007b86:	232d      	movlt	r3, #45	; 0x2d
 8007b88:	bfb8      	it	lt
 8007b8a:	4614      	movlt	r4, r2
 8007b8c:	2f46      	cmp	r7, #70	; 0x46
 8007b8e:	700b      	strb	r3, [r1, #0]
 8007b90:	d004      	beq.n	8007b9c <__cvt+0x40>
 8007b92:	2f45      	cmp	r7, #69	; 0x45
 8007b94:	d100      	bne.n	8007b98 <__cvt+0x3c>
 8007b96:	3601      	adds	r6, #1
 8007b98:	2102      	movs	r1, #2
 8007b9a:	e000      	b.n	8007b9e <__cvt+0x42>
 8007b9c:	2103      	movs	r1, #3
 8007b9e:	ab03      	add	r3, sp, #12
 8007ba0:	9301      	str	r3, [sp, #4]
 8007ba2:	ab02      	add	r3, sp, #8
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	4632      	mov	r2, r6
 8007ba8:	4653      	mov	r3, sl
 8007baa:	ec45 4b10 	vmov	d0, r4, r5
 8007bae:	f000 fcef 	bl	8008590 <_dtoa_r>
 8007bb2:	2f47      	cmp	r7, #71	; 0x47
 8007bb4:	4680      	mov	r8, r0
 8007bb6:	d102      	bne.n	8007bbe <__cvt+0x62>
 8007bb8:	f019 0f01 	tst.w	r9, #1
 8007bbc:	d026      	beq.n	8007c0c <__cvt+0xb0>
 8007bbe:	2f46      	cmp	r7, #70	; 0x46
 8007bc0:	eb08 0906 	add.w	r9, r8, r6
 8007bc4:	d111      	bne.n	8007bea <__cvt+0x8e>
 8007bc6:	f898 3000 	ldrb.w	r3, [r8]
 8007bca:	2b30      	cmp	r3, #48	; 0x30
 8007bcc:	d10a      	bne.n	8007be4 <__cvt+0x88>
 8007bce:	2200      	movs	r2, #0
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	4629      	mov	r1, r5
 8007bd6:	f7f8 ff97 	bl	8000b08 <__aeabi_dcmpeq>
 8007bda:	b918      	cbnz	r0, 8007be4 <__cvt+0x88>
 8007bdc:	f1c6 0601 	rsb	r6, r6, #1
 8007be0:	f8ca 6000 	str.w	r6, [sl]
 8007be4:	f8da 3000 	ldr.w	r3, [sl]
 8007be8:	4499      	add	r9, r3
 8007bea:	2200      	movs	r2, #0
 8007bec:	2300      	movs	r3, #0
 8007bee:	4620      	mov	r0, r4
 8007bf0:	4629      	mov	r1, r5
 8007bf2:	f7f8 ff89 	bl	8000b08 <__aeabi_dcmpeq>
 8007bf6:	b938      	cbnz	r0, 8007c08 <__cvt+0xac>
 8007bf8:	2230      	movs	r2, #48	; 0x30
 8007bfa:	9b03      	ldr	r3, [sp, #12]
 8007bfc:	454b      	cmp	r3, r9
 8007bfe:	d205      	bcs.n	8007c0c <__cvt+0xb0>
 8007c00:	1c59      	adds	r1, r3, #1
 8007c02:	9103      	str	r1, [sp, #12]
 8007c04:	701a      	strb	r2, [r3, #0]
 8007c06:	e7f8      	b.n	8007bfa <__cvt+0x9e>
 8007c08:	f8cd 900c 	str.w	r9, [sp, #12]
 8007c0c:	9b03      	ldr	r3, [sp, #12]
 8007c0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c10:	eba3 0308 	sub.w	r3, r3, r8
 8007c14:	4640      	mov	r0, r8
 8007c16:	6013      	str	r3, [r2, #0]
 8007c18:	b004      	add	sp, #16
 8007c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007c1e <__exponent>:
 8007c1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c20:	2900      	cmp	r1, #0
 8007c22:	4604      	mov	r4, r0
 8007c24:	bfba      	itte	lt
 8007c26:	4249      	neglt	r1, r1
 8007c28:	232d      	movlt	r3, #45	; 0x2d
 8007c2a:	232b      	movge	r3, #43	; 0x2b
 8007c2c:	2909      	cmp	r1, #9
 8007c2e:	f804 2b02 	strb.w	r2, [r4], #2
 8007c32:	7043      	strb	r3, [r0, #1]
 8007c34:	dd20      	ble.n	8007c78 <__exponent+0x5a>
 8007c36:	f10d 0307 	add.w	r3, sp, #7
 8007c3a:	461f      	mov	r7, r3
 8007c3c:	260a      	movs	r6, #10
 8007c3e:	fb91 f5f6 	sdiv	r5, r1, r6
 8007c42:	fb06 1115 	mls	r1, r6, r5, r1
 8007c46:	3130      	adds	r1, #48	; 0x30
 8007c48:	2d09      	cmp	r5, #9
 8007c4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c4e:	f103 32ff 	add.w	r2, r3, #4294967295
 8007c52:	4629      	mov	r1, r5
 8007c54:	dc09      	bgt.n	8007c6a <__exponent+0x4c>
 8007c56:	3130      	adds	r1, #48	; 0x30
 8007c58:	3b02      	subs	r3, #2
 8007c5a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007c5e:	42bb      	cmp	r3, r7
 8007c60:	4622      	mov	r2, r4
 8007c62:	d304      	bcc.n	8007c6e <__exponent+0x50>
 8007c64:	1a10      	subs	r0, r2, r0
 8007c66:	b003      	add	sp, #12
 8007c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	e7e7      	b.n	8007c3e <__exponent+0x20>
 8007c6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c72:	f804 2b01 	strb.w	r2, [r4], #1
 8007c76:	e7f2      	b.n	8007c5e <__exponent+0x40>
 8007c78:	2330      	movs	r3, #48	; 0x30
 8007c7a:	4419      	add	r1, r3
 8007c7c:	7083      	strb	r3, [r0, #2]
 8007c7e:	1d02      	adds	r2, r0, #4
 8007c80:	70c1      	strb	r1, [r0, #3]
 8007c82:	e7ef      	b.n	8007c64 <__exponent+0x46>

08007c84 <_printf_float>:
 8007c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	b08d      	sub	sp, #52	; 0x34
 8007c8a:	460c      	mov	r4, r1
 8007c8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007c90:	4616      	mov	r6, r2
 8007c92:	461f      	mov	r7, r3
 8007c94:	4605      	mov	r5, r0
 8007c96:	f001 fa33 	bl	8009100 <_localeconv_r>
 8007c9a:	6803      	ldr	r3, [r0, #0]
 8007c9c:	9304      	str	r3, [sp, #16]
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f7f8 fab6 	bl	8000210 <strlen>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8007cac:	9005      	str	r0, [sp, #20]
 8007cae:	3307      	adds	r3, #7
 8007cb0:	f023 0307 	bic.w	r3, r3, #7
 8007cb4:	f103 0208 	add.w	r2, r3, #8
 8007cb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007cbc:	f8d4 b000 	ldr.w	fp, [r4]
 8007cc0:	f8c8 2000 	str.w	r2, [r8]
 8007cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007ccc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007cd0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007cd4:	9307      	str	r3, [sp, #28]
 8007cd6:	f8cd 8018 	str.w	r8, [sp, #24]
 8007cda:	f04f 32ff 	mov.w	r2, #4294967295
 8007cde:	4ba7      	ldr	r3, [pc, #668]	; (8007f7c <_printf_float+0x2f8>)
 8007ce0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ce4:	f7f8 ff42 	bl	8000b6c <__aeabi_dcmpun>
 8007ce8:	bb70      	cbnz	r0, 8007d48 <_printf_float+0xc4>
 8007cea:	f04f 32ff 	mov.w	r2, #4294967295
 8007cee:	4ba3      	ldr	r3, [pc, #652]	; (8007f7c <_printf_float+0x2f8>)
 8007cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cf4:	f7f8 ff1c 	bl	8000b30 <__aeabi_dcmple>
 8007cf8:	bb30      	cbnz	r0, 8007d48 <_printf_float+0xc4>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4640      	mov	r0, r8
 8007d00:	4649      	mov	r1, r9
 8007d02:	f7f8 ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8007d06:	b110      	cbz	r0, 8007d0e <_printf_float+0x8a>
 8007d08:	232d      	movs	r3, #45	; 0x2d
 8007d0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d0e:	4a9c      	ldr	r2, [pc, #624]	; (8007f80 <_printf_float+0x2fc>)
 8007d10:	4b9c      	ldr	r3, [pc, #624]	; (8007f84 <_printf_float+0x300>)
 8007d12:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007d16:	bf8c      	ite	hi
 8007d18:	4690      	movhi	r8, r2
 8007d1a:	4698      	movls	r8, r3
 8007d1c:	2303      	movs	r3, #3
 8007d1e:	f02b 0204 	bic.w	r2, fp, #4
 8007d22:	6123      	str	r3, [r4, #16]
 8007d24:	6022      	str	r2, [r4, #0]
 8007d26:	f04f 0900 	mov.w	r9, #0
 8007d2a:	9700      	str	r7, [sp, #0]
 8007d2c:	4633      	mov	r3, r6
 8007d2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007d30:	4621      	mov	r1, r4
 8007d32:	4628      	mov	r0, r5
 8007d34:	f000 f9e6 	bl	8008104 <_printf_common>
 8007d38:	3001      	adds	r0, #1
 8007d3a:	f040 808d 	bne.w	8007e58 <_printf_float+0x1d4>
 8007d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d42:	b00d      	add	sp, #52	; 0x34
 8007d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d48:	4642      	mov	r2, r8
 8007d4a:	464b      	mov	r3, r9
 8007d4c:	4640      	mov	r0, r8
 8007d4e:	4649      	mov	r1, r9
 8007d50:	f7f8 ff0c 	bl	8000b6c <__aeabi_dcmpun>
 8007d54:	b110      	cbz	r0, 8007d5c <_printf_float+0xd8>
 8007d56:	4a8c      	ldr	r2, [pc, #560]	; (8007f88 <_printf_float+0x304>)
 8007d58:	4b8c      	ldr	r3, [pc, #560]	; (8007f8c <_printf_float+0x308>)
 8007d5a:	e7da      	b.n	8007d12 <_printf_float+0x8e>
 8007d5c:	6861      	ldr	r1, [r4, #4]
 8007d5e:	1c4b      	adds	r3, r1, #1
 8007d60:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007d64:	a80a      	add	r0, sp, #40	; 0x28
 8007d66:	d13e      	bne.n	8007de6 <_printf_float+0x162>
 8007d68:	2306      	movs	r3, #6
 8007d6a:	6063      	str	r3, [r4, #4]
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007d72:	ab09      	add	r3, sp, #36	; 0x24
 8007d74:	9300      	str	r3, [sp, #0]
 8007d76:	ec49 8b10 	vmov	d0, r8, r9
 8007d7a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007d7e:	6022      	str	r2, [r4, #0]
 8007d80:	f8cd a004 	str.w	sl, [sp, #4]
 8007d84:	6861      	ldr	r1, [r4, #4]
 8007d86:	4628      	mov	r0, r5
 8007d88:	f7ff fee8 	bl	8007b5c <__cvt>
 8007d8c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007d90:	2b47      	cmp	r3, #71	; 0x47
 8007d92:	4680      	mov	r8, r0
 8007d94:	d109      	bne.n	8007daa <_printf_float+0x126>
 8007d96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d98:	1cd8      	adds	r0, r3, #3
 8007d9a:	db02      	blt.n	8007da2 <_printf_float+0x11e>
 8007d9c:	6862      	ldr	r2, [r4, #4]
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	dd47      	ble.n	8007e32 <_printf_float+0x1ae>
 8007da2:	f1aa 0a02 	sub.w	sl, sl, #2
 8007da6:	fa5f fa8a 	uxtb.w	sl, sl
 8007daa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007dae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007db0:	d824      	bhi.n	8007dfc <_printf_float+0x178>
 8007db2:	3901      	subs	r1, #1
 8007db4:	4652      	mov	r2, sl
 8007db6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007dba:	9109      	str	r1, [sp, #36]	; 0x24
 8007dbc:	f7ff ff2f 	bl	8007c1e <__exponent>
 8007dc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dc2:	1813      	adds	r3, r2, r0
 8007dc4:	2a01      	cmp	r2, #1
 8007dc6:	4681      	mov	r9, r0
 8007dc8:	6123      	str	r3, [r4, #16]
 8007dca:	dc02      	bgt.n	8007dd2 <_printf_float+0x14e>
 8007dcc:	6822      	ldr	r2, [r4, #0]
 8007dce:	07d1      	lsls	r1, r2, #31
 8007dd0:	d501      	bpl.n	8007dd6 <_printf_float+0x152>
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	6123      	str	r3, [r4, #16]
 8007dd6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d0a5      	beq.n	8007d2a <_printf_float+0xa6>
 8007dde:	232d      	movs	r3, #45	; 0x2d
 8007de0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007de4:	e7a1      	b.n	8007d2a <_printf_float+0xa6>
 8007de6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007dea:	f000 8177 	beq.w	80080dc <_printf_float+0x458>
 8007dee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007df2:	d1bb      	bne.n	8007d6c <_printf_float+0xe8>
 8007df4:	2900      	cmp	r1, #0
 8007df6:	d1b9      	bne.n	8007d6c <_printf_float+0xe8>
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e7b6      	b.n	8007d6a <_printf_float+0xe6>
 8007dfc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007e00:	d119      	bne.n	8007e36 <_printf_float+0x1b2>
 8007e02:	2900      	cmp	r1, #0
 8007e04:	6863      	ldr	r3, [r4, #4]
 8007e06:	dd0c      	ble.n	8007e22 <_printf_float+0x19e>
 8007e08:	6121      	str	r1, [r4, #16]
 8007e0a:	b913      	cbnz	r3, 8007e12 <_printf_float+0x18e>
 8007e0c:	6822      	ldr	r2, [r4, #0]
 8007e0e:	07d2      	lsls	r2, r2, #31
 8007e10:	d502      	bpl.n	8007e18 <_printf_float+0x194>
 8007e12:	3301      	adds	r3, #1
 8007e14:	440b      	add	r3, r1
 8007e16:	6123      	str	r3, [r4, #16]
 8007e18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e1a:	65a3      	str	r3, [r4, #88]	; 0x58
 8007e1c:	f04f 0900 	mov.w	r9, #0
 8007e20:	e7d9      	b.n	8007dd6 <_printf_float+0x152>
 8007e22:	b913      	cbnz	r3, 8007e2a <_printf_float+0x1a6>
 8007e24:	6822      	ldr	r2, [r4, #0]
 8007e26:	07d0      	lsls	r0, r2, #31
 8007e28:	d501      	bpl.n	8007e2e <_printf_float+0x1aa>
 8007e2a:	3302      	adds	r3, #2
 8007e2c:	e7f3      	b.n	8007e16 <_printf_float+0x192>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e7f1      	b.n	8007e16 <_printf_float+0x192>
 8007e32:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007e36:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	db05      	blt.n	8007e4a <_printf_float+0x1c6>
 8007e3e:	6822      	ldr	r2, [r4, #0]
 8007e40:	6123      	str	r3, [r4, #16]
 8007e42:	07d1      	lsls	r1, r2, #31
 8007e44:	d5e8      	bpl.n	8007e18 <_printf_float+0x194>
 8007e46:	3301      	adds	r3, #1
 8007e48:	e7e5      	b.n	8007e16 <_printf_float+0x192>
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	bfd4      	ite	le
 8007e4e:	f1c3 0302 	rsble	r3, r3, #2
 8007e52:	2301      	movgt	r3, #1
 8007e54:	4413      	add	r3, r2
 8007e56:	e7de      	b.n	8007e16 <_printf_float+0x192>
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	055a      	lsls	r2, r3, #21
 8007e5c:	d407      	bmi.n	8007e6e <_printf_float+0x1ea>
 8007e5e:	6923      	ldr	r3, [r4, #16]
 8007e60:	4642      	mov	r2, r8
 8007e62:	4631      	mov	r1, r6
 8007e64:	4628      	mov	r0, r5
 8007e66:	47b8      	blx	r7
 8007e68:	3001      	adds	r0, #1
 8007e6a:	d12b      	bne.n	8007ec4 <_printf_float+0x240>
 8007e6c:	e767      	b.n	8007d3e <_printf_float+0xba>
 8007e6e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007e72:	f240 80dc 	bls.w	800802e <_printf_float+0x3aa>
 8007e76:	2200      	movs	r2, #0
 8007e78:	2300      	movs	r3, #0
 8007e7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e7e:	f7f8 fe43 	bl	8000b08 <__aeabi_dcmpeq>
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d033      	beq.n	8007eee <_printf_float+0x26a>
 8007e86:	2301      	movs	r3, #1
 8007e88:	4a41      	ldr	r2, [pc, #260]	; (8007f90 <_printf_float+0x30c>)
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	47b8      	blx	r7
 8007e90:	3001      	adds	r0, #1
 8007e92:	f43f af54 	beq.w	8007d3e <_printf_float+0xba>
 8007e96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	db02      	blt.n	8007ea4 <_printf_float+0x220>
 8007e9e:	6823      	ldr	r3, [r4, #0]
 8007ea0:	07d8      	lsls	r0, r3, #31
 8007ea2:	d50f      	bpl.n	8007ec4 <_printf_float+0x240>
 8007ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ea8:	4631      	mov	r1, r6
 8007eaa:	4628      	mov	r0, r5
 8007eac:	47b8      	blx	r7
 8007eae:	3001      	adds	r0, #1
 8007eb0:	f43f af45 	beq.w	8007d3e <_printf_float+0xba>
 8007eb4:	f04f 0800 	mov.w	r8, #0
 8007eb8:	f104 091a 	add.w	r9, r4, #26
 8007ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ebe:	3b01      	subs	r3, #1
 8007ec0:	4543      	cmp	r3, r8
 8007ec2:	dc09      	bgt.n	8007ed8 <_printf_float+0x254>
 8007ec4:	6823      	ldr	r3, [r4, #0]
 8007ec6:	079b      	lsls	r3, r3, #30
 8007ec8:	f100 8103 	bmi.w	80080d2 <_printf_float+0x44e>
 8007ecc:	68e0      	ldr	r0, [r4, #12]
 8007ece:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ed0:	4298      	cmp	r0, r3
 8007ed2:	bfb8      	it	lt
 8007ed4:	4618      	movlt	r0, r3
 8007ed6:	e734      	b.n	8007d42 <_printf_float+0xbe>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	464a      	mov	r2, r9
 8007edc:	4631      	mov	r1, r6
 8007ede:	4628      	mov	r0, r5
 8007ee0:	47b8      	blx	r7
 8007ee2:	3001      	adds	r0, #1
 8007ee4:	f43f af2b 	beq.w	8007d3e <_printf_float+0xba>
 8007ee8:	f108 0801 	add.w	r8, r8, #1
 8007eec:	e7e6      	b.n	8007ebc <_printf_float+0x238>
 8007eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	dc2b      	bgt.n	8007f4c <_printf_float+0x2c8>
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	4a26      	ldr	r2, [pc, #152]	; (8007f90 <_printf_float+0x30c>)
 8007ef8:	4631      	mov	r1, r6
 8007efa:	4628      	mov	r0, r5
 8007efc:	47b8      	blx	r7
 8007efe:	3001      	adds	r0, #1
 8007f00:	f43f af1d 	beq.w	8007d3e <_printf_float+0xba>
 8007f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f06:	b923      	cbnz	r3, 8007f12 <_printf_float+0x28e>
 8007f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f0a:	b913      	cbnz	r3, 8007f12 <_printf_float+0x28e>
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	07d9      	lsls	r1, r3, #31
 8007f10:	d5d8      	bpl.n	8007ec4 <_printf_float+0x240>
 8007f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f16:	4631      	mov	r1, r6
 8007f18:	4628      	mov	r0, r5
 8007f1a:	47b8      	blx	r7
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	f43f af0e 	beq.w	8007d3e <_printf_float+0xba>
 8007f22:	f04f 0900 	mov.w	r9, #0
 8007f26:	f104 0a1a 	add.w	sl, r4, #26
 8007f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f2c:	425b      	negs	r3, r3
 8007f2e:	454b      	cmp	r3, r9
 8007f30:	dc01      	bgt.n	8007f36 <_printf_float+0x2b2>
 8007f32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f34:	e794      	b.n	8007e60 <_printf_float+0x1dc>
 8007f36:	2301      	movs	r3, #1
 8007f38:	4652      	mov	r2, sl
 8007f3a:	4631      	mov	r1, r6
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	47b8      	blx	r7
 8007f40:	3001      	adds	r0, #1
 8007f42:	f43f aefc 	beq.w	8007d3e <_printf_float+0xba>
 8007f46:	f109 0901 	add.w	r9, r9, #1
 8007f4a:	e7ee      	b.n	8007f2a <_printf_float+0x2a6>
 8007f4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f50:	429a      	cmp	r2, r3
 8007f52:	bfa8      	it	ge
 8007f54:	461a      	movge	r2, r3
 8007f56:	2a00      	cmp	r2, #0
 8007f58:	4691      	mov	r9, r2
 8007f5a:	dd07      	ble.n	8007f6c <_printf_float+0x2e8>
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	4631      	mov	r1, r6
 8007f60:	4642      	mov	r2, r8
 8007f62:	4628      	mov	r0, r5
 8007f64:	47b8      	blx	r7
 8007f66:	3001      	adds	r0, #1
 8007f68:	f43f aee9 	beq.w	8007d3e <_printf_float+0xba>
 8007f6c:	f104 031a 	add.w	r3, r4, #26
 8007f70:	f04f 0b00 	mov.w	fp, #0
 8007f74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f78:	9306      	str	r3, [sp, #24]
 8007f7a:	e015      	b.n	8007fa8 <_printf_float+0x324>
 8007f7c:	7fefffff 	.word	0x7fefffff
 8007f80:	08016a88 	.word	0x08016a88
 8007f84:	08016a84 	.word	0x08016a84
 8007f88:	08016a90 	.word	0x08016a90
 8007f8c:	08016a8c 	.word	0x08016a8c
 8007f90:	08016a94 	.word	0x08016a94
 8007f94:	2301      	movs	r3, #1
 8007f96:	9a06      	ldr	r2, [sp, #24]
 8007f98:	4631      	mov	r1, r6
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	47b8      	blx	r7
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	f43f aecd 	beq.w	8007d3e <_printf_float+0xba>
 8007fa4:	f10b 0b01 	add.w	fp, fp, #1
 8007fa8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007fac:	ebaa 0309 	sub.w	r3, sl, r9
 8007fb0:	455b      	cmp	r3, fp
 8007fb2:	dcef      	bgt.n	8007f94 <_printf_float+0x310>
 8007fb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	44d0      	add	r8, sl
 8007fbc:	db15      	blt.n	8007fea <_printf_float+0x366>
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	07da      	lsls	r2, r3, #31
 8007fc2:	d412      	bmi.n	8007fea <_printf_float+0x366>
 8007fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fc6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fc8:	eba3 020a 	sub.w	r2, r3, sl
 8007fcc:	eba3 0a01 	sub.w	sl, r3, r1
 8007fd0:	4592      	cmp	sl, r2
 8007fd2:	bfa8      	it	ge
 8007fd4:	4692      	movge	sl, r2
 8007fd6:	f1ba 0f00 	cmp.w	sl, #0
 8007fda:	dc0e      	bgt.n	8007ffa <_printf_float+0x376>
 8007fdc:	f04f 0800 	mov.w	r8, #0
 8007fe0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fe4:	f104 091a 	add.w	r9, r4, #26
 8007fe8:	e019      	b.n	800801e <_printf_float+0x39a>
 8007fea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fee:	4631      	mov	r1, r6
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	47b8      	blx	r7
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d1e5      	bne.n	8007fc4 <_printf_float+0x340>
 8007ff8:	e6a1      	b.n	8007d3e <_printf_float+0xba>
 8007ffa:	4653      	mov	r3, sl
 8007ffc:	4642      	mov	r2, r8
 8007ffe:	4631      	mov	r1, r6
 8008000:	4628      	mov	r0, r5
 8008002:	47b8      	blx	r7
 8008004:	3001      	adds	r0, #1
 8008006:	d1e9      	bne.n	8007fdc <_printf_float+0x358>
 8008008:	e699      	b.n	8007d3e <_printf_float+0xba>
 800800a:	2301      	movs	r3, #1
 800800c:	464a      	mov	r2, r9
 800800e:	4631      	mov	r1, r6
 8008010:	4628      	mov	r0, r5
 8008012:	47b8      	blx	r7
 8008014:	3001      	adds	r0, #1
 8008016:	f43f ae92 	beq.w	8007d3e <_printf_float+0xba>
 800801a:	f108 0801 	add.w	r8, r8, #1
 800801e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008022:	1a9b      	subs	r3, r3, r2
 8008024:	eba3 030a 	sub.w	r3, r3, sl
 8008028:	4543      	cmp	r3, r8
 800802a:	dcee      	bgt.n	800800a <_printf_float+0x386>
 800802c:	e74a      	b.n	8007ec4 <_printf_float+0x240>
 800802e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008030:	2a01      	cmp	r2, #1
 8008032:	dc01      	bgt.n	8008038 <_printf_float+0x3b4>
 8008034:	07db      	lsls	r3, r3, #31
 8008036:	d53a      	bpl.n	80080ae <_printf_float+0x42a>
 8008038:	2301      	movs	r3, #1
 800803a:	4642      	mov	r2, r8
 800803c:	4631      	mov	r1, r6
 800803e:	4628      	mov	r0, r5
 8008040:	47b8      	blx	r7
 8008042:	3001      	adds	r0, #1
 8008044:	f43f ae7b 	beq.w	8007d3e <_printf_float+0xba>
 8008048:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800804c:	4631      	mov	r1, r6
 800804e:	4628      	mov	r0, r5
 8008050:	47b8      	blx	r7
 8008052:	3001      	adds	r0, #1
 8008054:	f108 0801 	add.w	r8, r8, #1
 8008058:	f43f ae71 	beq.w	8007d3e <_printf_float+0xba>
 800805c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800805e:	2200      	movs	r2, #0
 8008060:	f103 3aff 	add.w	sl, r3, #4294967295
 8008064:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008068:	2300      	movs	r3, #0
 800806a:	f7f8 fd4d 	bl	8000b08 <__aeabi_dcmpeq>
 800806e:	b9c8      	cbnz	r0, 80080a4 <_printf_float+0x420>
 8008070:	4653      	mov	r3, sl
 8008072:	4642      	mov	r2, r8
 8008074:	4631      	mov	r1, r6
 8008076:	4628      	mov	r0, r5
 8008078:	47b8      	blx	r7
 800807a:	3001      	adds	r0, #1
 800807c:	d10e      	bne.n	800809c <_printf_float+0x418>
 800807e:	e65e      	b.n	8007d3e <_printf_float+0xba>
 8008080:	2301      	movs	r3, #1
 8008082:	4652      	mov	r2, sl
 8008084:	4631      	mov	r1, r6
 8008086:	4628      	mov	r0, r5
 8008088:	47b8      	blx	r7
 800808a:	3001      	adds	r0, #1
 800808c:	f43f ae57 	beq.w	8007d3e <_printf_float+0xba>
 8008090:	f108 0801 	add.w	r8, r8, #1
 8008094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008096:	3b01      	subs	r3, #1
 8008098:	4543      	cmp	r3, r8
 800809a:	dcf1      	bgt.n	8008080 <_printf_float+0x3fc>
 800809c:	464b      	mov	r3, r9
 800809e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80080a2:	e6de      	b.n	8007e62 <_printf_float+0x1de>
 80080a4:	f04f 0800 	mov.w	r8, #0
 80080a8:	f104 0a1a 	add.w	sl, r4, #26
 80080ac:	e7f2      	b.n	8008094 <_printf_float+0x410>
 80080ae:	2301      	movs	r3, #1
 80080b0:	e7df      	b.n	8008072 <_printf_float+0x3ee>
 80080b2:	2301      	movs	r3, #1
 80080b4:	464a      	mov	r2, r9
 80080b6:	4631      	mov	r1, r6
 80080b8:	4628      	mov	r0, r5
 80080ba:	47b8      	blx	r7
 80080bc:	3001      	adds	r0, #1
 80080be:	f43f ae3e 	beq.w	8007d3e <_printf_float+0xba>
 80080c2:	f108 0801 	add.w	r8, r8, #1
 80080c6:	68e3      	ldr	r3, [r4, #12]
 80080c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080ca:	1a9b      	subs	r3, r3, r2
 80080cc:	4543      	cmp	r3, r8
 80080ce:	dcf0      	bgt.n	80080b2 <_printf_float+0x42e>
 80080d0:	e6fc      	b.n	8007ecc <_printf_float+0x248>
 80080d2:	f04f 0800 	mov.w	r8, #0
 80080d6:	f104 0919 	add.w	r9, r4, #25
 80080da:	e7f4      	b.n	80080c6 <_printf_float+0x442>
 80080dc:	2900      	cmp	r1, #0
 80080de:	f43f ae8b 	beq.w	8007df8 <_printf_float+0x174>
 80080e2:	2300      	movs	r3, #0
 80080e4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80080e8:	ab09      	add	r3, sp, #36	; 0x24
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	ec49 8b10 	vmov	d0, r8, r9
 80080f0:	6022      	str	r2, [r4, #0]
 80080f2:	f8cd a004 	str.w	sl, [sp, #4]
 80080f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80080fa:	4628      	mov	r0, r5
 80080fc:	f7ff fd2e 	bl	8007b5c <__cvt>
 8008100:	4680      	mov	r8, r0
 8008102:	e648      	b.n	8007d96 <_printf_float+0x112>

08008104 <_printf_common>:
 8008104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008108:	4691      	mov	r9, r2
 800810a:	461f      	mov	r7, r3
 800810c:	688a      	ldr	r2, [r1, #8]
 800810e:	690b      	ldr	r3, [r1, #16]
 8008110:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008114:	4293      	cmp	r3, r2
 8008116:	bfb8      	it	lt
 8008118:	4613      	movlt	r3, r2
 800811a:	f8c9 3000 	str.w	r3, [r9]
 800811e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008122:	4606      	mov	r6, r0
 8008124:	460c      	mov	r4, r1
 8008126:	b112      	cbz	r2, 800812e <_printf_common+0x2a>
 8008128:	3301      	adds	r3, #1
 800812a:	f8c9 3000 	str.w	r3, [r9]
 800812e:	6823      	ldr	r3, [r4, #0]
 8008130:	0699      	lsls	r1, r3, #26
 8008132:	bf42      	ittt	mi
 8008134:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008138:	3302      	addmi	r3, #2
 800813a:	f8c9 3000 	strmi.w	r3, [r9]
 800813e:	6825      	ldr	r5, [r4, #0]
 8008140:	f015 0506 	ands.w	r5, r5, #6
 8008144:	d107      	bne.n	8008156 <_printf_common+0x52>
 8008146:	f104 0a19 	add.w	sl, r4, #25
 800814a:	68e3      	ldr	r3, [r4, #12]
 800814c:	f8d9 2000 	ldr.w	r2, [r9]
 8008150:	1a9b      	subs	r3, r3, r2
 8008152:	42ab      	cmp	r3, r5
 8008154:	dc28      	bgt.n	80081a8 <_printf_common+0xa4>
 8008156:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800815a:	6822      	ldr	r2, [r4, #0]
 800815c:	3300      	adds	r3, #0
 800815e:	bf18      	it	ne
 8008160:	2301      	movne	r3, #1
 8008162:	0692      	lsls	r2, r2, #26
 8008164:	d42d      	bmi.n	80081c2 <_printf_common+0xbe>
 8008166:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800816a:	4639      	mov	r1, r7
 800816c:	4630      	mov	r0, r6
 800816e:	47c0      	blx	r8
 8008170:	3001      	adds	r0, #1
 8008172:	d020      	beq.n	80081b6 <_printf_common+0xb2>
 8008174:	6823      	ldr	r3, [r4, #0]
 8008176:	68e5      	ldr	r5, [r4, #12]
 8008178:	f8d9 2000 	ldr.w	r2, [r9]
 800817c:	f003 0306 	and.w	r3, r3, #6
 8008180:	2b04      	cmp	r3, #4
 8008182:	bf08      	it	eq
 8008184:	1aad      	subeq	r5, r5, r2
 8008186:	68a3      	ldr	r3, [r4, #8]
 8008188:	6922      	ldr	r2, [r4, #16]
 800818a:	bf0c      	ite	eq
 800818c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008190:	2500      	movne	r5, #0
 8008192:	4293      	cmp	r3, r2
 8008194:	bfc4      	itt	gt
 8008196:	1a9b      	subgt	r3, r3, r2
 8008198:	18ed      	addgt	r5, r5, r3
 800819a:	f04f 0900 	mov.w	r9, #0
 800819e:	341a      	adds	r4, #26
 80081a0:	454d      	cmp	r5, r9
 80081a2:	d11a      	bne.n	80081da <_printf_common+0xd6>
 80081a4:	2000      	movs	r0, #0
 80081a6:	e008      	b.n	80081ba <_printf_common+0xb6>
 80081a8:	2301      	movs	r3, #1
 80081aa:	4652      	mov	r2, sl
 80081ac:	4639      	mov	r1, r7
 80081ae:	4630      	mov	r0, r6
 80081b0:	47c0      	blx	r8
 80081b2:	3001      	adds	r0, #1
 80081b4:	d103      	bne.n	80081be <_printf_common+0xba>
 80081b6:	f04f 30ff 	mov.w	r0, #4294967295
 80081ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081be:	3501      	adds	r5, #1
 80081c0:	e7c3      	b.n	800814a <_printf_common+0x46>
 80081c2:	18e1      	adds	r1, r4, r3
 80081c4:	1c5a      	adds	r2, r3, #1
 80081c6:	2030      	movs	r0, #48	; 0x30
 80081c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081cc:	4422      	add	r2, r4
 80081ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081d6:	3302      	adds	r3, #2
 80081d8:	e7c5      	b.n	8008166 <_printf_common+0x62>
 80081da:	2301      	movs	r3, #1
 80081dc:	4622      	mov	r2, r4
 80081de:	4639      	mov	r1, r7
 80081e0:	4630      	mov	r0, r6
 80081e2:	47c0      	blx	r8
 80081e4:	3001      	adds	r0, #1
 80081e6:	d0e6      	beq.n	80081b6 <_printf_common+0xb2>
 80081e8:	f109 0901 	add.w	r9, r9, #1
 80081ec:	e7d8      	b.n	80081a0 <_printf_common+0x9c>
	...

080081f0 <_printf_i>:
 80081f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081f4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80081f8:	460c      	mov	r4, r1
 80081fa:	7e09      	ldrb	r1, [r1, #24]
 80081fc:	b085      	sub	sp, #20
 80081fe:	296e      	cmp	r1, #110	; 0x6e
 8008200:	4617      	mov	r7, r2
 8008202:	4606      	mov	r6, r0
 8008204:	4698      	mov	r8, r3
 8008206:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008208:	f000 80b3 	beq.w	8008372 <_printf_i+0x182>
 800820c:	d822      	bhi.n	8008254 <_printf_i+0x64>
 800820e:	2963      	cmp	r1, #99	; 0x63
 8008210:	d036      	beq.n	8008280 <_printf_i+0x90>
 8008212:	d80a      	bhi.n	800822a <_printf_i+0x3a>
 8008214:	2900      	cmp	r1, #0
 8008216:	f000 80b9 	beq.w	800838c <_printf_i+0x19c>
 800821a:	2958      	cmp	r1, #88	; 0x58
 800821c:	f000 8083 	beq.w	8008326 <_printf_i+0x136>
 8008220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008224:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008228:	e032      	b.n	8008290 <_printf_i+0xa0>
 800822a:	2964      	cmp	r1, #100	; 0x64
 800822c:	d001      	beq.n	8008232 <_printf_i+0x42>
 800822e:	2969      	cmp	r1, #105	; 0x69
 8008230:	d1f6      	bne.n	8008220 <_printf_i+0x30>
 8008232:	6820      	ldr	r0, [r4, #0]
 8008234:	6813      	ldr	r3, [r2, #0]
 8008236:	0605      	lsls	r5, r0, #24
 8008238:	f103 0104 	add.w	r1, r3, #4
 800823c:	d52a      	bpl.n	8008294 <_printf_i+0xa4>
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6011      	str	r1, [r2, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	da03      	bge.n	800824e <_printf_i+0x5e>
 8008246:	222d      	movs	r2, #45	; 0x2d
 8008248:	425b      	negs	r3, r3
 800824a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800824e:	486f      	ldr	r0, [pc, #444]	; (800840c <_printf_i+0x21c>)
 8008250:	220a      	movs	r2, #10
 8008252:	e039      	b.n	80082c8 <_printf_i+0xd8>
 8008254:	2973      	cmp	r1, #115	; 0x73
 8008256:	f000 809d 	beq.w	8008394 <_printf_i+0x1a4>
 800825a:	d808      	bhi.n	800826e <_printf_i+0x7e>
 800825c:	296f      	cmp	r1, #111	; 0x6f
 800825e:	d020      	beq.n	80082a2 <_printf_i+0xb2>
 8008260:	2970      	cmp	r1, #112	; 0x70
 8008262:	d1dd      	bne.n	8008220 <_printf_i+0x30>
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	f043 0320 	orr.w	r3, r3, #32
 800826a:	6023      	str	r3, [r4, #0]
 800826c:	e003      	b.n	8008276 <_printf_i+0x86>
 800826e:	2975      	cmp	r1, #117	; 0x75
 8008270:	d017      	beq.n	80082a2 <_printf_i+0xb2>
 8008272:	2978      	cmp	r1, #120	; 0x78
 8008274:	d1d4      	bne.n	8008220 <_printf_i+0x30>
 8008276:	2378      	movs	r3, #120	; 0x78
 8008278:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800827c:	4864      	ldr	r0, [pc, #400]	; (8008410 <_printf_i+0x220>)
 800827e:	e055      	b.n	800832c <_printf_i+0x13c>
 8008280:	6813      	ldr	r3, [r2, #0]
 8008282:	1d19      	adds	r1, r3, #4
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	6011      	str	r1, [r2, #0]
 8008288:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800828c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008290:	2301      	movs	r3, #1
 8008292:	e08c      	b.n	80083ae <_printf_i+0x1be>
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	6011      	str	r1, [r2, #0]
 8008298:	f010 0f40 	tst.w	r0, #64	; 0x40
 800829c:	bf18      	it	ne
 800829e:	b21b      	sxthne	r3, r3
 80082a0:	e7cf      	b.n	8008242 <_printf_i+0x52>
 80082a2:	6813      	ldr	r3, [r2, #0]
 80082a4:	6825      	ldr	r5, [r4, #0]
 80082a6:	1d18      	adds	r0, r3, #4
 80082a8:	6010      	str	r0, [r2, #0]
 80082aa:	0628      	lsls	r0, r5, #24
 80082ac:	d501      	bpl.n	80082b2 <_printf_i+0xc2>
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	e002      	b.n	80082b8 <_printf_i+0xc8>
 80082b2:	0668      	lsls	r0, r5, #25
 80082b4:	d5fb      	bpl.n	80082ae <_printf_i+0xbe>
 80082b6:	881b      	ldrh	r3, [r3, #0]
 80082b8:	4854      	ldr	r0, [pc, #336]	; (800840c <_printf_i+0x21c>)
 80082ba:	296f      	cmp	r1, #111	; 0x6f
 80082bc:	bf14      	ite	ne
 80082be:	220a      	movne	r2, #10
 80082c0:	2208      	moveq	r2, #8
 80082c2:	2100      	movs	r1, #0
 80082c4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082c8:	6865      	ldr	r5, [r4, #4]
 80082ca:	60a5      	str	r5, [r4, #8]
 80082cc:	2d00      	cmp	r5, #0
 80082ce:	f2c0 8095 	blt.w	80083fc <_printf_i+0x20c>
 80082d2:	6821      	ldr	r1, [r4, #0]
 80082d4:	f021 0104 	bic.w	r1, r1, #4
 80082d8:	6021      	str	r1, [r4, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d13d      	bne.n	800835a <_printf_i+0x16a>
 80082de:	2d00      	cmp	r5, #0
 80082e0:	f040 808e 	bne.w	8008400 <_printf_i+0x210>
 80082e4:	4665      	mov	r5, ip
 80082e6:	2a08      	cmp	r2, #8
 80082e8:	d10b      	bne.n	8008302 <_printf_i+0x112>
 80082ea:	6823      	ldr	r3, [r4, #0]
 80082ec:	07db      	lsls	r3, r3, #31
 80082ee:	d508      	bpl.n	8008302 <_printf_i+0x112>
 80082f0:	6923      	ldr	r3, [r4, #16]
 80082f2:	6862      	ldr	r2, [r4, #4]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	bfde      	ittt	le
 80082f8:	2330      	movle	r3, #48	; 0x30
 80082fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80082fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008302:	ebac 0305 	sub.w	r3, ip, r5
 8008306:	6123      	str	r3, [r4, #16]
 8008308:	f8cd 8000 	str.w	r8, [sp]
 800830c:	463b      	mov	r3, r7
 800830e:	aa03      	add	r2, sp, #12
 8008310:	4621      	mov	r1, r4
 8008312:	4630      	mov	r0, r6
 8008314:	f7ff fef6 	bl	8008104 <_printf_common>
 8008318:	3001      	adds	r0, #1
 800831a:	d14d      	bne.n	80083b8 <_printf_i+0x1c8>
 800831c:	f04f 30ff 	mov.w	r0, #4294967295
 8008320:	b005      	add	sp, #20
 8008322:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008326:	4839      	ldr	r0, [pc, #228]	; (800840c <_printf_i+0x21c>)
 8008328:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800832c:	6813      	ldr	r3, [r2, #0]
 800832e:	6821      	ldr	r1, [r4, #0]
 8008330:	1d1d      	adds	r5, r3, #4
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	6015      	str	r5, [r2, #0]
 8008336:	060a      	lsls	r2, r1, #24
 8008338:	d50b      	bpl.n	8008352 <_printf_i+0x162>
 800833a:	07ca      	lsls	r2, r1, #31
 800833c:	bf44      	itt	mi
 800833e:	f041 0120 	orrmi.w	r1, r1, #32
 8008342:	6021      	strmi	r1, [r4, #0]
 8008344:	b91b      	cbnz	r3, 800834e <_printf_i+0x15e>
 8008346:	6822      	ldr	r2, [r4, #0]
 8008348:	f022 0220 	bic.w	r2, r2, #32
 800834c:	6022      	str	r2, [r4, #0]
 800834e:	2210      	movs	r2, #16
 8008350:	e7b7      	b.n	80082c2 <_printf_i+0xd2>
 8008352:	064d      	lsls	r5, r1, #25
 8008354:	bf48      	it	mi
 8008356:	b29b      	uxthmi	r3, r3
 8008358:	e7ef      	b.n	800833a <_printf_i+0x14a>
 800835a:	4665      	mov	r5, ip
 800835c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008360:	fb02 3311 	mls	r3, r2, r1, r3
 8008364:	5cc3      	ldrb	r3, [r0, r3]
 8008366:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800836a:	460b      	mov	r3, r1
 800836c:	2900      	cmp	r1, #0
 800836e:	d1f5      	bne.n	800835c <_printf_i+0x16c>
 8008370:	e7b9      	b.n	80082e6 <_printf_i+0xf6>
 8008372:	6813      	ldr	r3, [r2, #0]
 8008374:	6825      	ldr	r5, [r4, #0]
 8008376:	6961      	ldr	r1, [r4, #20]
 8008378:	1d18      	adds	r0, r3, #4
 800837a:	6010      	str	r0, [r2, #0]
 800837c:	0628      	lsls	r0, r5, #24
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	d501      	bpl.n	8008386 <_printf_i+0x196>
 8008382:	6019      	str	r1, [r3, #0]
 8008384:	e002      	b.n	800838c <_printf_i+0x19c>
 8008386:	066a      	lsls	r2, r5, #25
 8008388:	d5fb      	bpl.n	8008382 <_printf_i+0x192>
 800838a:	8019      	strh	r1, [r3, #0]
 800838c:	2300      	movs	r3, #0
 800838e:	6123      	str	r3, [r4, #16]
 8008390:	4665      	mov	r5, ip
 8008392:	e7b9      	b.n	8008308 <_printf_i+0x118>
 8008394:	6813      	ldr	r3, [r2, #0]
 8008396:	1d19      	adds	r1, r3, #4
 8008398:	6011      	str	r1, [r2, #0]
 800839a:	681d      	ldr	r5, [r3, #0]
 800839c:	6862      	ldr	r2, [r4, #4]
 800839e:	2100      	movs	r1, #0
 80083a0:	4628      	mov	r0, r5
 80083a2:	f7f7 ff3d 	bl	8000220 <memchr>
 80083a6:	b108      	cbz	r0, 80083ac <_printf_i+0x1bc>
 80083a8:	1b40      	subs	r0, r0, r5
 80083aa:	6060      	str	r0, [r4, #4]
 80083ac:	6863      	ldr	r3, [r4, #4]
 80083ae:	6123      	str	r3, [r4, #16]
 80083b0:	2300      	movs	r3, #0
 80083b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083b6:	e7a7      	b.n	8008308 <_printf_i+0x118>
 80083b8:	6923      	ldr	r3, [r4, #16]
 80083ba:	462a      	mov	r2, r5
 80083bc:	4639      	mov	r1, r7
 80083be:	4630      	mov	r0, r6
 80083c0:	47c0      	blx	r8
 80083c2:	3001      	adds	r0, #1
 80083c4:	d0aa      	beq.n	800831c <_printf_i+0x12c>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	079b      	lsls	r3, r3, #30
 80083ca:	d413      	bmi.n	80083f4 <_printf_i+0x204>
 80083cc:	68e0      	ldr	r0, [r4, #12]
 80083ce:	9b03      	ldr	r3, [sp, #12]
 80083d0:	4298      	cmp	r0, r3
 80083d2:	bfb8      	it	lt
 80083d4:	4618      	movlt	r0, r3
 80083d6:	e7a3      	b.n	8008320 <_printf_i+0x130>
 80083d8:	2301      	movs	r3, #1
 80083da:	464a      	mov	r2, r9
 80083dc:	4639      	mov	r1, r7
 80083de:	4630      	mov	r0, r6
 80083e0:	47c0      	blx	r8
 80083e2:	3001      	adds	r0, #1
 80083e4:	d09a      	beq.n	800831c <_printf_i+0x12c>
 80083e6:	3501      	adds	r5, #1
 80083e8:	68e3      	ldr	r3, [r4, #12]
 80083ea:	9a03      	ldr	r2, [sp, #12]
 80083ec:	1a9b      	subs	r3, r3, r2
 80083ee:	42ab      	cmp	r3, r5
 80083f0:	dcf2      	bgt.n	80083d8 <_printf_i+0x1e8>
 80083f2:	e7eb      	b.n	80083cc <_printf_i+0x1dc>
 80083f4:	2500      	movs	r5, #0
 80083f6:	f104 0919 	add.w	r9, r4, #25
 80083fa:	e7f5      	b.n	80083e8 <_printf_i+0x1f8>
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1ac      	bne.n	800835a <_printf_i+0x16a>
 8008400:	7803      	ldrb	r3, [r0, #0]
 8008402:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008406:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800840a:	e76c      	b.n	80082e6 <_printf_i+0xf6>
 800840c:	08016a96 	.word	0x08016a96
 8008410:	08016aa7 	.word	0x08016aa7

08008414 <_sbrk_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4c06      	ldr	r4, [pc, #24]	; (8008430 <_sbrk_r+0x1c>)
 8008418:	2300      	movs	r3, #0
 800841a:	4605      	mov	r5, r0
 800841c:	4608      	mov	r0, r1
 800841e:	6023      	str	r3, [r4, #0]
 8008420:	f7fa f904 	bl	800262c <_sbrk>
 8008424:	1c43      	adds	r3, r0, #1
 8008426:	d102      	bne.n	800842e <_sbrk_r+0x1a>
 8008428:	6823      	ldr	r3, [r4, #0]
 800842a:	b103      	cbz	r3, 800842e <_sbrk_r+0x1a>
 800842c:	602b      	str	r3, [r5, #0]
 800842e:	bd38      	pop	{r3, r4, r5, pc}
 8008430:	200004f8 	.word	0x200004f8

08008434 <siprintf>:
 8008434:	b40e      	push	{r1, r2, r3}
 8008436:	b500      	push	{lr}
 8008438:	b09c      	sub	sp, #112	; 0x70
 800843a:	ab1d      	add	r3, sp, #116	; 0x74
 800843c:	9002      	str	r0, [sp, #8]
 800843e:	9006      	str	r0, [sp, #24]
 8008440:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008444:	4809      	ldr	r0, [pc, #36]	; (800846c <siprintf+0x38>)
 8008446:	9107      	str	r1, [sp, #28]
 8008448:	9104      	str	r1, [sp, #16]
 800844a:	4909      	ldr	r1, [pc, #36]	; (8008470 <siprintf+0x3c>)
 800844c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008450:	9105      	str	r1, [sp, #20]
 8008452:	6800      	ldr	r0, [r0, #0]
 8008454:	9301      	str	r3, [sp, #4]
 8008456:	a902      	add	r1, sp, #8
 8008458:	f001 f9a2 	bl	80097a0 <_svfiprintf_r>
 800845c:	9b02      	ldr	r3, [sp, #8]
 800845e:	2200      	movs	r2, #0
 8008460:	701a      	strb	r2, [r3, #0]
 8008462:	b01c      	add	sp, #112	; 0x70
 8008464:	f85d eb04 	ldr.w	lr, [sp], #4
 8008468:	b003      	add	sp, #12
 800846a:	4770      	bx	lr
 800846c:	200000e4 	.word	0x200000e4
 8008470:	ffff0208 	.word	0xffff0208

08008474 <quorem>:
 8008474:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008478:	6903      	ldr	r3, [r0, #16]
 800847a:	690c      	ldr	r4, [r1, #16]
 800847c:	42a3      	cmp	r3, r4
 800847e:	4680      	mov	r8, r0
 8008480:	f2c0 8082 	blt.w	8008588 <quorem+0x114>
 8008484:	3c01      	subs	r4, #1
 8008486:	f101 0714 	add.w	r7, r1, #20
 800848a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800848e:	f100 0614 	add.w	r6, r0, #20
 8008492:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008496:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800849a:	eb06 030c 	add.w	r3, r6, ip
 800849e:	3501      	adds	r5, #1
 80084a0:	eb07 090c 	add.w	r9, r7, ip
 80084a4:	9301      	str	r3, [sp, #4]
 80084a6:	fbb0 f5f5 	udiv	r5, r0, r5
 80084aa:	b395      	cbz	r5, 8008512 <quorem+0x9e>
 80084ac:	f04f 0a00 	mov.w	sl, #0
 80084b0:	4638      	mov	r0, r7
 80084b2:	46b6      	mov	lr, r6
 80084b4:	46d3      	mov	fp, sl
 80084b6:	f850 2b04 	ldr.w	r2, [r0], #4
 80084ba:	b293      	uxth	r3, r2
 80084bc:	fb05 a303 	mla	r3, r5, r3, sl
 80084c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	ebab 0303 	sub.w	r3, fp, r3
 80084ca:	0c12      	lsrs	r2, r2, #16
 80084cc:	f8de b000 	ldr.w	fp, [lr]
 80084d0:	fb05 a202 	mla	r2, r5, r2, sl
 80084d4:	fa13 f38b 	uxtah	r3, r3, fp
 80084d8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80084dc:	fa1f fb82 	uxth.w	fp, r2
 80084e0:	f8de 2000 	ldr.w	r2, [lr]
 80084e4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80084e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084f2:	4581      	cmp	r9, r0
 80084f4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80084f8:	f84e 3b04 	str.w	r3, [lr], #4
 80084fc:	d2db      	bcs.n	80084b6 <quorem+0x42>
 80084fe:	f856 300c 	ldr.w	r3, [r6, ip]
 8008502:	b933      	cbnz	r3, 8008512 <quorem+0x9e>
 8008504:	9b01      	ldr	r3, [sp, #4]
 8008506:	3b04      	subs	r3, #4
 8008508:	429e      	cmp	r6, r3
 800850a:	461a      	mov	r2, r3
 800850c:	d330      	bcc.n	8008570 <quorem+0xfc>
 800850e:	f8c8 4010 	str.w	r4, [r8, #16]
 8008512:	4640      	mov	r0, r8
 8008514:	f001 f824 	bl	8009560 <__mcmp>
 8008518:	2800      	cmp	r0, #0
 800851a:	db25      	blt.n	8008568 <quorem+0xf4>
 800851c:	3501      	adds	r5, #1
 800851e:	4630      	mov	r0, r6
 8008520:	f04f 0c00 	mov.w	ip, #0
 8008524:	f857 2b04 	ldr.w	r2, [r7], #4
 8008528:	f8d0 e000 	ldr.w	lr, [r0]
 800852c:	b293      	uxth	r3, r2
 800852e:	ebac 0303 	sub.w	r3, ip, r3
 8008532:	0c12      	lsrs	r2, r2, #16
 8008534:	fa13 f38e 	uxtah	r3, r3, lr
 8008538:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800853c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008540:	b29b      	uxth	r3, r3
 8008542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008546:	45b9      	cmp	r9, r7
 8008548:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800854c:	f840 3b04 	str.w	r3, [r0], #4
 8008550:	d2e8      	bcs.n	8008524 <quorem+0xb0>
 8008552:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008556:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800855a:	b92a      	cbnz	r2, 8008568 <quorem+0xf4>
 800855c:	3b04      	subs	r3, #4
 800855e:	429e      	cmp	r6, r3
 8008560:	461a      	mov	r2, r3
 8008562:	d30b      	bcc.n	800857c <quorem+0x108>
 8008564:	f8c8 4010 	str.w	r4, [r8, #16]
 8008568:	4628      	mov	r0, r5
 800856a:	b003      	add	sp, #12
 800856c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008570:	6812      	ldr	r2, [r2, #0]
 8008572:	3b04      	subs	r3, #4
 8008574:	2a00      	cmp	r2, #0
 8008576:	d1ca      	bne.n	800850e <quorem+0x9a>
 8008578:	3c01      	subs	r4, #1
 800857a:	e7c5      	b.n	8008508 <quorem+0x94>
 800857c:	6812      	ldr	r2, [r2, #0]
 800857e:	3b04      	subs	r3, #4
 8008580:	2a00      	cmp	r2, #0
 8008582:	d1ef      	bne.n	8008564 <quorem+0xf0>
 8008584:	3c01      	subs	r4, #1
 8008586:	e7ea      	b.n	800855e <quorem+0xea>
 8008588:	2000      	movs	r0, #0
 800858a:	e7ee      	b.n	800856a <quorem+0xf6>
 800858c:	0000      	movs	r0, r0
	...

08008590 <_dtoa_r>:
 8008590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008594:	ec57 6b10 	vmov	r6, r7, d0
 8008598:	b097      	sub	sp, #92	; 0x5c
 800859a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800859c:	9106      	str	r1, [sp, #24]
 800859e:	4604      	mov	r4, r0
 80085a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80085a2:	9312      	str	r3, [sp, #72]	; 0x48
 80085a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80085a8:	e9cd 6700 	strd	r6, r7, [sp]
 80085ac:	b93d      	cbnz	r5, 80085be <_dtoa_r+0x2e>
 80085ae:	2010      	movs	r0, #16
 80085b0:	f7ff fa06 	bl	80079c0 <malloc>
 80085b4:	6260      	str	r0, [r4, #36]	; 0x24
 80085b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80085ba:	6005      	str	r5, [r0, #0]
 80085bc:	60c5      	str	r5, [r0, #12]
 80085be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085c0:	6819      	ldr	r1, [r3, #0]
 80085c2:	b151      	cbz	r1, 80085da <_dtoa_r+0x4a>
 80085c4:	685a      	ldr	r2, [r3, #4]
 80085c6:	604a      	str	r2, [r1, #4]
 80085c8:	2301      	movs	r3, #1
 80085ca:	4093      	lsls	r3, r2
 80085cc:	608b      	str	r3, [r1, #8]
 80085ce:	4620      	mov	r0, r4
 80085d0:	f000 fde5 	bl	800919e <_Bfree>
 80085d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085d6:	2200      	movs	r2, #0
 80085d8:	601a      	str	r2, [r3, #0]
 80085da:	1e3b      	subs	r3, r7, #0
 80085dc:	bfbb      	ittet	lt
 80085de:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80085e2:	9301      	strlt	r3, [sp, #4]
 80085e4:	2300      	movge	r3, #0
 80085e6:	2201      	movlt	r2, #1
 80085e8:	bfac      	ite	ge
 80085ea:	f8c8 3000 	strge.w	r3, [r8]
 80085ee:	f8c8 2000 	strlt.w	r2, [r8]
 80085f2:	4baf      	ldr	r3, [pc, #700]	; (80088b0 <_dtoa_r+0x320>)
 80085f4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80085f8:	ea33 0308 	bics.w	r3, r3, r8
 80085fc:	d114      	bne.n	8008628 <_dtoa_r+0x98>
 80085fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008600:	f242 730f 	movw	r3, #9999	; 0x270f
 8008604:	6013      	str	r3, [r2, #0]
 8008606:	9b00      	ldr	r3, [sp, #0]
 8008608:	b923      	cbnz	r3, 8008614 <_dtoa_r+0x84>
 800860a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800860e:	2800      	cmp	r0, #0
 8008610:	f000 8542 	beq.w	8009098 <_dtoa_r+0xb08>
 8008614:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008616:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80088c4 <_dtoa_r+0x334>
 800861a:	2b00      	cmp	r3, #0
 800861c:	f000 8544 	beq.w	80090a8 <_dtoa_r+0xb18>
 8008620:	f10b 0303 	add.w	r3, fp, #3
 8008624:	f000 bd3e 	b.w	80090a4 <_dtoa_r+0xb14>
 8008628:	e9dd 6700 	ldrd	r6, r7, [sp]
 800862c:	2200      	movs	r2, #0
 800862e:	2300      	movs	r3, #0
 8008630:	4630      	mov	r0, r6
 8008632:	4639      	mov	r1, r7
 8008634:	f7f8 fa68 	bl	8000b08 <__aeabi_dcmpeq>
 8008638:	4681      	mov	r9, r0
 800863a:	b168      	cbz	r0, 8008658 <_dtoa_r+0xc8>
 800863c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800863e:	2301      	movs	r3, #1
 8008640:	6013      	str	r3, [r2, #0]
 8008642:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008644:	2b00      	cmp	r3, #0
 8008646:	f000 8524 	beq.w	8009092 <_dtoa_r+0xb02>
 800864a:	4b9a      	ldr	r3, [pc, #616]	; (80088b4 <_dtoa_r+0x324>)
 800864c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800864e:	f103 3bff 	add.w	fp, r3, #4294967295
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	f000 bd28 	b.w	80090a8 <_dtoa_r+0xb18>
 8008658:	aa14      	add	r2, sp, #80	; 0x50
 800865a:	a915      	add	r1, sp, #84	; 0x54
 800865c:	ec47 6b10 	vmov	d0, r6, r7
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fff4 	bl	800964e <__d2b>
 8008666:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800866a:	9004      	str	r0, [sp, #16]
 800866c:	2d00      	cmp	r5, #0
 800866e:	d07c      	beq.n	800876a <_dtoa_r+0x1da>
 8008670:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008674:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008678:	46b2      	mov	sl, r6
 800867a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800867e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008682:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008686:	2200      	movs	r2, #0
 8008688:	4b8b      	ldr	r3, [pc, #556]	; (80088b8 <_dtoa_r+0x328>)
 800868a:	4650      	mov	r0, sl
 800868c:	4659      	mov	r1, fp
 800868e:	f7f7 fe1b 	bl	80002c8 <__aeabi_dsub>
 8008692:	a381      	add	r3, pc, #516	; (adr r3, 8008898 <_dtoa_r+0x308>)
 8008694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008698:	f7f7 ffce 	bl	8000638 <__aeabi_dmul>
 800869c:	a380      	add	r3, pc, #512	; (adr r3, 80088a0 <_dtoa_r+0x310>)
 800869e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a2:	f7f7 fe13 	bl	80002cc <__adddf3>
 80086a6:	4606      	mov	r6, r0
 80086a8:	4628      	mov	r0, r5
 80086aa:	460f      	mov	r7, r1
 80086ac:	f7f7 ff5a 	bl	8000564 <__aeabi_i2d>
 80086b0:	a37d      	add	r3, pc, #500	; (adr r3, 80088a8 <_dtoa_r+0x318>)
 80086b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b6:	f7f7 ffbf 	bl	8000638 <__aeabi_dmul>
 80086ba:	4602      	mov	r2, r0
 80086bc:	460b      	mov	r3, r1
 80086be:	4630      	mov	r0, r6
 80086c0:	4639      	mov	r1, r7
 80086c2:	f7f7 fe03 	bl	80002cc <__adddf3>
 80086c6:	4606      	mov	r6, r0
 80086c8:	460f      	mov	r7, r1
 80086ca:	f7f8 fa65 	bl	8000b98 <__aeabi_d2iz>
 80086ce:	2200      	movs	r2, #0
 80086d0:	4682      	mov	sl, r0
 80086d2:	2300      	movs	r3, #0
 80086d4:	4630      	mov	r0, r6
 80086d6:	4639      	mov	r1, r7
 80086d8:	f7f8 fa20 	bl	8000b1c <__aeabi_dcmplt>
 80086dc:	b148      	cbz	r0, 80086f2 <_dtoa_r+0x162>
 80086de:	4650      	mov	r0, sl
 80086e0:	f7f7 ff40 	bl	8000564 <__aeabi_i2d>
 80086e4:	4632      	mov	r2, r6
 80086e6:	463b      	mov	r3, r7
 80086e8:	f7f8 fa0e 	bl	8000b08 <__aeabi_dcmpeq>
 80086ec:	b908      	cbnz	r0, 80086f2 <_dtoa_r+0x162>
 80086ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80086f2:	f1ba 0f16 	cmp.w	sl, #22
 80086f6:	d859      	bhi.n	80087ac <_dtoa_r+0x21c>
 80086f8:	4970      	ldr	r1, [pc, #448]	; (80088bc <_dtoa_r+0x32c>)
 80086fa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80086fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008702:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008706:	f7f8 fa27 	bl	8000b58 <__aeabi_dcmpgt>
 800870a:	2800      	cmp	r0, #0
 800870c:	d050      	beq.n	80087b0 <_dtoa_r+0x220>
 800870e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008712:	2300      	movs	r3, #0
 8008714:	930f      	str	r3, [sp, #60]	; 0x3c
 8008716:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008718:	1b5d      	subs	r5, r3, r5
 800871a:	f1b5 0801 	subs.w	r8, r5, #1
 800871e:	bf49      	itett	mi
 8008720:	f1c5 0301 	rsbmi	r3, r5, #1
 8008724:	2300      	movpl	r3, #0
 8008726:	9305      	strmi	r3, [sp, #20]
 8008728:	f04f 0800 	movmi.w	r8, #0
 800872c:	bf58      	it	pl
 800872e:	9305      	strpl	r3, [sp, #20]
 8008730:	f1ba 0f00 	cmp.w	sl, #0
 8008734:	db3e      	blt.n	80087b4 <_dtoa_r+0x224>
 8008736:	2300      	movs	r3, #0
 8008738:	44d0      	add	r8, sl
 800873a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800873e:	9307      	str	r3, [sp, #28]
 8008740:	9b06      	ldr	r3, [sp, #24]
 8008742:	2b09      	cmp	r3, #9
 8008744:	f200 8090 	bhi.w	8008868 <_dtoa_r+0x2d8>
 8008748:	2b05      	cmp	r3, #5
 800874a:	bfc4      	itt	gt
 800874c:	3b04      	subgt	r3, #4
 800874e:	9306      	strgt	r3, [sp, #24]
 8008750:	9b06      	ldr	r3, [sp, #24]
 8008752:	f1a3 0302 	sub.w	r3, r3, #2
 8008756:	bfcc      	ite	gt
 8008758:	2500      	movgt	r5, #0
 800875a:	2501      	movle	r5, #1
 800875c:	2b03      	cmp	r3, #3
 800875e:	f200 808f 	bhi.w	8008880 <_dtoa_r+0x2f0>
 8008762:	e8df f003 	tbb	[pc, r3]
 8008766:	7f7d      	.short	0x7f7d
 8008768:	7131      	.short	0x7131
 800876a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800876e:	441d      	add	r5, r3
 8008770:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008774:	2820      	cmp	r0, #32
 8008776:	dd13      	ble.n	80087a0 <_dtoa_r+0x210>
 8008778:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800877c:	9b00      	ldr	r3, [sp, #0]
 800877e:	fa08 f800 	lsl.w	r8, r8, r0
 8008782:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008786:	fa23 f000 	lsr.w	r0, r3, r0
 800878a:	ea48 0000 	orr.w	r0, r8, r0
 800878e:	f7f7 fed9 	bl	8000544 <__aeabi_ui2d>
 8008792:	2301      	movs	r3, #1
 8008794:	4682      	mov	sl, r0
 8008796:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800879a:	3d01      	subs	r5, #1
 800879c:	9313      	str	r3, [sp, #76]	; 0x4c
 800879e:	e772      	b.n	8008686 <_dtoa_r+0xf6>
 80087a0:	9b00      	ldr	r3, [sp, #0]
 80087a2:	f1c0 0020 	rsb	r0, r0, #32
 80087a6:	fa03 f000 	lsl.w	r0, r3, r0
 80087aa:	e7f0      	b.n	800878e <_dtoa_r+0x1fe>
 80087ac:	2301      	movs	r3, #1
 80087ae:	e7b1      	b.n	8008714 <_dtoa_r+0x184>
 80087b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80087b2:	e7b0      	b.n	8008716 <_dtoa_r+0x186>
 80087b4:	9b05      	ldr	r3, [sp, #20]
 80087b6:	eba3 030a 	sub.w	r3, r3, sl
 80087ba:	9305      	str	r3, [sp, #20]
 80087bc:	f1ca 0300 	rsb	r3, sl, #0
 80087c0:	9307      	str	r3, [sp, #28]
 80087c2:	2300      	movs	r3, #0
 80087c4:	930e      	str	r3, [sp, #56]	; 0x38
 80087c6:	e7bb      	b.n	8008740 <_dtoa_r+0x1b0>
 80087c8:	2301      	movs	r3, #1
 80087ca:	930a      	str	r3, [sp, #40]	; 0x28
 80087cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	dd59      	ble.n	8008886 <_dtoa_r+0x2f6>
 80087d2:	9302      	str	r3, [sp, #8]
 80087d4:	4699      	mov	r9, r3
 80087d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80087d8:	2200      	movs	r2, #0
 80087da:	6072      	str	r2, [r6, #4]
 80087dc:	2204      	movs	r2, #4
 80087de:	f102 0014 	add.w	r0, r2, #20
 80087e2:	4298      	cmp	r0, r3
 80087e4:	6871      	ldr	r1, [r6, #4]
 80087e6:	d953      	bls.n	8008890 <_dtoa_r+0x300>
 80087e8:	4620      	mov	r0, r4
 80087ea:	f000 fca4 	bl	8009136 <_Balloc>
 80087ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087f0:	6030      	str	r0, [r6, #0]
 80087f2:	f1b9 0f0e 	cmp.w	r9, #14
 80087f6:	f8d3 b000 	ldr.w	fp, [r3]
 80087fa:	f200 80e6 	bhi.w	80089ca <_dtoa_r+0x43a>
 80087fe:	2d00      	cmp	r5, #0
 8008800:	f000 80e3 	beq.w	80089ca <_dtoa_r+0x43a>
 8008804:	ed9d 7b00 	vldr	d7, [sp]
 8008808:	f1ba 0f00 	cmp.w	sl, #0
 800880c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008810:	dd74      	ble.n	80088fc <_dtoa_r+0x36c>
 8008812:	4a2a      	ldr	r2, [pc, #168]	; (80088bc <_dtoa_r+0x32c>)
 8008814:	f00a 030f 	and.w	r3, sl, #15
 8008818:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800881c:	ed93 7b00 	vldr	d7, [r3]
 8008820:	ea4f 162a 	mov.w	r6, sl, asr #4
 8008824:	06f0      	lsls	r0, r6, #27
 8008826:	ed8d 7b08 	vstr	d7, [sp, #32]
 800882a:	d565      	bpl.n	80088f8 <_dtoa_r+0x368>
 800882c:	4b24      	ldr	r3, [pc, #144]	; (80088c0 <_dtoa_r+0x330>)
 800882e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008832:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008836:	f7f8 f829 	bl	800088c <__aeabi_ddiv>
 800883a:	e9cd 0100 	strd	r0, r1, [sp]
 800883e:	f006 060f 	and.w	r6, r6, #15
 8008842:	2503      	movs	r5, #3
 8008844:	4f1e      	ldr	r7, [pc, #120]	; (80088c0 <_dtoa_r+0x330>)
 8008846:	e04c      	b.n	80088e2 <_dtoa_r+0x352>
 8008848:	2301      	movs	r3, #1
 800884a:	930a      	str	r3, [sp, #40]	; 0x28
 800884c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800884e:	4453      	add	r3, sl
 8008850:	f103 0901 	add.w	r9, r3, #1
 8008854:	9302      	str	r3, [sp, #8]
 8008856:	464b      	mov	r3, r9
 8008858:	2b01      	cmp	r3, #1
 800885a:	bfb8      	it	lt
 800885c:	2301      	movlt	r3, #1
 800885e:	e7ba      	b.n	80087d6 <_dtoa_r+0x246>
 8008860:	2300      	movs	r3, #0
 8008862:	e7b2      	b.n	80087ca <_dtoa_r+0x23a>
 8008864:	2300      	movs	r3, #0
 8008866:	e7f0      	b.n	800884a <_dtoa_r+0x2ba>
 8008868:	2501      	movs	r5, #1
 800886a:	2300      	movs	r3, #0
 800886c:	9306      	str	r3, [sp, #24]
 800886e:	950a      	str	r5, [sp, #40]	; 0x28
 8008870:	f04f 33ff 	mov.w	r3, #4294967295
 8008874:	9302      	str	r3, [sp, #8]
 8008876:	4699      	mov	r9, r3
 8008878:	2200      	movs	r2, #0
 800887a:	2312      	movs	r3, #18
 800887c:	920b      	str	r2, [sp, #44]	; 0x2c
 800887e:	e7aa      	b.n	80087d6 <_dtoa_r+0x246>
 8008880:	2301      	movs	r3, #1
 8008882:	930a      	str	r3, [sp, #40]	; 0x28
 8008884:	e7f4      	b.n	8008870 <_dtoa_r+0x2e0>
 8008886:	2301      	movs	r3, #1
 8008888:	9302      	str	r3, [sp, #8]
 800888a:	4699      	mov	r9, r3
 800888c:	461a      	mov	r2, r3
 800888e:	e7f5      	b.n	800887c <_dtoa_r+0x2ec>
 8008890:	3101      	adds	r1, #1
 8008892:	6071      	str	r1, [r6, #4]
 8008894:	0052      	lsls	r2, r2, #1
 8008896:	e7a2      	b.n	80087de <_dtoa_r+0x24e>
 8008898:	636f4361 	.word	0x636f4361
 800889c:	3fd287a7 	.word	0x3fd287a7
 80088a0:	8b60c8b3 	.word	0x8b60c8b3
 80088a4:	3fc68a28 	.word	0x3fc68a28
 80088a8:	509f79fb 	.word	0x509f79fb
 80088ac:	3fd34413 	.word	0x3fd34413
 80088b0:	7ff00000 	.word	0x7ff00000
 80088b4:	08016a95 	.word	0x08016a95
 80088b8:	3ff80000 	.word	0x3ff80000
 80088bc:	08016af0 	.word	0x08016af0
 80088c0:	08016ac8 	.word	0x08016ac8
 80088c4:	08016ac1 	.word	0x08016ac1
 80088c8:	07f1      	lsls	r1, r6, #31
 80088ca:	d508      	bpl.n	80088de <_dtoa_r+0x34e>
 80088cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80088d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088d4:	f7f7 feb0 	bl	8000638 <__aeabi_dmul>
 80088d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80088dc:	3501      	adds	r5, #1
 80088de:	1076      	asrs	r6, r6, #1
 80088e0:	3708      	adds	r7, #8
 80088e2:	2e00      	cmp	r6, #0
 80088e4:	d1f0      	bne.n	80088c8 <_dtoa_r+0x338>
 80088e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80088ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088ee:	f7f7 ffcd 	bl	800088c <__aeabi_ddiv>
 80088f2:	e9cd 0100 	strd	r0, r1, [sp]
 80088f6:	e01a      	b.n	800892e <_dtoa_r+0x39e>
 80088f8:	2502      	movs	r5, #2
 80088fa:	e7a3      	b.n	8008844 <_dtoa_r+0x2b4>
 80088fc:	f000 80a0 	beq.w	8008a40 <_dtoa_r+0x4b0>
 8008900:	f1ca 0600 	rsb	r6, sl, #0
 8008904:	4b9f      	ldr	r3, [pc, #636]	; (8008b84 <_dtoa_r+0x5f4>)
 8008906:	4fa0      	ldr	r7, [pc, #640]	; (8008b88 <_dtoa_r+0x5f8>)
 8008908:	f006 020f 	and.w	r2, r6, #15
 800890c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008914:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008918:	f7f7 fe8e 	bl	8000638 <__aeabi_dmul>
 800891c:	e9cd 0100 	strd	r0, r1, [sp]
 8008920:	1136      	asrs	r6, r6, #4
 8008922:	2300      	movs	r3, #0
 8008924:	2502      	movs	r5, #2
 8008926:	2e00      	cmp	r6, #0
 8008928:	d17f      	bne.n	8008a2a <_dtoa_r+0x49a>
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1e1      	bne.n	80088f2 <_dtoa_r+0x362>
 800892e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008930:	2b00      	cmp	r3, #0
 8008932:	f000 8087 	beq.w	8008a44 <_dtoa_r+0x4b4>
 8008936:	e9dd 6700 	ldrd	r6, r7, [sp]
 800893a:	2200      	movs	r2, #0
 800893c:	4b93      	ldr	r3, [pc, #588]	; (8008b8c <_dtoa_r+0x5fc>)
 800893e:	4630      	mov	r0, r6
 8008940:	4639      	mov	r1, r7
 8008942:	f7f8 f8eb 	bl	8000b1c <__aeabi_dcmplt>
 8008946:	2800      	cmp	r0, #0
 8008948:	d07c      	beq.n	8008a44 <_dtoa_r+0x4b4>
 800894a:	f1b9 0f00 	cmp.w	r9, #0
 800894e:	d079      	beq.n	8008a44 <_dtoa_r+0x4b4>
 8008950:	9b02      	ldr	r3, [sp, #8]
 8008952:	2b00      	cmp	r3, #0
 8008954:	dd35      	ble.n	80089c2 <_dtoa_r+0x432>
 8008956:	f10a 33ff 	add.w	r3, sl, #4294967295
 800895a:	9308      	str	r3, [sp, #32]
 800895c:	4639      	mov	r1, r7
 800895e:	2200      	movs	r2, #0
 8008960:	4b8b      	ldr	r3, [pc, #556]	; (8008b90 <_dtoa_r+0x600>)
 8008962:	4630      	mov	r0, r6
 8008964:	f7f7 fe68 	bl	8000638 <__aeabi_dmul>
 8008968:	e9cd 0100 	strd	r0, r1, [sp]
 800896c:	9f02      	ldr	r7, [sp, #8]
 800896e:	3501      	adds	r5, #1
 8008970:	4628      	mov	r0, r5
 8008972:	f7f7 fdf7 	bl	8000564 <__aeabi_i2d>
 8008976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800897a:	f7f7 fe5d 	bl	8000638 <__aeabi_dmul>
 800897e:	2200      	movs	r2, #0
 8008980:	4b84      	ldr	r3, [pc, #528]	; (8008b94 <_dtoa_r+0x604>)
 8008982:	f7f7 fca3 	bl	80002cc <__adddf3>
 8008986:	4605      	mov	r5, r0
 8008988:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800898c:	2f00      	cmp	r7, #0
 800898e:	d15d      	bne.n	8008a4c <_dtoa_r+0x4bc>
 8008990:	2200      	movs	r2, #0
 8008992:	4b81      	ldr	r3, [pc, #516]	; (8008b98 <_dtoa_r+0x608>)
 8008994:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008998:	f7f7 fc96 	bl	80002c8 <__aeabi_dsub>
 800899c:	462a      	mov	r2, r5
 800899e:	4633      	mov	r3, r6
 80089a0:	e9cd 0100 	strd	r0, r1, [sp]
 80089a4:	f7f8 f8d8 	bl	8000b58 <__aeabi_dcmpgt>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	f040 8288 	bne.w	8008ebe <_dtoa_r+0x92e>
 80089ae:	462a      	mov	r2, r5
 80089b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80089b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089b8:	f7f8 f8b0 	bl	8000b1c <__aeabi_dcmplt>
 80089bc:	2800      	cmp	r0, #0
 80089be:	f040 827c 	bne.w	8008eba <_dtoa_r+0x92a>
 80089c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80089c6:	e9cd 2300 	strd	r2, r3, [sp]
 80089ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f2c0 8150 	blt.w	8008c72 <_dtoa_r+0x6e2>
 80089d2:	f1ba 0f0e 	cmp.w	sl, #14
 80089d6:	f300 814c 	bgt.w	8008c72 <_dtoa_r+0x6e2>
 80089da:	4b6a      	ldr	r3, [pc, #424]	; (8008b84 <_dtoa_r+0x5f4>)
 80089dc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80089e0:	ed93 7b00 	vldr	d7, [r3]
 80089e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089ec:	f280 80d8 	bge.w	8008ba0 <_dtoa_r+0x610>
 80089f0:	f1b9 0f00 	cmp.w	r9, #0
 80089f4:	f300 80d4 	bgt.w	8008ba0 <_dtoa_r+0x610>
 80089f8:	f040 825e 	bne.w	8008eb8 <_dtoa_r+0x928>
 80089fc:	2200      	movs	r2, #0
 80089fe:	4b66      	ldr	r3, [pc, #408]	; (8008b98 <_dtoa_r+0x608>)
 8008a00:	ec51 0b17 	vmov	r0, r1, d7
 8008a04:	f7f7 fe18 	bl	8000638 <__aeabi_dmul>
 8008a08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a0c:	f7f8 f89a 	bl	8000b44 <__aeabi_dcmpge>
 8008a10:	464f      	mov	r7, r9
 8008a12:	464e      	mov	r6, r9
 8008a14:	2800      	cmp	r0, #0
 8008a16:	f040 8234 	bne.w	8008e82 <_dtoa_r+0x8f2>
 8008a1a:	2331      	movs	r3, #49	; 0x31
 8008a1c:	f10b 0501 	add.w	r5, fp, #1
 8008a20:	f88b 3000 	strb.w	r3, [fp]
 8008a24:	f10a 0a01 	add.w	sl, sl, #1
 8008a28:	e22f      	b.n	8008e8a <_dtoa_r+0x8fa>
 8008a2a:	07f2      	lsls	r2, r6, #31
 8008a2c:	d505      	bpl.n	8008a3a <_dtoa_r+0x4aa>
 8008a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a32:	f7f7 fe01 	bl	8000638 <__aeabi_dmul>
 8008a36:	3501      	adds	r5, #1
 8008a38:	2301      	movs	r3, #1
 8008a3a:	1076      	asrs	r6, r6, #1
 8008a3c:	3708      	adds	r7, #8
 8008a3e:	e772      	b.n	8008926 <_dtoa_r+0x396>
 8008a40:	2502      	movs	r5, #2
 8008a42:	e774      	b.n	800892e <_dtoa_r+0x39e>
 8008a44:	f8cd a020 	str.w	sl, [sp, #32]
 8008a48:	464f      	mov	r7, r9
 8008a4a:	e791      	b.n	8008970 <_dtoa_r+0x3e0>
 8008a4c:	4b4d      	ldr	r3, [pc, #308]	; (8008b84 <_dtoa_r+0x5f4>)
 8008a4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a52:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d047      	beq.n	8008aec <_dtoa_r+0x55c>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	2000      	movs	r0, #0
 8008a62:	494e      	ldr	r1, [pc, #312]	; (8008b9c <_dtoa_r+0x60c>)
 8008a64:	f7f7 ff12 	bl	800088c <__aeabi_ddiv>
 8008a68:	462a      	mov	r2, r5
 8008a6a:	4633      	mov	r3, r6
 8008a6c:	f7f7 fc2c 	bl	80002c8 <__aeabi_dsub>
 8008a70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008a74:	465d      	mov	r5, fp
 8008a76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a7a:	f7f8 f88d 	bl	8000b98 <__aeabi_d2iz>
 8008a7e:	4606      	mov	r6, r0
 8008a80:	f7f7 fd70 	bl	8000564 <__aeabi_i2d>
 8008a84:	4602      	mov	r2, r0
 8008a86:	460b      	mov	r3, r1
 8008a88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a8c:	f7f7 fc1c 	bl	80002c8 <__aeabi_dsub>
 8008a90:	3630      	adds	r6, #48	; 0x30
 8008a92:	f805 6b01 	strb.w	r6, [r5], #1
 8008a96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a9a:	e9cd 0100 	strd	r0, r1, [sp]
 8008a9e:	f7f8 f83d 	bl	8000b1c <__aeabi_dcmplt>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	d163      	bne.n	8008b6e <_dtoa_r+0x5de>
 8008aa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008aaa:	2000      	movs	r0, #0
 8008aac:	4937      	ldr	r1, [pc, #220]	; (8008b8c <_dtoa_r+0x5fc>)
 8008aae:	f7f7 fc0b 	bl	80002c8 <__aeabi_dsub>
 8008ab2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008ab6:	f7f8 f831 	bl	8000b1c <__aeabi_dcmplt>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f040 80b7 	bne.w	8008c2e <_dtoa_r+0x69e>
 8008ac0:	eba5 030b 	sub.w	r3, r5, fp
 8008ac4:	429f      	cmp	r7, r3
 8008ac6:	f77f af7c 	ble.w	80089c2 <_dtoa_r+0x432>
 8008aca:	2200      	movs	r2, #0
 8008acc:	4b30      	ldr	r3, [pc, #192]	; (8008b90 <_dtoa_r+0x600>)
 8008ace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ad2:	f7f7 fdb1 	bl	8000638 <__aeabi_dmul>
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008adc:	4b2c      	ldr	r3, [pc, #176]	; (8008b90 <_dtoa_r+0x600>)
 8008ade:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ae2:	f7f7 fda9 	bl	8000638 <__aeabi_dmul>
 8008ae6:	e9cd 0100 	strd	r0, r1, [sp]
 8008aea:	e7c4      	b.n	8008a76 <_dtoa_r+0x4e6>
 8008aec:	462a      	mov	r2, r5
 8008aee:	4633      	mov	r3, r6
 8008af0:	f7f7 fda2 	bl	8000638 <__aeabi_dmul>
 8008af4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008af8:	eb0b 0507 	add.w	r5, fp, r7
 8008afc:	465e      	mov	r6, fp
 8008afe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b02:	f7f8 f849 	bl	8000b98 <__aeabi_d2iz>
 8008b06:	4607      	mov	r7, r0
 8008b08:	f7f7 fd2c 	bl	8000564 <__aeabi_i2d>
 8008b0c:	3730      	adds	r7, #48	; 0x30
 8008b0e:	4602      	mov	r2, r0
 8008b10:	460b      	mov	r3, r1
 8008b12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b16:	f7f7 fbd7 	bl	80002c8 <__aeabi_dsub>
 8008b1a:	f806 7b01 	strb.w	r7, [r6], #1
 8008b1e:	42ae      	cmp	r6, r5
 8008b20:	e9cd 0100 	strd	r0, r1, [sp]
 8008b24:	f04f 0200 	mov.w	r2, #0
 8008b28:	d126      	bne.n	8008b78 <_dtoa_r+0x5e8>
 8008b2a:	4b1c      	ldr	r3, [pc, #112]	; (8008b9c <_dtoa_r+0x60c>)
 8008b2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b30:	f7f7 fbcc 	bl	80002cc <__adddf3>
 8008b34:	4602      	mov	r2, r0
 8008b36:	460b      	mov	r3, r1
 8008b38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b3c:	f7f8 f80c 	bl	8000b58 <__aeabi_dcmpgt>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d174      	bne.n	8008c2e <_dtoa_r+0x69e>
 8008b44:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b48:	2000      	movs	r0, #0
 8008b4a:	4914      	ldr	r1, [pc, #80]	; (8008b9c <_dtoa_r+0x60c>)
 8008b4c:	f7f7 fbbc 	bl	80002c8 <__aeabi_dsub>
 8008b50:	4602      	mov	r2, r0
 8008b52:	460b      	mov	r3, r1
 8008b54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b58:	f7f7 ffe0 	bl	8000b1c <__aeabi_dcmplt>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	f43f af30 	beq.w	80089c2 <_dtoa_r+0x432>
 8008b62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008b66:	2b30      	cmp	r3, #48	; 0x30
 8008b68:	f105 32ff 	add.w	r2, r5, #4294967295
 8008b6c:	d002      	beq.n	8008b74 <_dtoa_r+0x5e4>
 8008b6e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008b72:	e04a      	b.n	8008c0a <_dtoa_r+0x67a>
 8008b74:	4615      	mov	r5, r2
 8008b76:	e7f4      	b.n	8008b62 <_dtoa_r+0x5d2>
 8008b78:	4b05      	ldr	r3, [pc, #20]	; (8008b90 <_dtoa_r+0x600>)
 8008b7a:	f7f7 fd5d 	bl	8000638 <__aeabi_dmul>
 8008b7e:	e9cd 0100 	strd	r0, r1, [sp]
 8008b82:	e7bc      	b.n	8008afe <_dtoa_r+0x56e>
 8008b84:	08016af0 	.word	0x08016af0
 8008b88:	08016ac8 	.word	0x08016ac8
 8008b8c:	3ff00000 	.word	0x3ff00000
 8008b90:	40240000 	.word	0x40240000
 8008b94:	401c0000 	.word	0x401c0000
 8008b98:	40140000 	.word	0x40140000
 8008b9c:	3fe00000 	.word	0x3fe00000
 8008ba0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008ba4:	465d      	mov	r5, fp
 8008ba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008baa:	4630      	mov	r0, r6
 8008bac:	4639      	mov	r1, r7
 8008bae:	f7f7 fe6d 	bl	800088c <__aeabi_ddiv>
 8008bb2:	f7f7 fff1 	bl	8000b98 <__aeabi_d2iz>
 8008bb6:	4680      	mov	r8, r0
 8008bb8:	f7f7 fcd4 	bl	8000564 <__aeabi_i2d>
 8008bbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bc0:	f7f7 fd3a 	bl	8000638 <__aeabi_dmul>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	4630      	mov	r0, r6
 8008bca:	4639      	mov	r1, r7
 8008bcc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008bd0:	f7f7 fb7a 	bl	80002c8 <__aeabi_dsub>
 8008bd4:	f805 6b01 	strb.w	r6, [r5], #1
 8008bd8:	eba5 060b 	sub.w	r6, r5, fp
 8008bdc:	45b1      	cmp	r9, r6
 8008bde:	4602      	mov	r2, r0
 8008be0:	460b      	mov	r3, r1
 8008be2:	d139      	bne.n	8008c58 <_dtoa_r+0x6c8>
 8008be4:	f7f7 fb72 	bl	80002cc <__adddf3>
 8008be8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bec:	4606      	mov	r6, r0
 8008bee:	460f      	mov	r7, r1
 8008bf0:	f7f7 ffb2 	bl	8000b58 <__aeabi_dcmpgt>
 8008bf4:	b9c8      	cbnz	r0, 8008c2a <_dtoa_r+0x69a>
 8008bf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	4639      	mov	r1, r7
 8008bfe:	f7f7 ff83 	bl	8000b08 <__aeabi_dcmpeq>
 8008c02:	b110      	cbz	r0, 8008c0a <_dtoa_r+0x67a>
 8008c04:	f018 0f01 	tst.w	r8, #1
 8008c08:	d10f      	bne.n	8008c2a <_dtoa_r+0x69a>
 8008c0a:	9904      	ldr	r1, [sp, #16]
 8008c0c:	4620      	mov	r0, r4
 8008c0e:	f000 fac6 	bl	800919e <_Bfree>
 8008c12:	2300      	movs	r3, #0
 8008c14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c16:	702b      	strb	r3, [r5, #0]
 8008c18:	f10a 0301 	add.w	r3, sl, #1
 8008c1c:	6013      	str	r3, [r2, #0]
 8008c1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 8241 	beq.w	80090a8 <_dtoa_r+0xb18>
 8008c26:	601d      	str	r5, [r3, #0]
 8008c28:	e23e      	b.n	80090a8 <_dtoa_r+0xb18>
 8008c2a:	f8cd a020 	str.w	sl, [sp, #32]
 8008c2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c32:	2a39      	cmp	r2, #57	; 0x39
 8008c34:	f105 33ff 	add.w	r3, r5, #4294967295
 8008c38:	d108      	bne.n	8008c4c <_dtoa_r+0x6bc>
 8008c3a:	459b      	cmp	fp, r3
 8008c3c:	d10a      	bne.n	8008c54 <_dtoa_r+0x6c4>
 8008c3e:	9b08      	ldr	r3, [sp, #32]
 8008c40:	3301      	adds	r3, #1
 8008c42:	9308      	str	r3, [sp, #32]
 8008c44:	2330      	movs	r3, #48	; 0x30
 8008c46:	f88b 3000 	strb.w	r3, [fp]
 8008c4a:	465b      	mov	r3, fp
 8008c4c:	781a      	ldrb	r2, [r3, #0]
 8008c4e:	3201      	adds	r2, #1
 8008c50:	701a      	strb	r2, [r3, #0]
 8008c52:	e78c      	b.n	8008b6e <_dtoa_r+0x5de>
 8008c54:	461d      	mov	r5, r3
 8008c56:	e7ea      	b.n	8008c2e <_dtoa_r+0x69e>
 8008c58:	2200      	movs	r2, #0
 8008c5a:	4b9b      	ldr	r3, [pc, #620]	; (8008ec8 <_dtoa_r+0x938>)
 8008c5c:	f7f7 fcec 	bl	8000638 <__aeabi_dmul>
 8008c60:	2200      	movs	r2, #0
 8008c62:	2300      	movs	r3, #0
 8008c64:	4606      	mov	r6, r0
 8008c66:	460f      	mov	r7, r1
 8008c68:	f7f7 ff4e 	bl	8000b08 <__aeabi_dcmpeq>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	d09a      	beq.n	8008ba6 <_dtoa_r+0x616>
 8008c70:	e7cb      	b.n	8008c0a <_dtoa_r+0x67a>
 8008c72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c74:	2a00      	cmp	r2, #0
 8008c76:	f000 808b 	beq.w	8008d90 <_dtoa_r+0x800>
 8008c7a:	9a06      	ldr	r2, [sp, #24]
 8008c7c:	2a01      	cmp	r2, #1
 8008c7e:	dc6e      	bgt.n	8008d5e <_dtoa_r+0x7ce>
 8008c80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c82:	2a00      	cmp	r2, #0
 8008c84:	d067      	beq.n	8008d56 <_dtoa_r+0x7c6>
 8008c86:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008c8a:	9f07      	ldr	r7, [sp, #28]
 8008c8c:	9d05      	ldr	r5, [sp, #20]
 8008c8e:	9a05      	ldr	r2, [sp, #20]
 8008c90:	2101      	movs	r1, #1
 8008c92:	441a      	add	r2, r3
 8008c94:	4620      	mov	r0, r4
 8008c96:	9205      	str	r2, [sp, #20]
 8008c98:	4498      	add	r8, r3
 8008c9a:	f000 fb20 	bl	80092de <__i2b>
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	2d00      	cmp	r5, #0
 8008ca2:	dd0c      	ble.n	8008cbe <_dtoa_r+0x72e>
 8008ca4:	f1b8 0f00 	cmp.w	r8, #0
 8008ca8:	dd09      	ble.n	8008cbe <_dtoa_r+0x72e>
 8008caa:	4545      	cmp	r5, r8
 8008cac:	9a05      	ldr	r2, [sp, #20]
 8008cae:	462b      	mov	r3, r5
 8008cb0:	bfa8      	it	ge
 8008cb2:	4643      	movge	r3, r8
 8008cb4:	1ad2      	subs	r2, r2, r3
 8008cb6:	9205      	str	r2, [sp, #20]
 8008cb8:	1aed      	subs	r5, r5, r3
 8008cba:	eba8 0803 	sub.w	r8, r8, r3
 8008cbe:	9b07      	ldr	r3, [sp, #28]
 8008cc0:	b1eb      	cbz	r3, 8008cfe <_dtoa_r+0x76e>
 8008cc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d067      	beq.n	8008d98 <_dtoa_r+0x808>
 8008cc8:	b18f      	cbz	r7, 8008cee <_dtoa_r+0x75e>
 8008cca:	4631      	mov	r1, r6
 8008ccc:	463a      	mov	r2, r7
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f000 fba4 	bl	800941c <__pow5mult>
 8008cd4:	9a04      	ldr	r2, [sp, #16]
 8008cd6:	4601      	mov	r1, r0
 8008cd8:	4606      	mov	r6, r0
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fb08 	bl	80092f0 <__multiply>
 8008ce0:	9904      	ldr	r1, [sp, #16]
 8008ce2:	9008      	str	r0, [sp, #32]
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	f000 fa5a 	bl	800919e <_Bfree>
 8008cea:	9b08      	ldr	r3, [sp, #32]
 8008cec:	9304      	str	r3, [sp, #16]
 8008cee:	9b07      	ldr	r3, [sp, #28]
 8008cf0:	1bda      	subs	r2, r3, r7
 8008cf2:	d004      	beq.n	8008cfe <_dtoa_r+0x76e>
 8008cf4:	9904      	ldr	r1, [sp, #16]
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	f000 fb90 	bl	800941c <__pow5mult>
 8008cfc:	9004      	str	r0, [sp, #16]
 8008cfe:	2101      	movs	r1, #1
 8008d00:	4620      	mov	r0, r4
 8008d02:	f000 faec 	bl	80092de <__i2b>
 8008d06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d08:	4607      	mov	r7, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 81d0 	beq.w	80090b0 <_dtoa_r+0xb20>
 8008d10:	461a      	mov	r2, r3
 8008d12:	4601      	mov	r1, r0
 8008d14:	4620      	mov	r0, r4
 8008d16:	f000 fb81 	bl	800941c <__pow5mult>
 8008d1a:	9b06      	ldr	r3, [sp, #24]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	4607      	mov	r7, r0
 8008d20:	dc40      	bgt.n	8008da4 <_dtoa_r+0x814>
 8008d22:	9b00      	ldr	r3, [sp, #0]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d139      	bne.n	8008d9c <_dtoa_r+0x80c>
 8008d28:	9b01      	ldr	r3, [sp, #4]
 8008d2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d136      	bne.n	8008da0 <_dtoa_r+0x810>
 8008d32:	9b01      	ldr	r3, [sp, #4]
 8008d34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d38:	0d1b      	lsrs	r3, r3, #20
 8008d3a:	051b      	lsls	r3, r3, #20
 8008d3c:	b12b      	cbz	r3, 8008d4a <_dtoa_r+0x7ba>
 8008d3e:	9b05      	ldr	r3, [sp, #20]
 8008d40:	3301      	adds	r3, #1
 8008d42:	9305      	str	r3, [sp, #20]
 8008d44:	f108 0801 	add.w	r8, r8, #1
 8008d48:	2301      	movs	r3, #1
 8008d4a:	9307      	str	r3, [sp, #28]
 8008d4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d12a      	bne.n	8008da8 <_dtoa_r+0x818>
 8008d52:	2001      	movs	r0, #1
 8008d54:	e030      	b.n	8008db8 <_dtoa_r+0x828>
 8008d56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d58:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008d5c:	e795      	b.n	8008c8a <_dtoa_r+0x6fa>
 8008d5e:	9b07      	ldr	r3, [sp, #28]
 8008d60:	f109 37ff 	add.w	r7, r9, #4294967295
 8008d64:	42bb      	cmp	r3, r7
 8008d66:	bfbf      	itttt	lt
 8008d68:	9b07      	ldrlt	r3, [sp, #28]
 8008d6a:	9707      	strlt	r7, [sp, #28]
 8008d6c:	1afa      	sublt	r2, r7, r3
 8008d6e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008d70:	bfbb      	ittet	lt
 8008d72:	189b      	addlt	r3, r3, r2
 8008d74:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008d76:	1bdf      	subge	r7, r3, r7
 8008d78:	2700      	movlt	r7, #0
 8008d7a:	f1b9 0f00 	cmp.w	r9, #0
 8008d7e:	bfb5      	itete	lt
 8008d80:	9b05      	ldrlt	r3, [sp, #20]
 8008d82:	9d05      	ldrge	r5, [sp, #20]
 8008d84:	eba3 0509 	sublt.w	r5, r3, r9
 8008d88:	464b      	movge	r3, r9
 8008d8a:	bfb8      	it	lt
 8008d8c:	2300      	movlt	r3, #0
 8008d8e:	e77e      	b.n	8008c8e <_dtoa_r+0x6fe>
 8008d90:	9f07      	ldr	r7, [sp, #28]
 8008d92:	9d05      	ldr	r5, [sp, #20]
 8008d94:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008d96:	e783      	b.n	8008ca0 <_dtoa_r+0x710>
 8008d98:	9a07      	ldr	r2, [sp, #28]
 8008d9a:	e7ab      	b.n	8008cf4 <_dtoa_r+0x764>
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	e7d4      	b.n	8008d4a <_dtoa_r+0x7ba>
 8008da0:	9b00      	ldr	r3, [sp, #0]
 8008da2:	e7d2      	b.n	8008d4a <_dtoa_r+0x7ba>
 8008da4:	2300      	movs	r3, #0
 8008da6:	9307      	str	r3, [sp, #28]
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008dae:	6918      	ldr	r0, [r3, #16]
 8008db0:	f000 fa47 	bl	8009242 <__hi0bits>
 8008db4:	f1c0 0020 	rsb	r0, r0, #32
 8008db8:	4440      	add	r0, r8
 8008dba:	f010 001f 	ands.w	r0, r0, #31
 8008dbe:	d047      	beq.n	8008e50 <_dtoa_r+0x8c0>
 8008dc0:	f1c0 0320 	rsb	r3, r0, #32
 8008dc4:	2b04      	cmp	r3, #4
 8008dc6:	dd3b      	ble.n	8008e40 <_dtoa_r+0x8b0>
 8008dc8:	9b05      	ldr	r3, [sp, #20]
 8008dca:	f1c0 001c 	rsb	r0, r0, #28
 8008dce:	4403      	add	r3, r0
 8008dd0:	9305      	str	r3, [sp, #20]
 8008dd2:	4405      	add	r5, r0
 8008dd4:	4480      	add	r8, r0
 8008dd6:	9b05      	ldr	r3, [sp, #20]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	dd05      	ble.n	8008de8 <_dtoa_r+0x858>
 8008ddc:	461a      	mov	r2, r3
 8008dde:	9904      	ldr	r1, [sp, #16]
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 fb69 	bl	80094b8 <__lshift>
 8008de6:	9004      	str	r0, [sp, #16]
 8008de8:	f1b8 0f00 	cmp.w	r8, #0
 8008dec:	dd05      	ble.n	8008dfa <_dtoa_r+0x86a>
 8008dee:	4639      	mov	r1, r7
 8008df0:	4642      	mov	r2, r8
 8008df2:	4620      	mov	r0, r4
 8008df4:	f000 fb60 	bl	80094b8 <__lshift>
 8008df8:	4607      	mov	r7, r0
 8008dfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dfc:	b353      	cbz	r3, 8008e54 <_dtoa_r+0x8c4>
 8008dfe:	4639      	mov	r1, r7
 8008e00:	9804      	ldr	r0, [sp, #16]
 8008e02:	f000 fbad 	bl	8009560 <__mcmp>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	da24      	bge.n	8008e54 <_dtoa_r+0x8c4>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	220a      	movs	r2, #10
 8008e0e:	9904      	ldr	r1, [sp, #16]
 8008e10:	4620      	mov	r0, r4
 8008e12:	f000 f9db 	bl	80091cc <__multadd>
 8008e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e18:	9004      	str	r0, [sp, #16]
 8008e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f000 814d 	beq.w	80090be <_dtoa_r+0xb2e>
 8008e24:	2300      	movs	r3, #0
 8008e26:	4631      	mov	r1, r6
 8008e28:	220a      	movs	r2, #10
 8008e2a:	4620      	mov	r0, r4
 8008e2c:	f000 f9ce 	bl	80091cc <__multadd>
 8008e30:	9b02      	ldr	r3, [sp, #8]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	4606      	mov	r6, r0
 8008e36:	dc4f      	bgt.n	8008ed8 <_dtoa_r+0x948>
 8008e38:	9b06      	ldr	r3, [sp, #24]
 8008e3a:	2b02      	cmp	r3, #2
 8008e3c:	dd4c      	ble.n	8008ed8 <_dtoa_r+0x948>
 8008e3e:	e011      	b.n	8008e64 <_dtoa_r+0x8d4>
 8008e40:	d0c9      	beq.n	8008dd6 <_dtoa_r+0x846>
 8008e42:	9a05      	ldr	r2, [sp, #20]
 8008e44:	331c      	adds	r3, #28
 8008e46:	441a      	add	r2, r3
 8008e48:	9205      	str	r2, [sp, #20]
 8008e4a:	441d      	add	r5, r3
 8008e4c:	4498      	add	r8, r3
 8008e4e:	e7c2      	b.n	8008dd6 <_dtoa_r+0x846>
 8008e50:	4603      	mov	r3, r0
 8008e52:	e7f6      	b.n	8008e42 <_dtoa_r+0x8b2>
 8008e54:	f1b9 0f00 	cmp.w	r9, #0
 8008e58:	dc38      	bgt.n	8008ecc <_dtoa_r+0x93c>
 8008e5a:	9b06      	ldr	r3, [sp, #24]
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	dd35      	ble.n	8008ecc <_dtoa_r+0x93c>
 8008e60:	f8cd 9008 	str.w	r9, [sp, #8]
 8008e64:	9b02      	ldr	r3, [sp, #8]
 8008e66:	b963      	cbnz	r3, 8008e82 <_dtoa_r+0x8f2>
 8008e68:	4639      	mov	r1, r7
 8008e6a:	2205      	movs	r2, #5
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f000 f9ad 	bl	80091cc <__multadd>
 8008e72:	4601      	mov	r1, r0
 8008e74:	4607      	mov	r7, r0
 8008e76:	9804      	ldr	r0, [sp, #16]
 8008e78:	f000 fb72 	bl	8009560 <__mcmp>
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	f73f adcc 	bgt.w	8008a1a <_dtoa_r+0x48a>
 8008e82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e84:	465d      	mov	r5, fp
 8008e86:	ea6f 0a03 	mvn.w	sl, r3
 8008e8a:	f04f 0900 	mov.w	r9, #0
 8008e8e:	4639      	mov	r1, r7
 8008e90:	4620      	mov	r0, r4
 8008e92:	f000 f984 	bl	800919e <_Bfree>
 8008e96:	2e00      	cmp	r6, #0
 8008e98:	f43f aeb7 	beq.w	8008c0a <_dtoa_r+0x67a>
 8008e9c:	f1b9 0f00 	cmp.w	r9, #0
 8008ea0:	d005      	beq.n	8008eae <_dtoa_r+0x91e>
 8008ea2:	45b1      	cmp	r9, r6
 8008ea4:	d003      	beq.n	8008eae <_dtoa_r+0x91e>
 8008ea6:	4649      	mov	r1, r9
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	f000 f978 	bl	800919e <_Bfree>
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	f000 f974 	bl	800919e <_Bfree>
 8008eb6:	e6a8      	b.n	8008c0a <_dtoa_r+0x67a>
 8008eb8:	2700      	movs	r7, #0
 8008eba:	463e      	mov	r6, r7
 8008ebc:	e7e1      	b.n	8008e82 <_dtoa_r+0x8f2>
 8008ebe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008ec2:	463e      	mov	r6, r7
 8008ec4:	e5a9      	b.n	8008a1a <_dtoa_r+0x48a>
 8008ec6:	bf00      	nop
 8008ec8:	40240000 	.word	0x40240000
 8008ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ece:	f8cd 9008 	str.w	r9, [sp, #8]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f000 80fa 	beq.w	80090cc <_dtoa_r+0xb3c>
 8008ed8:	2d00      	cmp	r5, #0
 8008eda:	dd05      	ble.n	8008ee8 <_dtoa_r+0x958>
 8008edc:	4631      	mov	r1, r6
 8008ede:	462a      	mov	r2, r5
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f000 fae9 	bl	80094b8 <__lshift>
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	9b07      	ldr	r3, [sp, #28]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d04c      	beq.n	8008f88 <_dtoa_r+0x9f8>
 8008eee:	6871      	ldr	r1, [r6, #4]
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 f920 	bl	8009136 <_Balloc>
 8008ef6:	6932      	ldr	r2, [r6, #16]
 8008ef8:	3202      	adds	r2, #2
 8008efa:	4605      	mov	r5, r0
 8008efc:	0092      	lsls	r2, r2, #2
 8008efe:	f106 010c 	add.w	r1, r6, #12
 8008f02:	300c      	adds	r0, #12
 8008f04:	f000 f90a 	bl	800911c <memcpy>
 8008f08:	2201      	movs	r2, #1
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f000 fad3 	bl	80094b8 <__lshift>
 8008f12:	9b00      	ldr	r3, [sp, #0]
 8008f14:	f8cd b014 	str.w	fp, [sp, #20]
 8008f18:	f003 0301 	and.w	r3, r3, #1
 8008f1c:	46b1      	mov	r9, r6
 8008f1e:	9307      	str	r3, [sp, #28]
 8008f20:	4606      	mov	r6, r0
 8008f22:	4639      	mov	r1, r7
 8008f24:	9804      	ldr	r0, [sp, #16]
 8008f26:	f7ff faa5 	bl	8008474 <quorem>
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	4605      	mov	r5, r0
 8008f2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008f32:	9804      	ldr	r0, [sp, #16]
 8008f34:	f000 fb14 	bl	8009560 <__mcmp>
 8008f38:	4632      	mov	r2, r6
 8008f3a:	9000      	str	r0, [sp, #0]
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	4620      	mov	r0, r4
 8008f40:	f000 fb28 	bl	8009594 <__mdiff>
 8008f44:	68c3      	ldr	r3, [r0, #12]
 8008f46:	4602      	mov	r2, r0
 8008f48:	bb03      	cbnz	r3, 8008f8c <_dtoa_r+0x9fc>
 8008f4a:	4601      	mov	r1, r0
 8008f4c:	9008      	str	r0, [sp, #32]
 8008f4e:	9804      	ldr	r0, [sp, #16]
 8008f50:	f000 fb06 	bl	8009560 <__mcmp>
 8008f54:	9a08      	ldr	r2, [sp, #32]
 8008f56:	4603      	mov	r3, r0
 8008f58:	4611      	mov	r1, r2
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	9308      	str	r3, [sp, #32]
 8008f5e:	f000 f91e 	bl	800919e <_Bfree>
 8008f62:	9b08      	ldr	r3, [sp, #32]
 8008f64:	b9a3      	cbnz	r3, 8008f90 <_dtoa_r+0xa00>
 8008f66:	9a06      	ldr	r2, [sp, #24]
 8008f68:	b992      	cbnz	r2, 8008f90 <_dtoa_r+0xa00>
 8008f6a:	9a07      	ldr	r2, [sp, #28]
 8008f6c:	b982      	cbnz	r2, 8008f90 <_dtoa_r+0xa00>
 8008f6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008f72:	d029      	beq.n	8008fc8 <_dtoa_r+0xa38>
 8008f74:	9b00      	ldr	r3, [sp, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	dd01      	ble.n	8008f7e <_dtoa_r+0x9ee>
 8008f7a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008f7e:	9b05      	ldr	r3, [sp, #20]
 8008f80:	1c5d      	adds	r5, r3, #1
 8008f82:	f883 8000 	strb.w	r8, [r3]
 8008f86:	e782      	b.n	8008e8e <_dtoa_r+0x8fe>
 8008f88:	4630      	mov	r0, r6
 8008f8a:	e7c2      	b.n	8008f12 <_dtoa_r+0x982>
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e7e3      	b.n	8008f58 <_dtoa_r+0x9c8>
 8008f90:	9a00      	ldr	r2, [sp, #0]
 8008f92:	2a00      	cmp	r2, #0
 8008f94:	db04      	blt.n	8008fa0 <_dtoa_r+0xa10>
 8008f96:	d125      	bne.n	8008fe4 <_dtoa_r+0xa54>
 8008f98:	9a06      	ldr	r2, [sp, #24]
 8008f9a:	bb1a      	cbnz	r2, 8008fe4 <_dtoa_r+0xa54>
 8008f9c:	9a07      	ldr	r2, [sp, #28]
 8008f9e:	bb0a      	cbnz	r2, 8008fe4 <_dtoa_r+0xa54>
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	ddec      	ble.n	8008f7e <_dtoa_r+0x9ee>
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	9904      	ldr	r1, [sp, #16]
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f000 fa85 	bl	80094b8 <__lshift>
 8008fae:	4639      	mov	r1, r7
 8008fb0:	9004      	str	r0, [sp, #16]
 8008fb2:	f000 fad5 	bl	8009560 <__mcmp>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	dc03      	bgt.n	8008fc2 <_dtoa_r+0xa32>
 8008fba:	d1e0      	bne.n	8008f7e <_dtoa_r+0x9ee>
 8008fbc:	f018 0f01 	tst.w	r8, #1
 8008fc0:	d0dd      	beq.n	8008f7e <_dtoa_r+0x9ee>
 8008fc2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008fc6:	d1d8      	bne.n	8008f7a <_dtoa_r+0x9ea>
 8008fc8:	9b05      	ldr	r3, [sp, #20]
 8008fca:	9a05      	ldr	r2, [sp, #20]
 8008fcc:	1c5d      	adds	r5, r3, #1
 8008fce:	2339      	movs	r3, #57	; 0x39
 8008fd0:	7013      	strb	r3, [r2, #0]
 8008fd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008fd6:	2b39      	cmp	r3, #57	; 0x39
 8008fd8:	f105 32ff 	add.w	r2, r5, #4294967295
 8008fdc:	d04f      	beq.n	800907e <_dtoa_r+0xaee>
 8008fde:	3301      	adds	r3, #1
 8008fe0:	7013      	strb	r3, [r2, #0]
 8008fe2:	e754      	b.n	8008e8e <_dtoa_r+0x8fe>
 8008fe4:	9a05      	ldr	r2, [sp, #20]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f102 0501 	add.w	r5, r2, #1
 8008fec:	dd06      	ble.n	8008ffc <_dtoa_r+0xa6c>
 8008fee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008ff2:	d0e9      	beq.n	8008fc8 <_dtoa_r+0xa38>
 8008ff4:	f108 0801 	add.w	r8, r8, #1
 8008ff8:	9b05      	ldr	r3, [sp, #20]
 8008ffa:	e7c2      	b.n	8008f82 <_dtoa_r+0x9f2>
 8008ffc:	9a02      	ldr	r2, [sp, #8]
 8008ffe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009002:	eba5 030b 	sub.w	r3, r5, fp
 8009006:	4293      	cmp	r3, r2
 8009008:	d021      	beq.n	800904e <_dtoa_r+0xabe>
 800900a:	2300      	movs	r3, #0
 800900c:	220a      	movs	r2, #10
 800900e:	9904      	ldr	r1, [sp, #16]
 8009010:	4620      	mov	r0, r4
 8009012:	f000 f8db 	bl	80091cc <__multadd>
 8009016:	45b1      	cmp	r9, r6
 8009018:	9004      	str	r0, [sp, #16]
 800901a:	f04f 0300 	mov.w	r3, #0
 800901e:	f04f 020a 	mov.w	r2, #10
 8009022:	4649      	mov	r1, r9
 8009024:	4620      	mov	r0, r4
 8009026:	d105      	bne.n	8009034 <_dtoa_r+0xaa4>
 8009028:	f000 f8d0 	bl	80091cc <__multadd>
 800902c:	4681      	mov	r9, r0
 800902e:	4606      	mov	r6, r0
 8009030:	9505      	str	r5, [sp, #20]
 8009032:	e776      	b.n	8008f22 <_dtoa_r+0x992>
 8009034:	f000 f8ca 	bl	80091cc <__multadd>
 8009038:	4631      	mov	r1, r6
 800903a:	4681      	mov	r9, r0
 800903c:	2300      	movs	r3, #0
 800903e:	220a      	movs	r2, #10
 8009040:	4620      	mov	r0, r4
 8009042:	f000 f8c3 	bl	80091cc <__multadd>
 8009046:	4606      	mov	r6, r0
 8009048:	e7f2      	b.n	8009030 <_dtoa_r+0xaa0>
 800904a:	f04f 0900 	mov.w	r9, #0
 800904e:	2201      	movs	r2, #1
 8009050:	9904      	ldr	r1, [sp, #16]
 8009052:	4620      	mov	r0, r4
 8009054:	f000 fa30 	bl	80094b8 <__lshift>
 8009058:	4639      	mov	r1, r7
 800905a:	9004      	str	r0, [sp, #16]
 800905c:	f000 fa80 	bl	8009560 <__mcmp>
 8009060:	2800      	cmp	r0, #0
 8009062:	dcb6      	bgt.n	8008fd2 <_dtoa_r+0xa42>
 8009064:	d102      	bne.n	800906c <_dtoa_r+0xadc>
 8009066:	f018 0f01 	tst.w	r8, #1
 800906a:	d1b2      	bne.n	8008fd2 <_dtoa_r+0xa42>
 800906c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009070:	2b30      	cmp	r3, #48	; 0x30
 8009072:	f105 32ff 	add.w	r2, r5, #4294967295
 8009076:	f47f af0a 	bne.w	8008e8e <_dtoa_r+0x8fe>
 800907a:	4615      	mov	r5, r2
 800907c:	e7f6      	b.n	800906c <_dtoa_r+0xadc>
 800907e:	4593      	cmp	fp, r2
 8009080:	d105      	bne.n	800908e <_dtoa_r+0xafe>
 8009082:	2331      	movs	r3, #49	; 0x31
 8009084:	f10a 0a01 	add.w	sl, sl, #1
 8009088:	f88b 3000 	strb.w	r3, [fp]
 800908c:	e6ff      	b.n	8008e8e <_dtoa_r+0x8fe>
 800908e:	4615      	mov	r5, r2
 8009090:	e79f      	b.n	8008fd2 <_dtoa_r+0xa42>
 8009092:	f8df b064 	ldr.w	fp, [pc, #100]	; 80090f8 <_dtoa_r+0xb68>
 8009096:	e007      	b.n	80090a8 <_dtoa_r+0xb18>
 8009098:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800909a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80090fc <_dtoa_r+0xb6c>
 800909e:	b11b      	cbz	r3, 80090a8 <_dtoa_r+0xb18>
 80090a0:	f10b 0308 	add.w	r3, fp, #8
 80090a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80090a6:	6013      	str	r3, [r2, #0]
 80090a8:	4658      	mov	r0, fp
 80090aa:	b017      	add	sp, #92	; 0x5c
 80090ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b0:	9b06      	ldr	r3, [sp, #24]
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	f77f ae35 	ble.w	8008d22 <_dtoa_r+0x792>
 80090b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090ba:	9307      	str	r3, [sp, #28]
 80090bc:	e649      	b.n	8008d52 <_dtoa_r+0x7c2>
 80090be:	9b02      	ldr	r3, [sp, #8]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	dc03      	bgt.n	80090cc <_dtoa_r+0xb3c>
 80090c4:	9b06      	ldr	r3, [sp, #24]
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	f73f aecc 	bgt.w	8008e64 <_dtoa_r+0x8d4>
 80090cc:	465d      	mov	r5, fp
 80090ce:	4639      	mov	r1, r7
 80090d0:	9804      	ldr	r0, [sp, #16]
 80090d2:	f7ff f9cf 	bl	8008474 <quorem>
 80090d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80090da:	f805 8b01 	strb.w	r8, [r5], #1
 80090de:	9a02      	ldr	r2, [sp, #8]
 80090e0:	eba5 030b 	sub.w	r3, r5, fp
 80090e4:	429a      	cmp	r2, r3
 80090e6:	ddb0      	ble.n	800904a <_dtoa_r+0xaba>
 80090e8:	2300      	movs	r3, #0
 80090ea:	220a      	movs	r2, #10
 80090ec:	9904      	ldr	r1, [sp, #16]
 80090ee:	4620      	mov	r0, r4
 80090f0:	f000 f86c 	bl	80091cc <__multadd>
 80090f4:	9004      	str	r0, [sp, #16]
 80090f6:	e7ea      	b.n	80090ce <_dtoa_r+0xb3e>
 80090f8:	08016a94 	.word	0x08016a94
 80090fc:	08016ab8 	.word	0x08016ab8

08009100 <_localeconv_r>:
 8009100:	4b04      	ldr	r3, [pc, #16]	; (8009114 <_localeconv_r+0x14>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	6a18      	ldr	r0, [r3, #32]
 8009106:	4b04      	ldr	r3, [pc, #16]	; (8009118 <_localeconv_r+0x18>)
 8009108:	2800      	cmp	r0, #0
 800910a:	bf08      	it	eq
 800910c:	4618      	moveq	r0, r3
 800910e:	30f0      	adds	r0, #240	; 0xf0
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	200000e4 	.word	0x200000e4
 8009118:	20000148 	.word	0x20000148

0800911c <memcpy>:
 800911c:	b510      	push	{r4, lr}
 800911e:	1e43      	subs	r3, r0, #1
 8009120:	440a      	add	r2, r1
 8009122:	4291      	cmp	r1, r2
 8009124:	d100      	bne.n	8009128 <memcpy+0xc>
 8009126:	bd10      	pop	{r4, pc}
 8009128:	f811 4b01 	ldrb.w	r4, [r1], #1
 800912c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009130:	e7f7      	b.n	8009122 <memcpy+0x6>

08009132 <__malloc_lock>:
 8009132:	4770      	bx	lr

08009134 <__malloc_unlock>:
 8009134:	4770      	bx	lr

08009136 <_Balloc>:
 8009136:	b570      	push	{r4, r5, r6, lr}
 8009138:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800913a:	4604      	mov	r4, r0
 800913c:	460e      	mov	r6, r1
 800913e:	b93d      	cbnz	r5, 8009150 <_Balloc+0x1a>
 8009140:	2010      	movs	r0, #16
 8009142:	f7fe fc3d 	bl	80079c0 <malloc>
 8009146:	6260      	str	r0, [r4, #36]	; 0x24
 8009148:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800914c:	6005      	str	r5, [r0, #0]
 800914e:	60c5      	str	r5, [r0, #12]
 8009150:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009152:	68eb      	ldr	r3, [r5, #12]
 8009154:	b183      	cbz	r3, 8009178 <_Balloc+0x42>
 8009156:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800915e:	b9b8      	cbnz	r0, 8009190 <_Balloc+0x5a>
 8009160:	2101      	movs	r1, #1
 8009162:	fa01 f506 	lsl.w	r5, r1, r6
 8009166:	1d6a      	adds	r2, r5, #5
 8009168:	0092      	lsls	r2, r2, #2
 800916a:	4620      	mov	r0, r4
 800916c:	f7fe fc40 	bl	80079f0 <_calloc_r>
 8009170:	b160      	cbz	r0, 800918c <_Balloc+0x56>
 8009172:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009176:	e00e      	b.n	8009196 <_Balloc+0x60>
 8009178:	2221      	movs	r2, #33	; 0x21
 800917a:	2104      	movs	r1, #4
 800917c:	4620      	mov	r0, r4
 800917e:	f7fe fc37 	bl	80079f0 <_calloc_r>
 8009182:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009184:	60e8      	str	r0, [r5, #12]
 8009186:	68db      	ldr	r3, [r3, #12]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d1e4      	bne.n	8009156 <_Balloc+0x20>
 800918c:	2000      	movs	r0, #0
 800918e:	bd70      	pop	{r4, r5, r6, pc}
 8009190:	6802      	ldr	r2, [r0, #0]
 8009192:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009196:	2300      	movs	r3, #0
 8009198:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800919c:	e7f7      	b.n	800918e <_Balloc+0x58>

0800919e <_Bfree>:
 800919e:	b570      	push	{r4, r5, r6, lr}
 80091a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80091a2:	4606      	mov	r6, r0
 80091a4:	460d      	mov	r5, r1
 80091a6:	b93c      	cbnz	r4, 80091b8 <_Bfree+0x1a>
 80091a8:	2010      	movs	r0, #16
 80091aa:	f7fe fc09 	bl	80079c0 <malloc>
 80091ae:	6270      	str	r0, [r6, #36]	; 0x24
 80091b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091b4:	6004      	str	r4, [r0, #0]
 80091b6:	60c4      	str	r4, [r0, #12]
 80091b8:	b13d      	cbz	r5, 80091ca <_Bfree+0x2c>
 80091ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80091bc:	686a      	ldr	r2, [r5, #4]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091c4:	6029      	str	r1, [r5, #0]
 80091c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80091ca:	bd70      	pop	{r4, r5, r6, pc}

080091cc <__multadd>:
 80091cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091d0:	690d      	ldr	r5, [r1, #16]
 80091d2:	461f      	mov	r7, r3
 80091d4:	4606      	mov	r6, r0
 80091d6:	460c      	mov	r4, r1
 80091d8:	f101 0c14 	add.w	ip, r1, #20
 80091dc:	2300      	movs	r3, #0
 80091de:	f8dc 0000 	ldr.w	r0, [ip]
 80091e2:	b281      	uxth	r1, r0
 80091e4:	fb02 7101 	mla	r1, r2, r1, r7
 80091e8:	0c0f      	lsrs	r7, r1, #16
 80091ea:	0c00      	lsrs	r0, r0, #16
 80091ec:	fb02 7000 	mla	r0, r2, r0, r7
 80091f0:	b289      	uxth	r1, r1
 80091f2:	3301      	adds	r3, #1
 80091f4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80091f8:	429d      	cmp	r5, r3
 80091fa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80091fe:	f84c 1b04 	str.w	r1, [ip], #4
 8009202:	dcec      	bgt.n	80091de <__multadd+0x12>
 8009204:	b1d7      	cbz	r7, 800923c <__multadd+0x70>
 8009206:	68a3      	ldr	r3, [r4, #8]
 8009208:	42ab      	cmp	r3, r5
 800920a:	dc12      	bgt.n	8009232 <__multadd+0x66>
 800920c:	6861      	ldr	r1, [r4, #4]
 800920e:	4630      	mov	r0, r6
 8009210:	3101      	adds	r1, #1
 8009212:	f7ff ff90 	bl	8009136 <_Balloc>
 8009216:	6922      	ldr	r2, [r4, #16]
 8009218:	3202      	adds	r2, #2
 800921a:	f104 010c 	add.w	r1, r4, #12
 800921e:	4680      	mov	r8, r0
 8009220:	0092      	lsls	r2, r2, #2
 8009222:	300c      	adds	r0, #12
 8009224:	f7ff ff7a 	bl	800911c <memcpy>
 8009228:	4621      	mov	r1, r4
 800922a:	4630      	mov	r0, r6
 800922c:	f7ff ffb7 	bl	800919e <_Bfree>
 8009230:	4644      	mov	r4, r8
 8009232:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009236:	3501      	adds	r5, #1
 8009238:	615f      	str	r7, [r3, #20]
 800923a:	6125      	str	r5, [r4, #16]
 800923c:	4620      	mov	r0, r4
 800923e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009242 <__hi0bits>:
 8009242:	0c02      	lsrs	r2, r0, #16
 8009244:	0412      	lsls	r2, r2, #16
 8009246:	4603      	mov	r3, r0
 8009248:	b9b2      	cbnz	r2, 8009278 <__hi0bits+0x36>
 800924a:	0403      	lsls	r3, r0, #16
 800924c:	2010      	movs	r0, #16
 800924e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009252:	bf04      	itt	eq
 8009254:	021b      	lsleq	r3, r3, #8
 8009256:	3008      	addeq	r0, #8
 8009258:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800925c:	bf04      	itt	eq
 800925e:	011b      	lsleq	r3, r3, #4
 8009260:	3004      	addeq	r0, #4
 8009262:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009266:	bf04      	itt	eq
 8009268:	009b      	lsleq	r3, r3, #2
 800926a:	3002      	addeq	r0, #2
 800926c:	2b00      	cmp	r3, #0
 800926e:	db06      	blt.n	800927e <__hi0bits+0x3c>
 8009270:	005b      	lsls	r3, r3, #1
 8009272:	d503      	bpl.n	800927c <__hi0bits+0x3a>
 8009274:	3001      	adds	r0, #1
 8009276:	4770      	bx	lr
 8009278:	2000      	movs	r0, #0
 800927a:	e7e8      	b.n	800924e <__hi0bits+0xc>
 800927c:	2020      	movs	r0, #32
 800927e:	4770      	bx	lr

08009280 <__lo0bits>:
 8009280:	6803      	ldr	r3, [r0, #0]
 8009282:	f013 0207 	ands.w	r2, r3, #7
 8009286:	4601      	mov	r1, r0
 8009288:	d00b      	beq.n	80092a2 <__lo0bits+0x22>
 800928a:	07da      	lsls	r2, r3, #31
 800928c:	d423      	bmi.n	80092d6 <__lo0bits+0x56>
 800928e:	0798      	lsls	r0, r3, #30
 8009290:	bf49      	itett	mi
 8009292:	085b      	lsrmi	r3, r3, #1
 8009294:	089b      	lsrpl	r3, r3, #2
 8009296:	2001      	movmi	r0, #1
 8009298:	600b      	strmi	r3, [r1, #0]
 800929a:	bf5c      	itt	pl
 800929c:	600b      	strpl	r3, [r1, #0]
 800929e:	2002      	movpl	r0, #2
 80092a0:	4770      	bx	lr
 80092a2:	b298      	uxth	r0, r3
 80092a4:	b9a8      	cbnz	r0, 80092d2 <__lo0bits+0x52>
 80092a6:	0c1b      	lsrs	r3, r3, #16
 80092a8:	2010      	movs	r0, #16
 80092aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80092ae:	bf04      	itt	eq
 80092b0:	0a1b      	lsreq	r3, r3, #8
 80092b2:	3008      	addeq	r0, #8
 80092b4:	071a      	lsls	r2, r3, #28
 80092b6:	bf04      	itt	eq
 80092b8:	091b      	lsreq	r3, r3, #4
 80092ba:	3004      	addeq	r0, #4
 80092bc:	079a      	lsls	r2, r3, #30
 80092be:	bf04      	itt	eq
 80092c0:	089b      	lsreq	r3, r3, #2
 80092c2:	3002      	addeq	r0, #2
 80092c4:	07da      	lsls	r2, r3, #31
 80092c6:	d402      	bmi.n	80092ce <__lo0bits+0x4e>
 80092c8:	085b      	lsrs	r3, r3, #1
 80092ca:	d006      	beq.n	80092da <__lo0bits+0x5a>
 80092cc:	3001      	adds	r0, #1
 80092ce:	600b      	str	r3, [r1, #0]
 80092d0:	4770      	bx	lr
 80092d2:	4610      	mov	r0, r2
 80092d4:	e7e9      	b.n	80092aa <__lo0bits+0x2a>
 80092d6:	2000      	movs	r0, #0
 80092d8:	4770      	bx	lr
 80092da:	2020      	movs	r0, #32
 80092dc:	4770      	bx	lr

080092de <__i2b>:
 80092de:	b510      	push	{r4, lr}
 80092e0:	460c      	mov	r4, r1
 80092e2:	2101      	movs	r1, #1
 80092e4:	f7ff ff27 	bl	8009136 <_Balloc>
 80092e8:	2201      	movs	r2, #1
 80092ea:	6144      	str	r4, [r0, #20]
 80092ec:	6102      	str	r2, [r0, #16]
 80092ee:	bd10      	pop	{r4, pc}

080092f0 <__multiply>:
 80092f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	4614      	mov	r4, r2
 80092f6:	690a      	ldr	r2, [r1, #16]
 80092f8:	6923      	ldr	r3, [r4, #16]
 80092fa:	429a      	cmp	r2, r3
 80092fc:	bfb8      	it	lt
 80092fe:	460b      	movlt	r3, r1
 8009300:	4688      	mov	r8, r1
 8009302:	bfbc      	itt	lt
 8009304:	46a0      	movlt	r8, r4
 8009306:	461c      	movlt	r4, r3
 8009308:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800930c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009310:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009314:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009318:	eb07 0609 	add.w	r6, r7, r9
 800931c:	42b3      	cmp	r3, r6
 800931e:	bfb8      	it	lt
 8009320:	3101      	addlt	r1, #1
 8009322:	f7ff ff08 	bl	8009136 <_Balloc>
 8009326:	f100 0514 	add.w	r5, r0, #20
 800932a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800932e:	462b      	mov	r3, r5
 8009330:	2200      	movs	r2, #0
 8009332:	4573      	cmp	r3, lr
 8009334:	d316      	bcc.n	8009364 <__multiply+0x74>
 8009336:	f104 0214 	add.w	r2, r4, #20
 800933a:	f108 0114 	add.w	r1, r8, #20
 800933e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009342:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	9b00      	ldr	r3, [sp, #0]
 800934a:	9201      	str	r2, [sp, #4]
 800934c:	4293      	cmp	r3, r2
 800934e:	d80c      	bhi.n	800936a <__multiply+0x7a>
 8009350:	2e00      	cmp	r6, #0
 8009352:	dd03      	ble.n	800935c <__multiply+0x6c>
 8009354:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009358:	2b00      	cmp	r3, #0
 800935a:	d05d      	beq.n	8009418 <__multiply+0x128>
 800935c:	6106      	str	r6, [r0, #16]
 800935e:	b003      	add	sp, #12
 8009360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009364:	f843 2b04 	str.w	r2, [r3], #4
 8009368:	e7e3      	b.n	8009332 <__multiply+0x42>
 800936a:	f8b2 b000 	ldrh.w	fp, [r2]
 800936e:	f1bb 0f00 	cmp.w	fp, #0
 8009372:	d023      	beq.n	80093bc <__multiply+0xcc>
 8009374:	4689      	mov	r9, r1
 8009376:	46ac      	mov	ip, r5
 8009378:	f04f 0800 	mov.w	r8, #0
 800937c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009380:	f8dc a000 	ldr.w	sl, [ip]
 8009384:	b2a3      	uxth	r3, r4
 8009386:	fa1f fa8a 	uxth.w	sl, sl
 800938a:	fb0b a303 	mla	r3, fp, r3, sl
 800938e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009392:	f8dc 4000 	ldr.w	r4, [ip]
 8009396:	4443      	add	r3, r8
 8009398:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800939c:	fb0b 840a 	mla	r4, fp, sl, r8
 80093a0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80093a4:	46e2      	mov	sl, ip
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80093ac:	454f      	cmp	r7, r9
 80093ae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80093b2:	f84a 3b04 	str.w	r3, [sl], #4
 80093b6:	d82b      	bhi.n	8009410 <__multiply+0x120>
 80093b8:	f8cc 8004 	str.w	r8, [ip, #4]
 80093bc:	9b01      	ldr	r3, [sp, #4]
 80093be:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80093c2:	3204      	adds	r2, #4
 80093c4:	f1ba 0f00 	cmp.w	sl, #0
 80093c8:	d020      	beq.n	800940c <__multiply+0x11c>
 80093ca:	682b      	ldr	r3, [r5, #0]
 80093cc:	4689      	mov	r9, r1
 80093ce:	46a8      	mov	r8, r5
 80093d0:	f04f 0b00 	mov.w	fp, #0
 80093d4:	f8b9 c000 	ldrh.w	ip, [r9]
 80093d8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80093dc:	fb0a 440c 	mla	r4, sl, ip, r4
 80093e0:	445c      	add	r4, fp
 80093e2:	46c4      	mov	ip, r8
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80093ea:	f84c 3b04 	str.w	r3, [ip], #4
 80093ee:	f859 3b04 	ldr.w	r3, [r9], #4
 80093f2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80093f6:	0c1b      	lsrs	r3, r3, #16
 80093f8:	fb0a b303 	mla	r3, sl, r3, fp
 80093fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009400:	454f      	cmp	r7, r9
 8009402:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009406:	d805      	bhi.n	8009414 <__multiply+0x124>
 8009408:	f8c8 3004 	str.w	r3, [r8, #4]
 800940c:	3504      	adds	r5, #4
 800940e:	e79b      	b.n	8009348 <__multiply+0x58>
 8009410:	46d4      	mov	ip, sl
 8009412:	e7b3      	b.n	800937c <__multiply+0x8c>
 8009414:	46e0      	mov	r8, ip
 8009416:	e7dd      	b.n	80093d4 <__multiply+0xe4>
 8009418:	3e01      	subs	r6, #1
 800941a:	e799      	b.n	8009350 <__multiply+0x60>

0800941c <__pow5mult>:
 800941c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009420:	4615      	mov	r5, r2
 8009422:	f012 0203 	ands.w	r2, r2, #3
 8009426:	4606      	mov	r6, r0
 8009428:	460f      	mov	r7, r1
 800942a:	d007      	beq.n	800943c <__pow5mult+0x20>
 800942c:	3a01      	subs	r2, #1
 800942e:	4c21      	ldr	r4, [pc, #132]	; (80094b4 <__pow5mult+0x98>)
 8009430:	2300      	movs	r3, #0
 8009432:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009436:	f7ff fec9 	bl	80091cc <__multadd>
 800943a:	4607      	mov	r7, r0
 800943c:	10ad      	asrs	r5, r5, #2
 800943e:	d035      	beq.n	80094ac <__pow5mult+0x90>
 8009440:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009442:	b93c      	cbnz	r4, 8009454 <__pow5mult+0x38>
 8009444:	2010      	movs	r0, #16
 8009446:	f7fe fabb 	bl	80079c0 <malloc>
 800944a:	6270      	str	r0, [r6, #36]	; 0x24
 800944c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009450:	6004      	str	r4, [r0, #0]
 8009452:	60c4      	str	r4, [r0, #12]
 8009454:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009458:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800945c:	b94c      	cbnz	r4, 8009472 <__pow5mult+0x56>
 800945e:	f240 2171 	movw	r1, #625	; 0x271
 8009462:	4630      	mov	r0, r6
 8009464:	f7ff ff3b 	bl	80092de <__i2b>
 8009468:	2300      	movs	r3, #0
 800946a:	f8c8 0008 	str.w	r0, [r8, #8]
 800946e:	4604      	mov	r4, r0
 8009470:	6003      	str	r3, [r0, #0]
 8009472:	f04f 0800 	mov.w	r8, #0
 8009476:	07eb      	lsls	r3, r5, #31
 8009478:	d50a      	bpl.n	8009490 <__pow5mult+0x74>
 800947a:	4639      	mov	r1, r7
 800947c:	4622      	mov	r2, r4
 800947e:	4630      	mov	r0, r6
 8009480:	f7ff ff36 	bl	80092f0 <__multiply>
 8009484:	4639      	mov	r1, r7
 8009486:	4681      	mov	r9, r0
 8009488:	4630      	mov	r0, r6
 800948a:	f7ff fe88 	bl	800919e <_Bfree>
 800948e:	464f      	mov	r7, r9
 8009490:	106d      	asrs	r5, r5, #1
 8009492:	d00b      	beq.n	80094ac <__pow5mult+0x90>
 8009494:	6820      	ldr	r0, [r4, #0]
 8009496:	b938      	cbnz	r0, 80094a8 <__pow5mult+0x8c>
 8009498:	4622      	mov	r2, r4
 800949a:	4621      	mov	r1, r4
 800949c:	4630      	mov	r0, r6
 800949e:	f7ff ff27 	bl	80092f0 <__multiply>
 80094a2:	6020      	str	r0, [r4, #0]
 80094a4:	f8c0 8000 	str.w	r8, [r0]
 80094a8:	4604      	mov	r4, r0
 80094aa:	e7e4      	b.n	8009476 <__pow5mult+0x5a>
 80094ac:	4638      	mov	r0, r7
 80094ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094b2:	bf00      	nop
 80094b4:	08016bb8 	.word	0x08016bb8

080094b8 <__lshift>:
 80094b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094bc:	460c      	mov	r4, r1
 80094be:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80094c2:	6923      	ldr	r3, [r4, #16]
 80094c4:	6849      	ldr	r1, [r1, #4]
 80094c6:	eb0a 0903 	add.w	r9, sl, r3
 80094ca:	68a3      	ldr	r3, [r4, #8]
 80094cc:	4607      	mov	r7, r0
 80094ce:	4616      	mov	r6, r2
 80094d0:	f109 0501 	add.w	r5, r9, #1
 80094d4:	42ab      	cmp	r3, r5
 80094d6:	db32      	blt.n	800953e <__lshift+0x86>
 80094d8:	4638      	mov	r0, r7
 80094da:	f7ff fe2c 	bl	8009136 <_Balloc>
 80094de:	2300      	movs	r3, #0
 80094e0:	4680      	mov	r8, r0
 80094e2:	f100 0114 	add.w	r1, r0, #20
 80094e6:	461a      	mov	r2, r3
 80094e8:	4553      	cmp	r3, sl
 80094ea:	db2b      	blt.n	8009544 <__lshift+0x8c>
 80094ec:	6920      	ldr	r0, [r4, #16]
 80094ee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80094f2:	f104 0314 	add.w	r3, r4, #20
 80094f6:	f016 021f 	ands.w	r2, r6, #31
 80094fa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80094fe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009502:	d025      	beq.n	8009550 <__lshift+0x98>
 8009504:	f1c2 0e20 	rsb	lr, r2, #32
 8009508:	2000      	movs	r0, #0
 800950a:	681e      	ldr	r6, [r3, #0]
 800950c:	468a      	mov	sl, r1
 800950e:	4096      	lsls	r6, r2
 8009510:	4330      	orrs	r0, r6
 8009512:	f84a 0b04 	str.w	r0, [sl], #4
 8009516:	f853 0b04 	ldr.w	r0, [r3], #4
 800951a:	459c      	cmp	ip, r3
 800951c:	fa20 f00e 	lsr.w	r0, r0, lr
 8009520:	d814      	bhi.n	800954c <__lshift+0x94>
 8009522:	6048      	str	r0, [r1, #4]
 8009524:	b108      	cbz	r0, 800952a <__lshift+0x72>
 8009526:	f109 0502 	add.w	r5, r9, #2
 800952a:	3d01      	subs	r5, #1
 800952c:	4638      	mov	r0, r7
 800952e:	f8c8 5010 	str.w	r5, [r8, #16]
 8009532:	4621      	mov	r1, r4
 8009534:	f7ff fe33 	bl	800919e <_Bfree>
 8009538:	4640      	mov	r0, r8
 800953a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800953e:	3101      	adds	r1, #1
 8009540:	005b      	lsls	r3, r3, #1
 8009542:	e7c7      	b.n	80094d4 <__lshift+0x1c>
 8009544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009548:	3301      	adds	r3, #1
 800954a:	e7cd      	b.n	80094e8 <__lshift+0x30>
 800954c:	4651      	mov	r1, sl
 800954e:	e7dc      	b.n	800950a <__lshift+0x52>
 8009550:	3904      	subs	r1, #4
 8009552:	f853 2b04 	ldr.w	r2, [r3], #4
 8009556:	f841 2f04 	str.w	r2, [r1, #4]!
 800955a:	459c      	cmp	ip, r3
 800955c:	d8f9      	bhi.n	8009552 <__lshift+0x9a>
 800955e:	e7e4      	b.n	800952a <__lshift+0x72>

08009560 <__mcmp>:
 8009560:	6903      	ldr	r3, [r0, #16]
 8009562:	690a      	ldr	r2, [r1, #16]
 8009564:	1a9b      	subs	r3, r3, r2
 8009566:	b530      	push	{r4, r5, lr}
 8009568:	d10c      	bne.n	8009584 <__mcmp+0x24>
 800956a:	0092      	lsls	r2, r2, #2
 800956c:	3014      	adds	r0, #20
 800956e:	3114      	adds	r1, #20
 8009570:	1884      	adds	r4, r0, r2
 8009572:	4411      	add	r1, r2
 8009574:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009578:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800957c:	4295      	cmp	r5, r2
 800957e:	d003      	beq.n	8009588 <__mcmp+0x28>
 8009580:	d305      	bcc.n	800958e <__mcmp+0x2e>
 8009582:	2301      	movs	r3, #1
 8009584:	4618      	mov	r0, r3
 8009586:	bd30      	pop	{r4, r5, pc}
 8009588:	42a0      	cmp	r0, r4
 800958a:	d3f3      	bcc.n	8009574 <__mcmp+0x14>
 800958c:	e7fa      	b.n	8009584 <__mcmp+0x24>
 800958e:	f04f 33ff 	mov.w	r3, #4294967295
 8009592:	e7f7      	b.n	8009584 <__mcmp+0x24>

08009594 <__mdiff>:
 8009594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009598:	460d      	mov	r5, r1
 800959a:	4607      	mov	r7, r0
 800959c:	4611      	mov	r1, r2
 800959e:	4628      	mov	r0, r5
 80095a0:	4614      	mov	r4, r2
 80095a2:	f7ff ffdd 	bl	8009560 <__mcmp>
 80095a6:	1e06      	subs	r6, r0, #0
 80095a8:	d108      	bne.n	80095bc <__mdiff+0x28>
 80095aa:	4631      	mov	r1, r6
 80095ac:	4638      	mov	r0, r7
 80095ae:	f7ff fdc2 	bl	8009136 <_Balloc>
 80095b2:	2301      	movs	r3, #1
 80095b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80095b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095bc:	bfa4      	itt	ge
 80095be:	4623      	movge	r3, r4
 80095c0:	462c      	movge	r4, r5
 80095c2:	4638      	mov	r0, r7
 80095c4:	6861      	ldr	r1, [r4, #4]
 80095c6:	bfa6      	itte	ge
 80095c8:	461d      	movge	r5, r3
 80095ca:	2600      	movge	r6, #0
 80095cc:	2601      	movlt	r6, #1
 80095ce:	f7ff fdb2 	bl	8009136 <_Balloc>
 80095d2:	692b      	ldr	r3, [r5, #16]
 80095d4:	60c6      	str	r6, [r0, #12]
 80095d6:	6926      	ldr	r6, [r4, #16]
 80095d8:	f105 0914 	add.w	r9, r5, #20
 80095dc:	f104 0214 	add.w	r2, r4, #20
 80095e0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80095e4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80095e8:	f100 0514 	add.w	r5, r0, #20
 80095ec:	f04f 0e00 	mov.w	lr, #0
 80095f0:	f852 ab04 	ldr.w	sl, [r2], #4
 80095f4:	f859 4b04 	ldr.w	r4, [r9], #4
 80095f8:	fa1e f18a 	uxtah	r1, lr, sl
 80095fc:	b2a3      	uxth	r3, r4
 80095fe:	1ac9      	subs	r1, r1, r3
 8009600:	0c23      	lsrs	r3, r4, #16
 8009602:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009606:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800960a:	b289      	uxth	r1, r1
 800960c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009610:	45c8      	cmp	r8, r9
 8009612:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009616:	4694      	mov	ip, r2
 8009618:	f845 3b04 	str.w	r3, [r5], #4
 800961c:	d8e8      	bhi.n	80095f0 <__mdiff+0x5c>
 800961e:	45bc      	cmp	ip, r7
 8009620:	d304      	bcc.n	800962c <__mdiff+0x98>
 8009622:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009626:	b183      	cbz	r3, 800964a <__mdiff+0xb6>
 8009628:	6106      	str	r6, [r0, #16]
 800962a:	e7c5      	b.n	80095b8 <__mdiff+0x24>
 800962c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009630:	fa1e f381 	uxtah	r3, lr, r1
 8009634:	141a      	asrs	r2, r3, #16
 8009636:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800963a:	b29b      	uxth	r3, r3
 800963c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009640:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009644:	f845 3b04 	str.w	r3, [r5], #4
 8009648:	e7e9      	b.n	800961e <__mdiff+0x8a>
 800964a:	3e01      	subs	r6, #1
 800964c:	e7e9      	b.n	8009622 <__mdiff+0x8e>

0800964e <__d2b>:
 800964e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009652:	460e      	mov	r6, r1
 8009654:	2101      	movs	r1, #1
 8009656:	ec59 8b10 	vmov	r8, r9, d0
 800965a:	4615      	mov	r5, r2
 800965c:	f7ff fd6b 	bl	8009136 <_Balloc>
 8009660:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009664:	4607      	mov	r7, r0
 8009666:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800966a:	bb34      	cbnz	r4, 80096ba <__d2b+0x6c>
 800966c:	9301      	str	r3, [sp, #4]
 800966e:	f1b8 0300 	subs.w	r3, r8, #0
 8009672:	d027      	beq.n	80096c4 <__d2b+0x76>
 8009674:	a802      	add	r0, sp, #8
 8009676:	f840 3d08 	str.w	r3, [r0, #-8]!
 800967a:	f7ff fe01 	bl	8009280 <__lo0bits>
 800967e:	9900      	ldr	r1, [sp, #0]
 8009680:	b1f0      	cbz	r0, 80096c0 <__d2b+0x72>
 8009682:	9a01      	ldr	r2, [sp, #4]
 8009684:	f1c0 0320 	rsb	r3, r0, #32
 8009688:	fa02 f303 	lsl.w	r3, r2, r3
 800968c:	430b      	orrs	r3, r1
 800968e:	40c2      	lsrs	r2, r0
 8009690:	617b      	str	r3, [r7, #20]
 8009692:	9201      	str	r2, [sp, #4]
 8009694:	9b01      	ldr	r3, [sp, #4]
 8009696:	61bb      	str	r3, [r7, #24]
 8009698:	2b00      	cmp	r3, #0
 800969a:	bf14      	ite	ne
 800969c:	2102      	movne	r1, #2
 800969e:	2101      	moveq	r1, #1
 80096a0:	6139      	str	r1, [r7, #16]
 80096a2:	b1c4      	cbz	r4, 80096d6 <__d2b+0x88>
 80096a4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80096a8:	4404      	add	r4, r0
 80096aa:	6034      	str	r4, [r6, #0]
 80096ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80096b0:	6028      	str	r0, [r5, #0]
 80096b2:	4638      	mov	r0, r7
 80096b4:	b003      	add	sp, #12
 80096b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80096be:	e7d5      	b.n	800966c <__d2b+0x1e>
 80096c0:	6179      	str	r1, [r7, #20]
 80096c2:	e7e7      	b.n	8009694 <__d2b+0x46>
 80096c4:	a801      	add	r0, sp, #4
 80096c6:	f7ff fddb 	bl	8009280 <__lo0bits>
 80096ca:	9b01      	ldr	r3, [sp, #4]
 80096cc:	617b      	str	r3, [r7, #20]
 80096ce:	2101      	movs	r1, #1
 80096d0:	6139      	str	r1, [r7, #16]
 80096d2:	3020      	adds	r0, #32
 80096d4:	e7e5      	b.n	80096a2 <__d2b+0x54>
 80096d6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80096da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80096de:	6030      	str	r0, [r6, #0]
 80096e0:	6918      	ldr	r0, [r3, #16]
 80096e2:	f7ff fdae 	bl	8009242 <__hi0bits>
 80096e6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80096ea:	e7e1      	b.n	80096b0 <__d2b+0x62>

080096ec <__ssputs_r>:
 80096ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096f0:	688e      	ldr	r6, [r1, #8]
 80096f2:	429e      	cmp	r6, r3
 80096f4:	4682      	mov	sl, r0
 80096f6:	460c      	mov	r4, r1
 80096f8:	4690      	mov	r8, r2
 80096fa:	4699      	mov	r9, r3
 80096fc:	d837      	bhi.n	800976e <__ssputs_r+0x82>
 80096fe:	898a      	ldrh	r2, [r1, #12]
 8009700:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009704:	d031      	beq.n	800976a <__ssputs_r+0x7e>
 8009706:	6825      	ldr	r5, [r4, #0]
 8009708:	6909      	ldr	r1, [r1, #16]
 800970a:	1a6f      	subs	r7, r5, r1
 800970c:	6965      	ldr	r5, [r4, #20]
 800970e:	2302      	movs	r3, #2
 8009710:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009714:	fb95 f5f3 	sdiv	r5, r5, r3
 8009718:	f109 0301 	add.w	r3, r9, #1
 800971c:	443b      	add	r3, r7
 800971e:	429d      	cmp	r5, r3
 8009720:	bf38      	it	cc
 8009722:	461d      	movcc	r5, r3
 8009724:	0553      	lsls	r3, r2, #21
 8009726:	d530      	bpl.n	800978a <__ssputs_r+0x9e>
 8009728:	4629      	mov	r1, r5
 800972a:	f7fe f9bd 	bl	8007aa8 <_malloc_r>
 800972e:	4606      	mov	r6, r0
 8009730:	b950      	cbnz	r0, 8009748 <__ssputs_r+0x5c>
 8009732:	230c      	movs	r3, #12
 8009734:	f8ca 3000 	str.w	r3, [sl]
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800973e:	81a3      	strh	r3, [r4, #12]
 8009740:	f04f 30ff 	mov.w	r0, #4294967295
 8009744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009748:	463a      	mov	r2, r7
 800974a:	6921      	ldr	r1, [r4, #16]
 800974c:	f7ff fce6 	bl	800911c <memcpy>
 8009750:	89a3      	ldrh	r3, [r4, #12]
 8009752:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800975a:	81a3      	strh	r3, [r4, #12]
 800975c:	6126      	str	r6, [r4, #16]
 800975e:	6165      	str	r5, [r4, #20]
 8009760:	443e      	add	r6, r7
 8009762:	1bed      	subs	r5, r5, r7
 8009764:	6026      	str	r6, [r4, #0]
 8009766:	60a5      	str	r5, [r4, #8]
 8009768:	464e      	mov	r6, r9
 800976a:	454e      	cmp	r6, r9
 800976c:	d900      	bls.n	8009770 <__ssputs_r+0x84>
 800976e:	464e      	mov	r6, r9
 8009770:	4632      	mov	r2, r6
 8009772:	4641      	mov	r1, r8
 8009774:	6820      	ldr	r0, [r4, #0]
 8009776:	f000 f91d 	bl	80099b4 <memmove>
 800977a:	68a3      	ldr	r3, [r4, #8]
 800977c:	1b9b      	subs	r3, r3, r6
 800977e:	60a3      	str	r3, [r4, #8]
 8009780:	6823      	ldr	r3, [r4, #0]
 8009782:	441e      	add	r6, r3
 8009784:	6026      	str	r6, [r4, #0]
 8009786:	2000      	movs	r0, #0
 8009788:	e7dc      	b.n	8009744 <__ssputs_r+0x58>
 800978a:	462a      	mov	r2, r5
 800978c:	f000 f92b 	bl	80099e6 <_realloc_r>
 8009790:	4606      	mov	r6, r0
 8009792:	2800      	cmp	r0, #0
 8009794:	d1e2      	bne.n	800975c <__ssputs_r+0x70>
 8009796:	6921      	ldr	r1, [r4, #16]
 8009798:	4650      	mov	r0, sl
 800979a:	f7fe f937 	bl	8007a0c <_free_r>
 800979e:	e7c8      	b.n	8009732 <__ssputs_r+0x46>

080097a0 <_svfiprintf_r>:
 80097a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a4:	461d      	mov	r5, r3
 80097a6:	898b      	ldrh	r3, [r1, #12]
 80097a8:	061f      	lsls	r7, r3, #24
 80097aa:	b09d      	sub	sp, #116	; 0x74
 80097ac:	4680      	mov	r8, r0
 80097ae:	460c      	mov	r4, r1
 80097b0:	4616      	mov	r6, r2
 80097b2:	d50f      	bpl.n	80097d4 <_svfiprintf_r+0x34>
 80097b4:	690b      	ldr	r3, [r1, #16]
 80097b6:	b96b      	cbnz	r3, 80097d4 <_svfiprintf_r+0x34>
 80097b8:	2140      	movs	r1, #64	; 0x40
 80097ba:	f7fe f975 	bl	8007aa8 <_malloc_r>
 80097be:	6020      	str	r0, [r4, #0]
 80097c0:	6120      	str	r0, [r4, #16]
 80097c2:	b928      	cbnz	r0, 80097d0 <_svfiprintf_r+0x30>
 80097c4:	230c      	movs	r3, #12
 80097c6:	f8c8 3000 	str.w	r3, [r8]
 80097ca:	f04f 30ff 	mov.w	r0, #4294967295
 80097ce:	e0c8      	b.n	8009962 <_svfiprintf_r+0x1c2>
 80097d0:	2340      	movs	r3, #64	; 0x40
 80097d2:	6163      	str	r3, [r4, #20]
 80097d4:	2300      	movs	r3, #0
 80097d6:	9309      	str	r3, [sp, #36]	; 0x24
 80097d8:	2320      	movs	r3, #32
 80097da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097de:	2330      	movs	r3, #48	; 0x30
 80097e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097e4:	9503      	str	r5, [sp, #12]
 80097e6:	f04f 0b01 	mov.w	fp, #1
 80097ea:	4637      	mov	r7, r6
 80097ec:	463d      	mov	r5, r7
 80097ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80097f2:	b10b      	cbz	r3, 80097f8 <_svfiprintf_r+0x58>
 80097f4:	2b25      	cmp	r3, #37	; 0x25
 80097f6:	d13e      	bne.n	8009876 <_svfiprintf_r+0xd6>
 80097f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80097fc:	d00b      	beq.n	8009816 <_svfiprintf_r+0x76>
 80097fe:	4653      	mov	r3, sl
 8009800:	4632      	mov	r2, r6
 8009802:	4621      	mov	r1, r4
 8009804:	4640      	mov	r0, r8
 8009806:	f7ff ff71 	bl	80096ec <__ssputs_r>
 800980a:	3001      	adds	r0, #1
 800980c:	f000 80a4 	beq.w	8009958 <_svfiprintf_r+0x1b8>
 8009810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009812:	4453      	add	r3, sl
 8009814:	9309      	str	r3, [sp, #36]	; 0x24
 8009816:	783b      	ldrb	r3, [r7, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	f000 809d 	beq.w	8009958 <_svfiprintf_r+0x1b8>
 800981e:	2300      	movs	r3, #0
 8009820:	f04f 32ff 	mov.w	r2, #4294967295
 8009824:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009828:	9304      	str	r3, [sp, #16]
 800982a:	9307      	str	r3, [sp, #28]
 800982c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009830:	931a      	str	r3, [sp, #104]	; 0x68
 8009832:	462f      	mov	r7, r5
 8009834:	2205      	movs	r2, #5
 8009836:	f817 1b01 	ldrb.w	r1, [r7], #1
 800983a:	4850      	ldr	r0, [pc, #320]	; (800997c <_svfiprintf_r+0x1dc>)
 800983c:	f7f6 fcf0 	bl	8000220 <memchr>
 8009840:	9b04      	ldr	r3, [sp, #16]
 8009842:	b9d0      	cbnz	r0, 800987a <_svfiprintf_r+0xda>
 8009844:	06d9      	lsls	r1, r3, #27
 8009846:	bf44      	itt	mi
 8009848:	2220      	movmi	r2, #32
 800984a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800984e:	071a      	lsls	r2, r3, #28
 8009850:	bf44      	itt	mi
 8009852:	222b      	movmi	r2, #43	; 0x2b
 8009854:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009858:	782a      	ldrb	r2, [r5, #0]
 800985a:	2a2a      	cmp	r2, #42	; 0x2a
 800985c:	d015      	beq.n	800988a <_svfiprintf_r+0xea>
 800985e:	9a07      	ldr	r2, [sp, #28]
 8009860:	462f      	mov	r7, r5
 8009862:	2000      	movs	r0, #0
 8009864:	250a      	movs	r5, #10
 8009866:	4639      	mov	r1, r7
 8009868:	f811 3b01 	ldrb.w	r3, [r1], #1
 800986c:	3b30      	subs	r3, #48	; 0x30
 800986e:	2b09      	cmp	r3, #9
 8009870:	d94d      	bls.n	800990e <_svfiprintf_r+0x16e>
 8009872:	b1b8      	cbz	r0, 80098a4 <_svfiprintf_r+0x104>
 8009874:	e00f      	b.n	8009896 <_svfiprintf_r+0xf6>
 8009876:	462f      	mov	r7, r5
 8009878:	e7b8      	b.n	80097ec <_svfiprintf_r+0x4c>
 800987a:	4a40      	ldr	r2, [pc, #256]	; (800997c <_svfiprintf_r+0x1dc>)
 800987c:	1a80      	subs	r0, r0, r2
 800987e:	fa0b f000 	lsl.w	r0, fp, r0
 8009882:	4318      	orrs	r0, r3
 8009884:	9004      	str	r0, [sp, #16]
 8009886:	463d      	mov	r5, r7
 8009888:	e7d3      	b.n	8009832 <_svfiprintf_r+0x92>
 800988a:	9a03      	ldr	r2, [sp, #12]
 800988c:	1d11      	adds	r1, r2, #4
 800988e:	6812      	ldr	r2, [r2, #0]
 8009890:	9103      	str	r1, [sp, #12]
 8009892:	2a00      	cmp	r2, #0
 8009894:	db01      	blt.n	800989a <_svfiprintf_r+0xfa>
 8009896:	9207      	str	r2, [sp, #28]
 8009898:	e004      	b.n	80098a4 <_svfiprintf_r+0x104>
 800989a:	4252      	negs	r2, r2
 800989c:	f043 0302 	orr.w	r3, r3, #2
 80098a0:	9207      	str	r2, [sp, #28]
 80098a2:	9304      	str	r3, [sp, #16]
 80098a4:	783b      	ldrb	r3, [r7, #0]
 80098a6:	2b2e      	cmp	r3, #46	; 0x2e
 80098a8:	d10c      	bne.n	80098c4 <_svfiprintf_r+0x124>
 80098aa:	787b      	ldrb	r3, [r7, #1]
 80098ac:	2b2a      	cmp	r3, #42	; 0x2a
 80098ae:	d133      	bne.n	8009918 <_svfiprintf_r+0x178>
 80098b0:	9b03      	ldr	r3, [sp, #12]
 80098b2:	1d1a      	adds	r2, r3, #4
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	9203      	str	r2, [sp, #12]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	bfb8      	it	lt
 80098bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80098c0:	3702      	adds	r7, #2
 80098c2:	9305      	str	r3, [sp, #20]
 80098c4:	4d2e      	ldr	r5, [pc, #184]	; (8009980 <_svfiprintf_r+0x1e0>)
 80098c6:	7839      	ldrb	r1, [r7, #0]
 80098c8:	2203      	movs	r2, #3
 80098ca:	4628      	mov	r0, r5
 80098cc:	f7f6 fca8 	bl	8000220 <memchr>
 80098d0:	b138      	cbz	r0, 80098e2 <_svfiprintf_r+0x142>
 80098d2:	2340      	movs	r3, #64	; 0x40
 80098d4:	1b40      	subs	r0, r0, r5
 80098d6:	fa03 f000 	lsl.w	r0, r3, r0
 80098da:	9b04      	ldr	r3, [sp, #16]
 80098dc:	4303      	orrs	r3, r0
 80098de:	3701      	adds	r7, #1
 80098e0:	9304      	str	r3, [sp, #16]
 80098e2:	7839      	ldrb	r1, [r7, #0]
 80098e4:	4827      	ldr	r0, [pc, #156]	; (8009984 <_svfiprintf_r+0x1e4>)
 80098e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098ea:	2206      	movs	r2, #6
 80098ec:	1c7e      	adds	r6, r7, #1
 80098ee:	f7f6 fc97 	bl	8000220 <memchr>
 80098f2:	2800      	cmp	r0, #0
 80098f4:	d038      	beq.n	8009968 <_svfiprintf_r+0x1c8>
 80098f6:	4b24      	ldr	r3, [pc, #144]	; (8009988 <_svfiprintf_r+0x1e8>)
 80098f8:	bb13      	cbnz	r3, 8009940 <_svfiprintf_r+0x1a0>
 80098fa:	9b03      	ldr	r3, [sp, #12]
 80098fc:	3307      	adds	r3, #7
 80098fe:	f023 0307 	bic.w	r3, r3, #7
 8009902:	3308      	adds	r3, #8
 8009904:	9303      	str	r3, [sp, #12]
 8009906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009908:	444b      	add	r3, r9
 800990a:	9309      	str	r3, [sp, #36]	; 0x24
 800990c:	e76d      	b.n	80097ea <_svfiprintf_r+0x4a>
 800990e:	fb05 3202 	mla	r2, r5, r2, r3
 8009912:	2001      	movs	r0, #1
 8009914:	460f      	mov	r7, r1
 8009916:	e7a6      	b.n	8009866 <_svfiprintf_r+0xc6>
 8009918:	2300      	movs	r3, #0
 800991a:	3701      	adds	r7, #1
 800991c:	9305      	str	r3, [sp, #20]
 800991e:	4619      	mov	r1, r3
 8009920:	250a      	movs	r5, #10
 8009922:	4638      	mov	r0, r7
 8009924:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009928:	3a30      	subs	r2, #48	; 0x30
 800992a:	2a09      	cmp	r2, #9
 800992c:	d903      	bls.n	8009936 <_svfiprintf_r+0x196>
 800992e:	2b00      	cmp	r3, #0
 8009930:	d0c8      	beq.n	80098c4 <_svfiprintf_r+0x124>
 8009932:	9105      	str	r1, [sp, #20]
 8009934:	e7c6      	b.n	80098c4 <_svfiprintf_r+0x124>
 8009936:	fb05 2101 	mla	r1, r5, r1, r2
 800993a:	2301      	movs	r3, #1
 800993c:	4607      	mov	r7, r0
 800993e:	e7f0      	b.n	8009922 <_svfiprintf_r+0x182>
 8009940:	ab03      	add	r3, sp, #12
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	4622      	mov	r2, r4
 8009946:	4b11      	ldr	r3, [pc, #68]	; (800998c <_svfiprintf_r+0x1ec>)
 8009948:	a904      	add	r1, sp, #16
 800994a:	4640      	mov	r0, r8
 800994c:	f7fe f99a 	bl	8007c84 <_printf_float>
 8009950:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009954:	4681      	mov	r9, r0
 8009956:	d1d6      	bne.n	8009906 <_svfiprintf_r+0x166>
 8009958:	89a3      	ldrh	r3, [r4, #12]
 800995a:	065b      	lsls	r3, r3, #25
 800995c:	f53f af35 	bmi.w	80097ca <_svfiprintf_r+0x2a>
 8009960:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009962:	b01d      	add	sp, #116	; 0x74
 8009964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009968:	ab03      	add	r3, sp, #12
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	4622      	mov	r2, r4
 800996e:	4b07      	ldr	r3, [pc, #28]	; (800998c <_svfiprintf_r+0x1ec>)
 8009970:	a904      	add	r1, sp, #16
 8009972:	4640      	mov	r0, r8
 8009974:	f7fe fc3c 	bl	80081f0 <_printf_i>
 8009978:	e7ea      	b.n	8009950 <_svfiprintf_r+0x1b0>
 800997a:	bf00      	nop
 800997c:	08016bc4 	.word	0x08016bc4
 8009980:	08016bca 	.word	0x08016bca
 8009984:	08016bce 	.word	0x08016bce
 8009988:	08007c85 	.word	0x08007c85
 800998c:	080096ed 	.word	0x080096ed

08009990 <__ascii_mbtowc>:
 8009990:	b082      	sub	sp, #8
 8009992:	b901      	cbnz	r1, 8009996 <__ascii_mbtowc+0x6>
 8009994:	a901      	add	r1, sp, #4
 8009996:	b142      	cbz	r2, 80099aa <__ascii_mbtowc+0x1a>
 8009998:	b14b      	cbz	r3, 80099ae <__ascii_mbtowc+0x1e>
 800999a:	7813      	ldrb	r3, [r2, #0]
 800999c:	600b      	str	r3, [r1, #0]
 800999e:	7812      	ldrb	r2, [r2, #0]
 80099a0:	1c10      	adds	r0, r2, #0
 80099a2:	bf18      	it	ne
 80099a4:	2001      	movne	r0, #1
 80099a6:	b002      	add	sp, #8
 80099a8:	4770      	bx	lr
 80099aa:	4610      	mov	r0, r2
 80099ac:	e7fb      	b.n	80099a6 <__ascii_mbtowc+0x16>
 80099ae:	f06f 0001 	mvn.w	r0, #1
 80099b2:	e7f8      	b.n	80099a6 <__ascii_mbtowc+0x16>

080099b4 <memmove>:
 80099b4:	4288      	cmp	r0, r1
 80099b6:	b510      	push	{r4, lr}
 80099b8:	eb01 0302 	add.w	r3, r1, r2
 80099bc:	d807      	bhi.n	80099ce <memmove+0x1a>
 80099be:	1e42      	subs	r2, r0, #1
 80099c0:	4299      	cmp	r1, r3
 80099c2:	d00a      	beq.n	80099da <memmove+0x26>
 80099c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099c8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80099cc:	e7f8      	b.n	80099c0 <memmove+0xc>
 80099ce:	4283      	cmp	r3, r0
 80099d0:	d9f5      	bls.n	80099be <memmove+0xa>
 80099d2:	1881      	adds	r1, r0, r2
 80099d4:	1ad2      	subs	r2, r2, r3
 80099d6:	42d3      	cmn	r3, r2
 80099d8:	d100      	bne.n	80099dc <memmove+0x28>
 80099da:	bd10      	pop	{r4, pc}
 80099dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099e0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80099e4:	e7f7      	b.n	80099d6 <memmove+0x22>

080099e6 <_realloc_r>:
 80099e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099e8:	4607      	mov	r7, r0
 80099ea:	4614      	mov	r4, r2
 80099ec:	460e      	mov	r6, r1
 80099ee:	b921      	cbnz	r1, 80099fa <_realloc_r+0x14>
 80099f0:	4611      	mov	r1, r2
 80099f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099f6:	f7fe b857 	b.w	8007aa8 <_malloc_r>
 80099fa:	b922      	cbnz	r2, 8009a06 <_realloc_r+0x20>
 80099fc:	f7fe f806 	bl	8007a0c <_free_r>
 8009a00:	4625      	mov	r5, r4
 8009a02:	4628      	mov	r0, r5
 8009a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a06:	f000 f821 	bl	8009a4c <_malloc_usable_size_r>
 8009a0a:	42a0      	cmp	r0, r4
 8009a0c:	d20f      	bcs.n	8009a2e <_realloc_r+0x48>
 8009a0e:	4621      	mov	r1, r4
 8009a10:	4638      	mov	r0, r7
 8009a12:	f7fe f849 	bl	8007aa8 <_malloc_r>
 8009a16:	4605      	mov	r5, r0
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d0f2      	beq.n	8009a02 <_realloc_r+0x1c>
 8009a1c:	4631      	mov	r1, r6
 8009a1e:	4622      	mov	r2, r4
 8009a20:	f7ff fb7c 	bl	800911c <memcpy>
 8009a24:	4631      	mov	r1, r6
 8009a26:	4638      	mov	r0, r7
 8009a28:	f7fd fff0 	bl	8007a0c <_free_r>
 8009a2c:	e7e9      	b.n	8009a02 <_realloc_r+0x1c>
 8009a2e:	4635      	mov	r5, r6
 8009a30:	e7e7      	b.n	8009a02 <_realloc_r+0x1c>

08009a32 <__ascii_wctomb>:
 8009a32:	b149      	cbz	r1, 8009a48 <__ascii_wctomb+0x16>
 8009a34:	2aff      	cmp	r2, #255	; 0xff
 8009a36:	bf85      	ittet	hi
 8009a38:	238a      	movhi	r3, #138	; 0x8a
 8009a3a:	6003      	strhi	r3, [r0, #0]
 8009a3c:	700a      	strbls	r2, [r1, #0]
 8009a3e:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a42:	bf98      	it	ls
 8009a44:	2001      	movls	r0, #1
 8009a46:	4770      	bx	lr
 8009a48:	4608      	mov	r0, r1
 8009a4a:	4770      	bx	lr

08009a4c <_malloc_usable_size_r>:
 8009a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a50:	1f18      	subs	r0, r3, #4
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	bfbc      	itt	lt
 8009a56:	580b      	ldrlt	r3, [r1, r0]
 8009a58:	18c0      	addlt	r0, r0, r3
 8009a5a:	4770      	bx	lr

08009a5c <_init>:
 8009a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5e:	bf00      	nop
 8009a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a62:	bc08      	pop	{r3}
 8009a64:	469e      	mov	lr, r3
 8009a66:	4770      	bx	lr

08009a68 <_fini>:
 8009a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6a:	bf00      	nop
 8009a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a6e:	bc08      	pop	{r3}
 8009a70:	469e      	mov	lr, r3
 8009a72:	4770      	bx	lr
