

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k3'
================================================================
* Date:           Sun Sep  3 07:19:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k3  |      771|      771|         5|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v116_V = alloca i32 1"   --->   Operation 8 'alloca' 'v116_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k3 = alloca i32 1"   --->   Operation 9 'alloca' 'k3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln203_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln203"   --->   Operation 10 'read' 'sub_ln203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln204_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln204"   --->   Operation 11 'read' 'sub_ln204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v104_V_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %v104_V_load"   --->   Operation 13 'read' 'v104_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp"   --->   Operation 14 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v249, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k3"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %v104_V_load_read, i24 %v116_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body21.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k3_1 = load i10 %k3" [kernel.cpp:202]   --->   Operation 19 'load' 'k3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i10 %k3_1, i10 768" [kernel.cpp:202]   --->   Operation 20 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln202 = add i10 %k3_1, i10 1" [kernel.cpp:202]   --->   Operation 21 'add' 'add_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body21.i.split, void %for.inc42.i.exitStub" [kernel.cpp:202]   --->   Operation 22 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i10 %k3_1" [kernel.cpp:204]   --->   Operation 23 'zext' 'zext_ln204' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i10 %k3_1" [kernel.cpp:204]   --->   Operation 24 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.19ns)   --->   "%add_ln204 = add i20 %sub_ln204_read, i20 %zext_ln204_1" [kernel.cpp:204]   --->   Operation 25 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i20 %add_ln204" [kernel.cpp:204]   --->   Operation 26 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v249_addr = getelementptr i24 %v249, i64 0, i64 %zext_ln204_2" [kernel.cpp:204]   --->   Operation 27 'getelementptr' 'v249_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.81ns)   --->   "%add_ln203 = add i14 %sub_ln203_read, i14 %zext_ln204" [kernel.cpp:203]   --->   Operation 28 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %add_ln203" [kernel.cpp:203]   --->   Operation 29 'zext' 'zext_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v263_addr = getelementptr i24 %v263, i64 0, i64 %zext_ln203" [kernel.cpp:203]   --->   Operation 30 'getelementptr' 'v263_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%v111_V = load i14 %v263_addr" [kernel.cpp:203]   --->   Operation 31 'load' 'v111_V' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%v112_V = load i20 %v249_addr" [kernel.cpp:204]   --->   Operation 32 'load' 'v112_V' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 589824> <RAM>
ST_1 : Operation 33 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln202, i10 768" [kernel.cpp:202]   --->   Operation 33 'icmp' 'ifzero' <Predicate = (!icmp_ln202)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:202]   --->   Operation 34 'br' 'br_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln202 = store i10 %add_ln202, i10 %k3" [kernel.cpp:202]   --->   Operation 35 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%v111_V = load i14 %v263_addr" [kernel.cpp:203]   --->   Operation 36 'load' 'v111_V' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%v112_V = load i20 %v249_addr" [kernel.cpp:204]   --->   Operation 37 'load' 'v112_V' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 589824> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v113 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v111_V, i16 0"   --->   Operation 38 'bitconcatenate' 'v113' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%v114_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v112_V, i16 0"   --->   Operation 39 'bitconcatenate' 'v114_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i40 %v113"   --->   Operation 40 'sext' 'sext_ln1316' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i40 %v114_1"   --->   Operation 41 'sext' 'sext_ln1319' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (6.91ns)   --->   "%r_V_53 = mul i72 %sext_ln1319, i72 %sext_ln1316"   --->   Operation 42 'mul' 'r_V_53' <Predicate = (!icmp_ln202)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%v264_V_addr = getelementptr i24 %v264_V, i64 0, i64 %p_cast"   --->   Operation 43 'getelementptr' 'v264_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_414 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 45 'speclooptripcount' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (6.91ns)   --->   "%r_V_53 = mul i72 %sext_ln1319, i72 %sext_ln1316"   --->   Operation 46 'mul' 'r_V_53' <Predicate = (!icmp_ln202)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%v117 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %r_V_53, i32 48, i32 71"   --->   Operation 47 'partselect' 'v117' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.56>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%v116_V_load = load i24 %v116_V"   --->   Operation 48 'load' 'v116_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [kernel.cpp:202]   --->   Operation 49 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.31ns)   --->   "%v118_V = add i24 %v117, i24 %v116_V_load"   --->   Operation 50 'add' 'v118_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln208 = store i24 %v118_V, i14 %v264_V_addr" [kernel.cpp:208]   --->   Operation 51 'store' 'store_ln208' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 52 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln859 = store i24 %v118_V, i24 %v116_V"   --->   Operation 53 'store' 'store_ln859' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body21.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v104_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v264_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln204]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v249]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_ln203]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v263]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v116_V             (alloca           ) [ 011111]
k3                 (alloca           ) [ 010000]
sub_ln203_read     (read             ) [ 000000]
sub_ln204_read     (read             ) [ 000000]
tmp                (read             ) [ 000000]
v104_V_load_read   (read             ) [ 000000]
p_cast             (zext             ) [ 011110]
specinterface_ln0  (specinterface    ) [ 000000]
store_ln0          (store            ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
k3_1               (load             ) [ 000000]
icmp_ln202         (icmp             ) [ 011110]
add_ln202          (add              ) [ 000000]
br_ln202           (br               ) [ 000000]
zext_ln204         (zext             ) [ 000000]
zext_ln204_1       (zext             ) [ 000000]
add_ln204          (add              ) [ 000000]
zext_ln204_2       (zext             ) [ 000000]
v249_addr          (getelementptr    ) [ 011000]
add_ln203          (add              ) [ 000000]
zext_ln203         (zext             ) [ 000000]
v263_addr          (getelementptr    ) [ 011000]
ifzero             (icmp             ) [ 011111]
br_ln202           (br               ) [ 000000]
store_ln202        (store            ) [ 000000]
v111_V             (load             ) [ 010100]
v112_V             (load             ) [ 010100]
v113               (bitconcatenate   ) [ 000000]
v114_1             (bitconcatenate   ) [ 000000]
sext_ln1316        (sext             ) [ 010010]
sext_ln1319        (sext             ) [ 010010]
v264_V_addr        (getelementptr    ) [ 010001]
specpipeline_ln0   (specpipeline     ) [ 000000]
empty_414          (speclooptripcount) [ 000000]
r_V_53             (mul              ) [ 000000]
v117               (partselect       ) [ 010001]
v116_V_load        (load             ) [ 000000]
specloopname_ln202 (specloopname     ) [ 000000]
v118_V             (add              ) [ 000000]
store_ln208        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
store_ln859        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v104_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v104_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v264_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v264_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln204">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln204"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v249">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v249"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln203">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v263">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v263"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="v116_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v116_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="k3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln203_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln203_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_ln204_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="20" slack="0"/>
<pin id="78" dir="0" index="1" bw="20" slack="0"/>
<pin id="79" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln204_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="14" slack="0"/>
<pin id="85" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v104_V_load_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v104_V_load_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v249_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="20" slack="0"/>
<pin id="98" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v249_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="v263_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="24" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v263_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v111_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="20" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v112_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v264_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="14" slack="3"/>
<pin id="124" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v264_V_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln208_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="1"/>
<pin id="129" dir="0" index="1" bw="24" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="0"/>
<pin id="143" dir="0" index="1" bw="24" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="k3_1_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k3_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln202_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="9" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln202_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln204_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln204_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln204_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="20" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln204_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="20" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln203_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln203_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ifzero_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln202_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="v113_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v113/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="v114_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="40" slack="0"/>
<pin id="211" dir="0" index="1" bw="24" slack="1"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v114_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln1316_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="40" slack="0"/>
<pin id="218" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1316/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1319_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="40" slack="0"/>
<pin id="222" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="40" slack="0"/>
<pin id="226" dir="0" index="1" bw="40" slack="0"/>
<pin id="227" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_53/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="v117_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="72" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="8" slack="0"/>
<pin id="235" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v117/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="v116_V_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="4"/>
<pin id="242" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v116_V_load/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="v118_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="24" slack="1"/>
<pin id="245" dir="0" index="1" bw="24" slack="0"/>
<pin id="246" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v118_V/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln859_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="4"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln859/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="v116_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="v116_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="k3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_cast_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="3"/>
<pin id="270" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln202_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln202 "/>
</bind>
</comp>

<comp id="277" class="1005" name="v249_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="20" slack="1"/>
<pin id="279" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v249_addr "/>
</bind>
</comp>

<comp id="282" class="1005" name="v263_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="1"/>
<pin id="284" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v263_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="ifzero_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="4"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="291" class="1005" name="v111_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="1"/>
<pin id="293" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v111_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="v112_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="24" slack="1"/>
<pin id="298" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v112_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="sext_ln1316_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="72" slack="1"/>
<pin id="303" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1316 "/>
</bind>
</comp>

<comp id="306" class="1005" name="sext_ln1319_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="72" slack="1"/>
<pin id="308" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319 "/>
</bind>
</comp>

<comp id="311" class="1005" name="v264_V_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v264_V_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="v117_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="1"/>
<pin id="318" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v117 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="94" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="88" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="146" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="76" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="184"><net_src comp="70" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="161" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="195"><net_src comp="155" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="155" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="209" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="248"><net_src comp="243" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="62" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="264"><net_src comp="66" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="271"><net_src comp="132" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="276"><net_src comp="149" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="94" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="285"><net_src comp="101" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="290"><net_src comp="191" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="108" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="299"><net_src comp="114" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="304"><net_src comp="216" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="309"><net_src comp="220" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="314"><net_src comp="120" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="319"><net_src comp="230" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v264_V | {5 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : v104_V_load | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : empty | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : sub_ln204 | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : v249 | {1 2 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : sub_ln203 | {1 }
	Port: Bert_layer_Pipeline_l_S_k_0_k3 : v263 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k3_1 : 1
		icmp_ln202 : 2
		add_ln202 : 2
		br_ln202 : 3
		zext_ln204 : 2
		zext_ln204_1 : 2
		add_ln204 : 3
		zext_ln204_2 : 4
		v249_addr : 5
		add_ln203 : 3
		zext_ln203 : 4
		v263_addr : 5
		v111_V : 6
		v112_V : 6
		ifzero : 3
		br_ln202 : 4
		store_ln202 : 3
	State 2
	State 3
		sext_ln1316 : 1
		sext_ln1319 : 1
		r_V_53 : 2
	State 4
		v117 : 1
	State 5
		v118_V : 1
		store_ln208 : 2
		store_ln859 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_224         |    4    |   197   |    81   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln202_fu_155      |    0    |    0    |    13   |
|    add   |       add_ln204_fu_169      |    0    |    0    |    27   |
|          |       add_ln203_fu_180      |    0    |    0    |    17   |
|          |        v118_V_fu_243        |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln202_fu_149      |    0    |    0    |    11   |
|          |        ifzero_fu_191        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |  sub_ln203_read_read_fu_70  |    0    |    0    |    0    |
|   read   |  sub_ln204_read_read_fu_76  |    0    |    0    |    0    |
|          |        tmp_read_fu_82       |    0    |    0    |    0    |
|          | v104_V_load_read_read_fu_88 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        p_cast_fu_132        |    0    |    0    |    0    |
|          |      zext_ln204_fu_161      |    0    |    0    |    0    |
|   zext   |     zext_ln204_1_fu_165     |    0    |    0    |    0    |
|          |     zext_ln204_2_fu_175     |    0    |    0    |    0    |
|          |      zext_ln203_fu_186      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         v113_fu_202         |    0    |    0    |    0    |
|          |        v114_1_fu_209        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln1316_fu_216     |    0    |    0    |    0    |
|          |      sext_ln1319_fu_220     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         v117_fu_230         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |   197   |   191   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln202_reg_273|    1   |
|   ifzero_reg_287  |    1   |
|     k3_reg_261    |   10   |
|   p_cast_reg_268  |   64   |
|sext_ln1316_reg_301|   72   |
|sext_ln1319_reg_306|   72   |
|   v111_V_reg_291  |   24   |
|   v112_V_reg_296  |   24   |
|   v116_V_reg_254  |   24   |
|    v117_reg_316   |   24   |
| v249_addr_reg_277 |   20   |
| v263_addr_reg_282 |   14   |
|v264_V_addr_reg_311|   14   |
+-------------------+--------+
|       Total       |   364  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_224    |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_224    |  p1  |   2  |  40  |   80   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   197  |   191  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   561  |   227  |
+-----------+--------+--------+--------+--------+
