PPA Report for multi_bit_clock_gate.v (Module: multi_bit_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 4
IO Count: 9
Cell Count: 30

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 185.11 MHz
End-to-End Path Delay: 5.080 ns
Reg-to-Reg Critical Path Delay: 1.916 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
