# Silicon-Digital_Vlsi-System_Verilog
A brief knowledge for System Verilog Verification
This github respository is for the Summer Internship Course conducted between May 31 till June 2, 2021. The course is conducted and taught by Mr. Binit Patwari from Sevya Multimedia Pvt Ltd in collaboration with Silicon Institute of Technology, Bhubaneswar.
Course Content
