ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f1xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              		.fnstart
  26              	.LFB65:
  27              		.file 1 "Core/Src/system_stm32f1xx.c"
   1:Core/Src/system_stm32f1xx.c **** /**
   2:Core/Src/system_stm32f1xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:Core/Src/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f1xx.c ****   * 
   7:Core/Src/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32f1xx.c ****   *     user application:
   9:Core/Src/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  10:Core/Src/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  11:Core/Src/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and 
  12:Core/Src/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
  13:Core/Src/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  14:Core/Src/system_stm32f1xx.c ****   *
  15:Core/Src/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:Core/Src/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick 
  17:Core/Src/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  18:Core/Src/system_stm32f1xx.c ****   *                                     
  19:Core/Src/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:Core/Src/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  21:Core/Src/system_stm32f1xx.c ****   *                                 during program execution.
  22:Core/Src/system_stm32f1xx.c ****   *
  23:Core/Src/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  24:Core/Src/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  25:Core/Src/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  26:Core/Src/system_stm32f1xx.c ****   *
  27:Core/Src/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  28:Core/Src/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE". 
  29:Core/Src/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  30:Core/Src/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
  31:Core/Src/system_stm32f1xx.c ****   *    configuration.
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 2


  32:Core/Src/system_stm32f1xx.c ****   *        
  33:Core/Src/system_stm32f1xx.c ****   ******************************************************************************
  34:Core/Src/system_stm32f1xx.c ****   * @attention
  35:Core/Src/system_stm32f1xx.c ****   *
  36:Core/Src/system_stm32f1xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  37:Core/Src/system_stm32f1xx.c ****   * All rights reserved.</center></h2>
  38:Core/Src/system_stm32f1xx.c ****   *
  39:Core/Src/system_stm32f1xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  40:Core/Src/system_stm32f1xx.c ****   * the "License"; You may not use this file except in compliance with the
  41:Core/Src/system_stm32f1xx.c ****   * License. You may obtain a copy of the License at:
  42:Core/Src/system_stm32f1xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  43:Core/Src/system_stm32f1xx.c ****   *
  44:Core/Src/system_stm32f1xx.c ****   ******************************************************************************
  45:Core/Src/system_stm32f1xx.c ****   */
  46:Core/Src/system_stm32f1xx.c **** 
  47:Core/Src/system_stm32f1xx.c **** /** @addtogroup CMSIS
  48:Core/Src/system_stm32f1xx.c ****   * @{
  49:Core/Src/system_stm32f1xx.c ****   */
  50:Core/Src/system_stm32f1xx.c **** 
  51:Core/Src/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  52:Core/Src/system_stm32f1xx.c ****   * @{
  53:Core/Src/system_stm32f1xx.c ****   */
  54:Core/Src/system_stm32f1xx.c **** 
  55:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  56:Core/Src/system_stm32f1xx.c ****   * @{
  57:Core/Src/system_stm32f1xx.c ****   */
  58:Core/Src/system_stm32f1xx.c **** 
  59:Core/Src/system_stm32f1xx.c **** #include "stm32f1xx.h"
  60:Core/Src/system_stm32f1xx.c **** 
  61:Core/Src/system_stm32f1xx.c **** /**
  62:Core/Src/system_stm32f1xx.c ****   * @}
  63:Core/Src/system_stm32f1xx.c ****   */
  64:Core/Src/system_stm32f1xx.c **** 
  65:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  66:Core/Src/system_stm32f1xx.c ****   * @{
  67:Core/Src/system_stm32f1xx.c ****   */
  68:Core/Src/system_stm32f1xx.c **** 
  69:Core/Src/system_stm32f1xx.c **** /**
  70:Core/Src/system_stm32f1xx.c ****   * @}
  71:Core/Src/system_stm32f1xx.c ****   */
  72:Core/Src/system_stm32f1xx.c **** 
  73:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  74:Core/Src/system_stm32f1xx.c ****   * @{
  75:Core/Src/system_stm32f1xx.c ****   */
  76:Core/Src/system_stm32f1xx.c **** 
  77:Core/Src/system_stm32f1xx.c **** #if !defined(HSE_VALUE)
  78:Core/Src/system_stm32f1xx.c **** #define HSE_VALUE 8000000U
  79:Core/Src/system_stm32f1xx.c **** #endif
  80:Core/Src/system_stm32f1xx.c **** 
  81:Core/Src/system_stm32f1xx.c **** #if !defined(HSI_VALUE)
  82:Core/Src/system_stm32f1xx.c **** #define HSI_VALUE 8000000U
  83:Core/Src/system_stm32f1xx.c **** #endif
  84:Core/Src/system_stm32f1xx.c **** 
  85:Core/Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
  86:Core/Src/system_stm32f1xx.c **** 
  87:Core/Src/system_stm32f1xx.c **** #endif
  88:Core/Src/system_stm32f1xx.c **** 
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 3


  89:Core/Src/system_stm32f1xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  90:Core/Src/system_stm32f1xx.c **** 
  91:Core/Src/system_stm32f1xx.c **** #if defined(VECT_TAB_SRAM)
  92:Core/Src/system_stm32f1xx.c **** #define VECT_TAB_BASE_ADDRESS SRAM_BASE
  93:Core/Src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET 0x00000000U
  94:Core/Src/system_stm32f1xx.c **** #else
  95:Core/Src/system_stm32f1xx.c **** #define VECT_TAB_BASE_ADDRESS FLASH_BASE
  96:Core/Src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET 0x00000000U
  97:Core/Src/system_stm32f1xx.c **** #endif
  98:Core/Src/system_stm32f1xx.c **** #endif
  99:Core/Src/system_stm32f1xx.c **** 
 100:Core/Src/system_stm32f1xx.c **** /******************************************************************************/
 101:Core/Src/system_stm32f1xx.c **** 
 102:Core/Src/system_stm32f1xx.c **** /**
 103:Core/Src/system_stm32f1xx.c ****   * @}
 104:Core/Src/system_stm32f1xx.c ****   */
 105:Core/Src/system_stm32f1xx.c **** 
 106:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
 107:Core/Src/system_stm32f1xx.c ****   * @{
 108:Core/Src/system_stm32f1xx.c ****   */
 109:Core/Src/system_stm32f1xx.c **** 
 110:Core/Src/system_stm32f1xx.c **** /**
 111:Core/Src/system_stm32f1xx.c ****   * @}
 112:Core/Src/system_stm32f1xx.c ****   */
 113:Core/Src/system_stm32f1xx.c **** 
 114:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 115:Core/Src/system_stm32f1xx.c ****   * @{
 116:Core/Src/system_stm32f1xx.c ****   */
 117:Core/Src/system_stm32f1xx.c **** 
 118:Core/Src/system_stm32f1xx.c **** uint32_t SystemCoreClock = 16000000;
 119:Core/Src/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 120:Core/Src/system_stm32f1xx.c **** const uint8_t APBPrescTable[8U] = {0, 0, 0, 0, 1, 2, 3, 4};
 121:Core/Src/system_stm32f1xx.c **** 
 122:Core/Src/system_stm32f1xx.c **** /**
 123:Core/Src/system_stm32f1xx.c ****   * @}
 124:Core/Src/system_stm32f1xx.c ****   */
 125:Core/Src/system_stm32f1xx.c **** 
 126:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 127:Core/Src/system_stm32f1xx.c ****   * @{
 128:Core/Src/system_stm32f1xx.c ****   */
 129:Core/Src/system_stm32f1xx.c **** 
 130:Core/Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 131:Core/Src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 132:Core/Src/system_stm32f1xx.c **** static void SystemInit_ExtMemCtl(void);
 133:Core/Src/system_stm32f1xx.c **** #endif
 134:Core/Src/system_stm32f1xx.c **** #endif
 135:Core/Src/system_stm32f1xx.c **** 
 136:Core/Src/system_stm32f1xx.c **** /**
 137:Core/Src/system_stm32f1xx.c ****   * @}
 138:Core/Src/system_stm32f1xx.c ****   */
 139:Core/Src/system_stm32f1xx.c **** 
 140:Core/Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 141:Core/Src/system_stm32f1xx.c ****   * @{
 142:Core/Src/system_stm32f1xx.c ****   */
 143:Core/Src/system_stm32f1xx.c **** 
 144:Core/Src/system_stm32f1xx.c **** /**
 145:Core/Src/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 4


 146:Core/Src/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 147:Core/Src/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 148:Core/Src/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 149:Core/Src/system_stm32f1xx.c ****   * @param  None
 150:Core/Src/system_stm32f1xx.c ****   * @retval None
 151:Core/Src/system_stm32f1xx.c ****   */
 152:Core/Src/system_stm32f1xx.c **** void SystemInit(void)
 153:Core/Src/system_stm32f1xx.c **** {
  28              		.loc 1 153 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 154:Core/Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 155:Core/Src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 156:Core/Src/system_stm32f1xx.c ****   SystemInit_ExtMemCtl();
 157:Core/Src/system_stm32f1xx.c **** #endif
 158:Core/Src/system_stm32f1xx.c **** #endif
 159:Core/Src/system_stm32f1xx.c **** 
 160:Core/Src/system_stm32f1xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 161:Core/Src/system_stm32f1xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 162:Core/Src/system_stm32f1xx.c **** #endif
 163:Core/Src/system_stm32f1xx.c **** }
  33              		.loc 1 163 1 is_stmt 0 view .LVU1
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE65:
  37              		.cantunwind
  38              		.fnend
  40              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  41              		.align	1
  42              		.global	SystemCoreClockUpdate
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  46              		.fpu softvfp
  48              	SystemCoreClockUpdate:
  49              		.fnstart
  50              	.LFB66:
 164:Core/Src/system_stm32f1xx.c **** 
 165:Core/Src/system_stm32f1xx.c **** /**
 166:Core/Src/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 167:Core/Src/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 168:Core/Src/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 169:Core/Src/system_stm32f1xx.c ****   *         other parameters.
 170:Core/Src/system_stm32f1xx.c ****   *           
 171:Core/Src/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 172:Core/Src/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 173:Core/Src/system_stm32f1xx.c ****   *         based on this variable will be incorrect.         
 174:Core/Src/system_stm32f1xx.c ****   *     
 175:Core/Src/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 176:Core/Src/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 177:Core/Src/system_stm32f1xx.c ****   *           constant and the selected clock source:
 178:Core/Src/system_stm32f1xx.c ****   *             
 179:Core/Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 180:Core/Src/system_stm32f1xx.c ****   *                                              
 181:Core/Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 5


 182:Core/Src/system_stm32f1xx.c ****   *                          
 183:Core/Src/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 184:Core/Src/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 185:Core/Src/system_stm32f1xx.c ****   *         
 186:Core/Src/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 187:Core/Src/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 188:Core/Src/system_stm32f1xx.c ****   *             in voltage and temperature.   
 189:Core/Src/system_stm32f1xx.c ****   *    
 190:Core/Src/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 191:Core/Src/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 192:Core/Src/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 193:Core/Src/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 194:Core/Src/system_stm32f1xx.c ****   *                
 195:Core/Src/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 196:Core/Src/system_stm32f1xx.c ****   *           value for HSE crystal.
 197:Core/Src/system_stm32f1xx.c ****   * @param  None
 198:Core/Src/system_stm32f1xx.c ****   * @retval None
 199:Core/Src/system_stm32f1xx.c ****   */
 200:Core/Src/system_stm32f1xx.c **** void SystemCoreClockUpdate(void)
 201:Core/Src/system_stm32f1xx.c **** {
  51              		.loc 1 201 1 is_stmt 1 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
 202:Core/Src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
  56              		.loc 1 202 3 view .LVU3
  57              	.LVL0:
 203:Core/Src/system_stm32f1xx.c **** 
 204:Core/Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 205:Core/Src/system_stm32f1xx.c ****   uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 206:Core/Src/system_stm32f1xx.c **** #endif
 207:Core/Src/system_stm32f1xx.c **** 
 208:Core/Src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 209:Core/Src/system_stm32f1xx.c ****   uint32_t prediv1factor = 0U;
 210:Core/Src/system_stm32f1xx.c **** #endif
 211:Core/Src/system_stm32f1xx.c **** 
 212:Core/Src/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  58              		.loc 1 212 3 view .LVU4
  59              		.loc 1 212 14 is_stmt 0 view .LVU5
  60 0000 1F4B     		ldr	r3, .L10
  61 0002 5B68     		ldr	r3, [r3, #4]
  62              		.loc 1 212 7 view .LVU6
  63 0004 03F00C03 		and	r3, r3, #12
  64              	.LVL1:
 213:Core/Src/system_stm32f1xx.c **** 
 214:Core/Src/system_stm32f1xx.c ****   switch (tmp)
  65              		.loc 1 214 3 is_stmt 1 view .LVU7
  66 0008 042B     		cmp	r3, #4
  67 000a 14D0     		beq	.L3
  68 000c 082B     		cmp	r3, #8
  69 000e 16D0     		beq	.L4
  70 0010 1BB1     		cbz	r3, .L9
 215:Core/Src/system_stm32f1xx.c ****   {
 216:Core/Src/system_stm32f1xx.c ****   case 0x00U:
 217:Core/Src/system_stm32f1xx.c ****     SystemCoreClock = HSI_VALUE;
 218:Core/Src/system_stm32f1xx.c ****     break;
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 6


 219:Core/Src/system_stm32f1xx.c ****   case 0x04U:
 220:Core/Src/system_stm32f1xx.c ****     SystemCoreClock = HSE_VALUE;
 221:Core/Src/system_stm32f1xx.c ****     break;
 222:Core/Src/system_stm32f1xx.c ****   case 0x08U:
 223:Core/Src/system_stm32f1xx.c **** 
 224:Core/Src/system_stm32f1xx.c ****     pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 225:Core/Src/system_stm32f1xx.c ****     pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 226:Core/Src/system_stm32f1xx.c **** 
 227:Core/Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 228:Core/Src/system_stm32f1xx.c ****     pllmull = (pllmull >> 18U) + 2U;
 229:Core/Src/system_stm32f1xx.c **** 
 230:Core/Src/system_stm32f1xx.c ****     if (pllsource == 0x00U)
 231:Core/Src/system_stm32f1xx.c ****     {
 232:Core/Src/system_stm32f1xx.c **** 
 233:Core/Src/system_stm32f1xx.c ****       SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 234:Core/Src/system_stm32f1xx.c ****     }
 235:Core/Src/system_stm32f1xx.c ****     else
 236:Core/Src/system_stm32f1xx.c ****     {
 237:Core/Src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 238:Core/Src/system_stm32f1xx.c ****       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 239:Core/Src/system_stm32f1xx.c **** 
 240:Core/Src/system_stm32f1xx.c ****       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 241:Core/Src/system_stm32f1xx.c **** #else
 242:Core/Src/system_stm32f1xx.c **** 
 243:Core/Src/system_stm32f1xx.c ****       if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 244:Core/Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 245:Core/Src/system_stm32f1xx.c ****         SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 246:Core/Src/system_stm32f1xx.c ****       }
 247:Core/Src/system_stm32f1xx.c ****       else
 248:Core/Src/system_stm32f1xx.c ****       {
 249:Core/Src/system_stm32f1xx.c ****         SystemCoreClock = HSE_VALUE * pllmull;
 250:Core/Src/system_stm32f1xx.c ****       }
 251:Core/Src/system_stm32f1xx.c **** #endif
 252:Core/Src/system_stm32f1xx.c ****     }
 253:Core/Src/system_stm32f1xx.c **** #else
 254:Core/Src/system_stm32f1xx.c ****     pllmull = pllmull >> 18U;
 255:Core/Src/system_stm32f1xx.c **** 
 256:Core/Src/system_stm32f1xx.c ****     if (pllmull != 0x0DU)
 257:Core/Src/system_stm32f1xx.c ****     {
 258:Core/Src/system_stm32f1xx.c ****       pllmull += 2U;
 259:Core/Src/system_stm32f1xx.c ****     }
 260:Core/Src/system_stm32f1xx.c ****     else
 261:Core/Src/system_stm32f1xx.c ****     {
 262:Core/Src/system_stm32f1xx.c ****       pllmull = 13U / 2U;
 263:Core/Src/system_stm32f1xx.c ****     }
 264:Core/Src/system_stm32f1xx.c **** 
 265:Core/Src/system_stm32f1xx.c ****     if (pllsource == 0x00U)
 266:Core/Src/system_stm32f1xx.c ****     {
 267:Core/Src/system_stm32f1xx.c **** 
 268:Core/Src/system_stm32f1xx.c ****       SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 269:Core/Src/system_stm32f1xx.c ****     }
 270:Core/Src/system_stm32f1xx.c ****     else
 271:Core/Src/system_stm32f1xx.c ****     { /* PREDIV1 selected as PLL clock entry */
 272:Core/Src/system_stm32f1xx.c **** 
 273:Core/Src/system_stm32f1xx.c ****       prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 274:Core/Src/system_stm32f1xx.c ****       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 275:Core/Src/system_stm32f1xx.c **** 
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 7


 276:Core/Src/system_stm32f1xx.c ****       if (prediv1source == 0U)
 277:Core/Src/system_stm32f1xx.c ****       {
 278:Core/Src/system_stm32f1xx.c **** 
 279:Core/Src/system_stm32f1xx.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 280:Core/Src/system_stm32f1xx.c ****       }
 281:Core/Src/system_stm32f1xx.c ****       else
 282:Core/Src/system_stm32f1xx.c ****       { /* PLL2 clock selected as PREDIV1 clock entry */
 283:Core/Src/system_stm32f1xx.c **** 
 284:Core/Src/system_stm32f1xx.c ****         prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 285:Core/Src/system_stm32f1xx.c ****         pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U;
 286:Core/Src/system_stm32f1xx.c ****         SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
 287:Core/Src/system_stm32f1xx.c ****       }
 288:Core/Src/system_stm32f1xx.c ****     }
 289:Core/Src/system_stm32f1xx.c **** #endif
 290:Core/Src/system_stm32f1xx.c ****     break;
 291:Core/Src/system_stm32f1xx.c **** 
 292:Core/Src/system_stm32f1xx.c ****   default:
  71              		.loc 1 292 3 view .LVU8
 293:Core/Src/system_stm32f1xx.c ****     SystemCoreClock = HSI_VALUE;
  72              		.loc 1 293 5 view .LVU9
  73              		.loc 1 293 21 is_stmt 0 view .LVU10
  74 0012 1C4B     		ldr	r3, .L10+4
  75              	.LVL2:
  76              		.loc 1 293 21 view .LVU11
  77 0014 1C4A     		ldr	r2, .L10+8
  78 0016 1A60     		str	r2, [r3]
 294:Core/Src/system_stm32f1xx.c ****     break;
  79              		.loc 1 294 5 is_stmt 1 view .LVU12
  80 0018 02E0     		b	.L6
  81              	.LVL3:
  82              	.L9:
 216:Core/Src/system_stm32f1xx.c ****     SystemCoreClock = HSI_VALUE;
  83              		.loc 1 216 3 view .LVU13
 217:Core/Src/system_stm32f1xx.c ****     break;
  84              		.loc 1 217 5 view .LVU14
 217:Core/Src/system_stm32f1xx.c ****     break;
  85              		.loc 1 217 21 is_stmt 0 view .LVU15
  86 001a 1A4B     		ldr	r3, .L10+4
  87              	.LVL4:
 217:Core/Src/system_stm32f1xx.c ****     break;
  88              		.loc 1 217 21 view .LVU16
  89 001c 1A4A     		ldr	r2, .L10+8
  90 001e 1A60     		str	r2, [r3]
 218:Core/Src/system_stm32f1xx.c ****   case 0x04U:
  91              		.loc 1 218 5 is_stmt 1 view .LVU17
  92              	.LVL5:
  93              	.L6:
 295:Core/Src/system_stm32f1xx.c ****   }
 296:Core/Src/system_stm32f1xx.c **** 
 297:Core/Src/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
  94              		.loc 1 297 3 view .LVU18
  95              		.loc 1 297 30 is_stmt 0 view .LVU19
  96 0020 174B     		ldr	r3, .L10
  97 0022 5B68     		ldr	r3, [r3, #4]
  98              		.loc 1 297 52 view .LVU20
  99 0024 C3F30313 		ubfx	r3, r3, #4, #4
 100              		.loc 1 297 58 view .LVU21
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 8


 101 0028 184A     		ldr	r2, .L10+12
 102 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 103              	.LVL6:
 298:Core/Src/system_stm32f1xx.c **** 
 299:Core/Src/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;
 104              		.loc 1 299 3 is_stmt 1 view .LVU22
 105              		.loc 1 299 19 is_stmt 0 view .LVU23
 106 002c 154A     		ldr	r2, .L10+4
 107 002e 1368     		ldr	r3, [r2]
 108 0030 CB40     		lsrs	r3, r3, r1
 109 0032 1360     		str	r3, [r2]
 300:Core/Src/system_stm32f1xx.c **** }
 110              		.loc 1 300 1 view .LVU24
 111 0034 7047     		bx	lr
 112              	.LVL7:
 113              	.L3:
 219:Core/Src/system_stm32f1xx.c ****     SystemCoreClock = HSE_VALUE;
 114              		.loc 1 219 3 is_stmt 1 view .LVU25
 220:Core/Src/system_stm32f1xx.c ****     break;
 115              		.loc 1 220 5 view .LVU26
 220:Core/Src/system_stm32f1xx.c ****     break;
 116              		.loc 1 220 21 is_stmt 0 view .LVU27
 117 0036 134B     		ldr	r3, .L10+4
 118              	.LVL8:
 220:Core/Src/system_stm32f1xx.c ****     break;
 119              		.loc 1 220 21 view .LVU28
 120 0038 134A     		ldr	r2, .L10+8
 121 003a 1A60     		str	r2, [r3]
 221:Core/Src/system_stm32f1xx.c ****   case 0x08U:
 122              		.loc 1 221 5 is_stmt 1 view .LVU29
 123 003c F0E7     		b	.L6
 124              	.LVL9:
 125              	.L4:
 222:Core/Src/system_stm32f1xx.c **** 
 126              		.loc 1 222 3 view .LVU30
 224:Core/Src/system_stm32f1xx.c ****     pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 127              		.loc 1 224 5 view .LVU31
 224:Core/Src/system_stm32f1xx.c ****     pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 128              		.loc 1 224 20 is_stmt 0 view .LVU32
 129 003e 104A     		ldr	r2, .L10
 130 0040 5368     		ldr	r3, [r2, #4]
 131              	.LVL10:
 225:Core/Src/system_stm32f1xx.c **** 
 132              		.loc 1 225 5 is_stmt 1 view .LVU33
 225:Core/Src/system_stm32f1xx.c **** 
 133              		.loc 1 225 22 is_stmt 0 view .LVU34
 134 0042 5268     		ldr	r2, [r2, #4]
 135              	.LVL11:
 228:Core/Src/system_stm32f1xx.c **** 
 136              		.loc 1 228 5 is_stmt 1 view .LVU35
 228:Core/Src/system_stm32f1xx.c **** 
 137              		.loc 1 228 24 is_stmt 0 view .LVU36
 138 0044 C3F38343 		ubfx	r3, r3, #18, #4
 139              	.LVL12:
 228:Core/Src/system_stm32f1xx.c **** 
 140              		.loc 1 228 13 view .LVU37
 141 0048 0233     		adds	r3, r3, #2
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 9


 142              	.LVL13:
 230:Core/Src/system_stm32f1xx.c ****     {
 143              		.loc 1 230 5 is_stmt 1 view .LVU38
 144 004a 12F4803F 		tst	r2, #65536
 145 004e 05D1     		bne	.L7
 233:Core/Src/system_stm32f1xx.c ****     }
 146              		.loc 1 233 7 view .LVU39
 233:Core/Src/system_stm32f1xx.c ****     }
 147              		.loc 1 233 43 is_stmt 0 view .LVU40
 148 0050 0F4A     		ldr	r2, .L10+16
 149              	.LVL14:
 233:Core/Src/system_stm32f1xx.c ****     }
 150              		.loc 1 233 43 view .LVU41
 151 0052 02FB03F3 		mul	r3, r2, r3
 152              	.LVL15:
 233:Core/Src/system_stm32f1xx.c ****     }
 153              		.loc 1 233 23 view .LVU42
 154 0056 0B4A     		ldr	r2, .L10+4
 155 0058 1360     		str	r3, [r2]
 156 005a E1E7     		b	.L6
 157              	.LVL16:
 158              	.L7:
 243:Core/Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 159              		.loc 1 243 7 is_stmt 1 view .LVU43
 243:Core/Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 160              		.loc 1 243 17 is_stmt 0 view .LVU44
 161 005c 084A     		ldr	r2, .L10
 162              	.LVL17:
 243:Core/Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 163              		.loc 1 243 17 view .LVU45
 164 005e 5268     		ldr	r2, [r2, #4]
 243:Core/Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 165              		.loc 1 243 7 view .LVU46
 166 0060 12F4003F 		tst	r2, #131072
 167 0064 05D0     		beq	.L8
 245:Core/Src/system_stm32f1xx.c ****       }
 168              		.loc 1 245 9 is_stmt 1 view .LVU47
 245:Core/Src/system_stm32f1xx.c ****       }
 169              		.loc 1 245 45 is_stmt 0 view .LVU48
 170 0066 0A4A     		ldr	r2, .L10+16
 171 0068 02FB03F3 		mul	r3, r2, r3
 172              	.LVL18:
 245:Core/Src/system_stm32f1xx.c ****       }
 173              		.loc 1 245 25 view .LVU49
 174 006c 054A     		ldr	r2, .L10+4
 175 006e 1360     		str	r3, [r2]
 176 0070 D6E7     		b	.L6
 177              	.LVL19:
 178              	.L8:
 249:Core/Src/system_stm32f1xx.c ****       }
 179              		.loc 1 249 9 is_stmt 1 view .LVU50
 249:Core/Src/system_stm32f1xx.c ****       }
 180              		.loc 1 249 37 is_stmt 0 view .LVU51
 181 0072 054A     		ldr	r2, .L10+8
 182 0074 02FB03F3 		mul	r3, r2, r3
 183              	.LVL20:
 249:Core/Src/system_stm32f1xx.c ****       }
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 10


 184              		.loc 1 249 25 view .LVU52
 185 0078 024A     		ldr	r2, .L10+4
 186 007a 1360     		str	r3, [r2]
 187 007c D0E7     		b	.L6
 188              	.L11:
 189 007e 00BF     		.align	2
 190              	.L10:
 191 0080 00100240 		.word	1073876992
 192 0084 00000000 		.word	.LANCHOR0
 193 0088 00127A00 		.word	8000000
 194 008c 00000000 		.word	.LANCHOR1
 195 0090 00093D00 		.word	4000000
 196              		.cfi_endproc
 197              	.LFE66:
 198              		.cantunwind
 199              		.fnend
 201              		.global	APBPrescTable
 202              		.global	AHBPrescTable
 203              		.global	SystemCoreClock
 204              		.section	.data.SystemCoreClock,"aw"
 205              		.align	2
 206              		.set	.LANCHOR0,. + 0
 209              	SystemCoreClock:
 210 0000 0024F400 		.word	16000000
 211              		.section	.rodata.AHBPrescTable,"a"
 212              		.align	2
 213              		.set	.LANCHOR1,. + 0
 216              	AHBPrescTable:
 217 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 217      00000000 
 217      01020304 
 217      06
 218 000d 070809   		.ascii	"\007\010\011"
 219              		.section	.rodata.APBPrescTable,"a"
 220              		.align	2
 223              	APBPrescTable:
 224 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 224      01020304 
 225              		.text
 226              	.Letext0:
 227              		.file 2 "c:\\users\\polzovatel\\appdata\\roaming\\gnu mcu eclipse\\xpack-arm-none-eabi-gcc-10.2.1-
 228              		.file 3 "c:\\users\\polzovatel\\appdata\\roaming\\gnu mcu eclipse\\xpack-arm-none-eabi-gcc-10.2.1-
 229              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 230              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 231              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 232              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:16     .text.SystemInit:0000000000000000 $t
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:24     .text.SystemInit:0000000000000000 SystemInit
       .ARM.exidx.text.SystemInit:0000000000000000 $d
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:41     .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:48     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:191    .text.SystemCoreClockUpdate:0000000000000080 $d
.ARM.exidx.text.SystemCoreClockUpdate:0000000000000000 $d
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:223    .rodata.APBPrescTable:0000000000000000 APBPrescTable
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:216    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:209    .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:205    .data.SystemCoreClock:0000000000000000 $d
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:212    .rodata.AHBPrescTable:0000000000000000 $d
C:\Users\POLZOV~1\AppData\Local\Temp\ccCvdt7d.s:220    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
