D:\cern\glib\tries\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\glib_gbt_example_design.ngc 1469100342
../../core_sources/chipscope_ila/xlx_v6_chipscope_ila.ngc 1469089837
../../core_sources/chipscope_vio/xlx_v6_chipscope_vio.ngc 1469089013
../../core_sources/chipscope_icon/xlx_v6_chipscope_icon.ngc 1469088738
OK
