Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu May 23 23:24:20 2019
| Host         : Haier-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file UART_TEST_timing_summary_routed.rpt -rpx UART_TEST_timing_summary_routed.rpx
| Design       : UART_TEST
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.229   -14383.763                  12433                98345        0.024        0.000                      0                98345        3.750        0.000                       0                 13350  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.229   -14383.763                  12433                98345        0.024        0.000                      0                98345        3.750        0.000                       0                 13350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        12433  Failing Endpoints,  Worst Slack       -3.229ns,  Total Violation   -14383.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.229ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_11776_11839_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.800ns  (logic 2.133ns (16.665%)  route 10.667ns (83.335%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         3.075    18.034    uart_unit/fifo_tx_unit/array_reg_reg_11776_11839_6_6/D
    SLICE_X62Y3          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_11776_11839_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.676    15.098    uart_unit/fifo_tx_unit/array_reg_reg_11776_11839_6_6/WCLK
    SLICE_X62Y3          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_11776_11839_6_6/DP/CLK
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X62Y3          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.805    uart_unit/fifo_tx_unit/array_reg_reg_11776_11839_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -18.034    
  -------------------------------------------------------------------
                         slack                                 -3.229    

Slack (VIOLATED) :        -3.196ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_9024_9087_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 2.133ns (16.707%)  route 10.634ns (83.293%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         3.042    18.001    uart_unit/fifo_tx_unit/array_reg_reg_9024_9087_6_6/D
    SLICE_X66Y7          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9024_9087_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.676    15.098    uart_unit/fifo_tx_unit/array_reg_reg_9024_9087_6_6/WCLK
    SLICE_X66Y7          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9024_9087_6_6/DP/CLK
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X66Y7          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.805    uart_unit/fifo_tx_unit/array_reg_reg_9024_9087_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                 -3.196    

Slack (VIOLATED) :        -3.109ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_11712_11775_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.679ns  (logic 2.133ns (16.823%)  route 10.546ns (83.177%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.954    17.913    uart_unit/fifo_tx_unit/array_reg_reg_11712_11775_6_6/D
    SLICE_X58Y0          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_11712_11775_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.675    15.097    uart_unit/fifo_tx_unit/array_reg_reg_11712_11775_6_6/WCLK
    SLICE_X58Y0          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_11712_11775_6_6/DP/CLK
                         clock pessimism              0.180    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X58Y0          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.804    uart_unit/fifo_tx_unit/array_reg_reg_11712_11775_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                 -3.109    

Slack (VIOLATED) :        -3.094ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_9088_9151_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 2.133ns (16.842%)  route 10.532ns (83.158%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.940    17.899    uart_unit/fifo_tx_unit/array_reg_reg_9088_9151_6_6/D
    SLICE_X62Y4          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9088_9151_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.676    15.098    uart_unit/fifo_tx_unit/array_reg_reg_9088_9151_6_6/WCLK
    SLICE_X62Y4          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9088_9151_6_6/DP/CLK
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X62Y4          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.805    uart_unit/fifo_tx_unit/array_reg_reg_9088_9151_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -17.899    
  -------------------------------------------------------------------
                         slack                                 -3.094    

Slack (VIOLATED) :        -3.085ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_11200_11263_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.657ns  (logic 2.133ns (16.852%)  route 10.524ns (83.148%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.932    17.891    uart_unit/fifo_tx_unit/array_reg_reg_11200_11263_6_6/D
    SLICE_X66Y6          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_11200_11263_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.677    15.099    uart_unit/fifo_tx_unit/array_reg_reg_11200_11263_6_6/WCLK
    SLICE_X66Y6          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_11200_11263_6_6/DP/CLK
                         clock pessimism              0.180    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X66Y6          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.806    uart_unit/fifo_tx_unit/array_reg_reg_11200_11263_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -17.891    
  -------------------------------------------------------------------
                         slack                                 -3.085    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_8256_8319_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.632ns  (logic 2.133ns (16.886%)  route 10.499ns (83.114%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.906    17.866    uart_unit/fifo_tx_unit/array_reg_reg_8256_8319_6_6/D
    SLICE_X60Y4          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_8256_8319_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.674    15.096    uart_unit/fifo_tx_unit/array_reg_reg_8256_8319_6_6/WCLK
    SLICE_X60Y4          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_8256_8319_6_6/DP/CLK
                         clock pessimism              0.180    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X60Y4          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.803    uart_unit/fifo_tx_unit/array_reg_reg_8256_8319_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -17.866    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_9152_9215_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 2.133ns (16.898%)  route 10.490ns (83.102%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.898    17.857    uart_unit/fifo_tx_unit/array_reg_reg_9152_9215_6_6/D
    SLICE_X60Y2          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9152_9215_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.675    15.097    uart_unit/fifo_tx_unit/array_reg_reg_9152_9215_6_6/WCLK
    SLICE_X60Y2          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9152_9215_6_6/DP/CLK
                         clock pessimism              0.180    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X60Y2          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.804    uart_unit/fifo_tx_unit/array_reg_reg_9152_9215_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -17.857    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_10368_10431_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.666ns  (logic 2.133ns (16.840%)  route 10.533ns (83.160%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 15.145 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.941    17.901    uart_unit/fifo_tx_unit/array_reg_reg_10368_10431_6_6/D
    SLICE_X74Y11         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_10368_10431_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.723    15.145    uart_unit/fifo_tx_unit/array_reg_reg_10368_10431_6_6/WCLK
    SLICE_X74Y11         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_10368_10431_6_6/DP/CLK
                         clock pessimism              0.180    15.325    
                         clock uncertainty           -0.035    15.290    
    SLICE_X74Y11         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.852    uart_unit/fifo_tx_unit/array_reg_reg_10368_10431_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -3.033ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_9472_9535_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 2.133ns (16.923%)  route 10.471ns (83.077%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.879    17.838    uart_unit/fifo_tx_unit/array_reg_reg_9472_9535_6_6/D
    SLICE_X66Y8          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9472_9535_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.676    15.098    uart_unit/fifo_tx_unit/array_reg_reg_9472_9535_6_6/WCLK
    SLICE_X66Y8          RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_9472_9535_6_6/DP/CLK
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X66Y8          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.805    uart_unit/fifo_tx_unit/array_reg_reg_9472_9535_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -17.838    
  -------------------------------------------------------------------
                         slack                                 -3.033    

Slack (VIOLATED) :        -3.017ns  (required time - arrival time)
  Source:                 uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_8832_8895_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.586ns  (logic 2.133ns (16.948%)  route 10.453ns (83.052%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.632     5.234    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X11Y149        FDCE                                         r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDCE (Prop_fdce_C_Q)         0.456     5.690 r  uart_unit/fifo_rx_unit/r_ptr_reg_reg_rep[1]_rep__37/Q
                         net (fo=96, routed)          1.566     7.256    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/ADDRC1
    SLICE_X10Y158        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.380 r  uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5/RAMC/O
                         net (fo=1, routed)           1.213     8.593    uart_unit/fifo_rx_unit/array_reg_reg_13696_13759_3_5_n_2
    SLICE_X13Y145        LUT6 (Prop_lut6_I1_O)        0.124     8.717 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199/O
                         net (fo=1, routed)           0.000     8.717    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_199_n_0
    SLICE_X13Y145        MUXF7 (Prop_muxf7_I1_O)      0.245     8.962 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90/O
                         net (fo=1, routed)           0.000     8.962    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_90_n_0
    SLICE_X13Y145        MUXF8 (Prop_muxf8_I0_O)      0.104     9.066 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36/O
                         net (fo=1, routed)           1.371    10.437    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_36_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I3_O)        0.316    10.753 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.000    10.753    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_11_n_0
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.970 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.680    12.650    uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.299    12.949 r  uart_unit/fifo_rx_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.002    13.951    uart_unit/fifo_rx_unit/b_reg_reg[3]_2
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2/O
                         net (fo=16, routed)          0.761    14.835    uart_unit/fifo_rx_unit/array_reg_reg_0_63_6_6_i_2_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    14.959 r  uart_unit/fifo_rx_unit/array_reg_reg_8192_8255_6_6_i_1/O
                         net (fo=128, routed)         2.861    17.820    uart_unit/fifo_tx_unit/array_reg_reg_8832_8895_6_6/D
    SLICE_X66Y11         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_8832_8895_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       1.674    15.096    uart_unit/fifo_tx_unit/array_reg_reg_8832_8895_6_6/WCLK
    SLICE_X66Y11         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_8832_8895_6_6/DP/CLK
                         clock pessimism              0.180    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X66Y11         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    14.803    uart_unit/fifo_tx_unit/array_reg_reg_8832_8895_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -17.820    
  -------------------------------------------------------------------
                         slack                                 -3.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.584     1.503    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X77Y118        FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=327, routed)         0.206     1.851    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.855     2.020    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/WCLK
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.584     1.503    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X77Y118        FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=327, routed)         0.206     1.851    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.855     2.020    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/WCLK
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMB/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.584     1.503    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X77Y118        FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=327, routed)         0.206     1.851    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.855     2.020    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/WCLK
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMC/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.584     1.503    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X77Y118        FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=327, routed)         0.206     1.851    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/ADDRD0
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.855     2.020    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/WCLK
    SLICE_X76Y118        RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMD/CLK
                         clock pessimism             -0.503     1.516    
    SLICE_X76Y118        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.826    uart_unit/fifo_rx_unit/array_reg_reg_2432_2495_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.595     1.514    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/Q
                         net (fo=620, routed)         0.218     1.874    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/ADDRD0
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.866     2.031    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/WCLK
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMA/CLK
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y111         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.837    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.595     1.514    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/Q
                         net (fo=620, routed)         0.218     1.874    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/ADDRD0
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.866     2.031    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/WCLK
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMB/CLK
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y111         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.837    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.595     1.514    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/Q
                         net (fo=620, routed)         0.218     1.874    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/ADDRD0
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.866     2.031    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/WCLK
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMC/CLK
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y111         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.837    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.595     1.514    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]_rep__8/Q
                         net (fo=620, routed)         0.218     1.874    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/ADDRD0
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.866     2.031    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/WCLK
    SLICE_X6Y111         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMD/CLK
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y111         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.837    uart_unit/fifo_rx_unit/array_reg_reg_21888_21951_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.593     1.512    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X77Y86         FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]_rep__1/Q
                         net (fo=320, routed)         0.218     1.872    uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/ADDRD0
    SLICE_X76Y86         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.865     2.030    uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/WCLK
    SLICE_X76Y86         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMA/CLK
                         clock pessimism             -0.504     1.525    
    SLICE_X76Y86         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.835    uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.593     1.512    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X77Y86         FDCE                                         r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  uart_unit/fifo_tx_unit/w_ptr_reg_reg[0]_rep__1/Q
                         net (fo=320, routed)         0.218     1.872    uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/ADDRD0
    SLICE_X76Y86         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13349, routed)       0.865     2.030    uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/WCLK
    SLICE_X76Y86         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMB/CLK
                         clock pessimism             -0.504     1.525    
    SLICE_X76Y86         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.835    uart_unit/fifo_tx_unit/array_reg_reg_15360_15423_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X85Y91    uart_unit/baud_gen_unit/r_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X87Y91    uart_unit/baud_gen_unit/r_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y91    uart_unit/baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y91    uart_unit/baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y91    uart_unit/baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y91    uart_unit/baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X87Y91    uart_unit/baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X87Y91    uart_unit/baud_gen_unit/r_reg_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X87Y91    uart_unit/baud_gen_unit/r_reg_reg[8]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   uart_unit/fifo_rx_unit/array_reg_reg_13952_14015_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   uart_unit/fifo_rx_unit/array_reg_reg_13952_14015_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   uart_unit/fifo_rx_unit/array_reg_reg_13952_14015_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y150   uart_unit/fifo_rx_unit/array_reg_reg_13952_14015_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    uart_unit/fifo_tx_unit/array_reg_reg_10112_10175_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    uart_unit/fifo_tx_unit/array_reg_reg_10112_10175_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    uart_unit/fifo_tx_unit/array_reg_reg_10112_10175_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y69    uart_unit/fifo_tx_unit/array_reg_reg_3008_3071_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y69    uart_unit/fifo_tx_unit/array_reg_reg_3008_3071_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y118   uart_unit/fifo_rx_unit/array_reg_reg_30016_30079_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y137   uart_unit/fifo_rx_unit/array_reg_reg_25920_25983_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y108   uart_unit/fifo_rx_unit/array_reg_reg_29952_30015_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y104   uart_unit/fifo_rx_unit/array_reg_reg_30016_30079_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y104   uart_unit/fifo_rx_unit/array_reg_reg_30016_30079_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y104   uart_unit/fifo_rx_unit/array_reg_reg_30016_30079_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y99    uart_unit/fifo_tx_unit/array_reg_reg_8640_8703_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y136   uart_unit/fifo_rx_unit/array_reg_reg_17984_18047_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y136   uart_unit/fifo_rx_unit/array_reg_reg_17984_18047_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    uart_unit/fifo_rx_unit/array_reg_reg_21952_22015_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    uart_unit/fifo_rx_unit/array_reg_reg_21952_22015_3_5/RAMB/CLK



