# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/adder.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/alu.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/aludec.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/controller.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/datapath.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/esrg-v-verilog/esrg-v-verilog/devices/devices.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/esrg-v-verilog/esrg-v-verilog/dmem/src/dmem.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/extend.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/flopr.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/hazardunit.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/esrg-v-verilog/esrg-v-verilog/imem/src/imem.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/maindec.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/mux2.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/mux3.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/mux4.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/mux5.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/mux8.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregD.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregE.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregM.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/pipelineregW.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/regfile.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/src/riscvsingle.v" \
"../../../../RISCV_PIPELINE.srcs/sources_1/imports/esrg-v-verilog/top.v" \
"../../../../RISCV_PIPELINE.srcs/sim_1/imports/testbench/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
