// Seed: 3459746232
module module_0 (
    input wor id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    output wand id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    output uwire id_8
);
  assign module_1.type_24 = 0;
endmodule
macromodule module_1 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output logic id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    input wire id_12,
    input tri id_13,
    output tri id_14,
    input wor id_15
);
  initial id_4 <= 1;
  wire id_17;
  assign id_14 = 1 == id_8;
  id_18(
      .id_0(-1'b0), .id_1(id_1), .id_2(id_0)
  ); id_19(
      id_11 < 1, -1, -1, id_3, -1'b0, 1'd0
  );
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_7,
      id_11,
      id_13,
      id_1,
      id_14,
      id_6,
      id_9,
      id_9
  );
  wire id_21;
endmodule
