{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741887210533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741887210536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 11:33:30 2025 " "Processing started: Thu Mar 13 11:33:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741887210536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887210536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887210536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741887210975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741887210975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/proyecto_vga/ysincvga/ysincvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/proyecto_vga/ysincvga/ysincvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YSINCVGA-RTL " "Found design unit 1: YSINCVGA-RTL" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218482 ""} { "Info" "ISGN_ENTITY_NAME" "1 YSINCVGA " "Found entity 1: YSINCVGA" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/proyecto_vga/divfrec/divfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/proyecto_vga/divfrec/divfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREC-RTL " "Found design unit 1: DIVFREC-RTL" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218484 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREC " "Found entity 1: DIVFREC" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/contador4b/sumauno10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/sumauno10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10B-RTL " "Found design unit 1: SUMAUNO10B-RTL" {  } { { "../../CONTADOR4B/SUMAUNO10B.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218487 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10B " "Found entity 1: SUMAUNO10B" {  } { { "../../CONTADOR4B/SUMAUNO10B.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/contador4b/contmod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/contmod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD800-RTL " "Found design unit 1: CONTMOD800-RTL" {  } { { "../../CONTADOR4B/CONTMOD800.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218490 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD800 " "Found entity 1: CONTMOD800" {  } { { "../../CONTADOR4B/CONTMOD800.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/contador4b/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../../CONTADOR4B/CONTMOD525.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218492 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../../CONTADOR4B/CONTMOD525.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/sumauno4/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/sumauno4/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../../SUMAUNO4/SUMAUNO10.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218495 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../../SUMAUNO4/SUMAUNO10.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/aritmeticavhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/aritmeticavhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-RTL " "Found design unit 1: HA-RTL" {  } { { "../../AritmeticaVHDL/HA/HA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218498 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../AritmeticaVHDL/HA/HA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOXVGA-RTL " "Found design unit 1: BOXVGA-RTL" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218501 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOXVGA " "Found entity 1: BOXVGA" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xsincvgabox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xsincvgabox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XSINCVGABOX-RTL " "Found design unit 1: XSINCVGABOX-RTL" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218507 ""} { "Info" "ISGN_ENTITY_NAME" "1 XSINCVGABOX " "Found entity 1: XSINCVGABOX" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887218507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BOXVGA " "Elaborating entity \"BOXVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741887218568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREC DIVFREC:I0 " "Elaborating entity \"DIVFREC\" for hierarchy \"DIVFREC:I0\"" {  } { { "BOXVGA.vhd" "I0" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD800 CONTMOD800:I1 " "Elaborating entity \"CONTMOD800\" for hierarchy \"CONTMOD800:I1\"" {  } { { "BOXVGA.vhd" "I1" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218572 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D CONTMOD800.vhd(36) " "VHDL Process Statement warning at CONTMOD800.vhd(36): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218573 "|CRUZVGA|CONTMOD800:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 CONTMOD800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"CONTMOD800:I1\|SUMAUNO10:I0\"" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "I0" { Text "../CONTADOR4B/CONTMOD800.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA CONTMOD800:I1\|SUMAUNO10:I0\|HA:I0 " "Elaborating entity \"HA\" for hierarchy \"CONTMOD800:I1\|SUMAUNO10:I0\|HA:I0\"" {  } { { "../SUMAUNO4/SUMAUNO10.vhd" "I0" { Text "../SUMAUNO4/SUMAUNO10.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"CONTMOD525:I2\"" {  } { { "BOXVGA.vhd" "I2" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "" { Text "../CONTADOR4B/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218587 "|CRUZVGA|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10B CONTMOD525:I2\|SUMAUNO10B:I0 " "Elaborating entity \"SUMAUNO10B\" for hierarchy \"CONTMOD525:I2\|SUMAUNO10B:I0\"" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "I0" { Text "../CONTADOR4B/CONTMOD525.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YSINCVGA YSINCVGA:I3 " "Elaborating entity \"YSINCVGA\" for hierarchy \"YSINCVGA:I3\"" {  } { { "BOXVGA.vhd" "I3" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218599 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "YSTATE YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"YSTATE\", which holds its previous value in one or more paths through the process" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887218600 "|BOXVGA|YSINCVGA:I3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VSINC YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"VSINC\", which holds its previous value in one or more paths through the process" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887218600 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VSINC YSINCVGA.vhd(66) " "Inferred latch for \"VSINC\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218600 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[0\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[0\]\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218600 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[1\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[1\]\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218600 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XSINCVGABOX XSINCVGABOX:I4 " "Elaborating entity \"XSINCVGABOX\" for hierarchy \"XSINCVGABOX:I4\"" {  } { { "BOXVGA.vhd" "I4" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887218601 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VELOCIDAD XSINCVGABOX.vhd(44) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(44): used explicit default value for signal \"VELOCIDAD\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_VIDA1 XSINCVGABOX.vhd(51) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(51): used explicit default value for signal \"X_VIDA1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_VIDA XSINCVGABOX.vhd(52) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(52): used explicit default value for signal \"Y_VIDA\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_VIDA2 XSINCVGABOX.vhd(53) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(53): used explicit default value for signal \"X_VIDA2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_CENTRO2 XSINCVGABOX.vhd(55) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(55): used explicit default value for signal \"X_CENTRO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSY2 XSINCVGABOX.vhd(56) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(56): used explicit default value for signal \"POSY2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURA2 XSINCVGABOX.vhd(57) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(57): used explicit default value for signal \"ALTURA2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADO2 XSINCVGABOX.vhd(58) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(58): used explicit default value for signal \"LADO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_CENTROP2 XSINCVGABOX.vhd(61) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(61): used explicit default value for signal \"X_CENTROP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218605 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSYP2 XSINCVGABOX.vhd(62) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(62): used explicit default value for signal \"POSYP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURAP2 XSINCVGABOX.vhd(63) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(63): used explicit default value for signal \"ALTURAP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADOP2 XSINCVGABOX.vhd(64) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(64): used explicit default value for signal \"LADOP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSYE XSINCVGABOX.vhd(68) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(68): used explicit default value for signal \"POSYE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURAE XSINCVGABOX.vhd(69) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(69): used explicit default value for signal \"ALTURAE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADOE XSINCVGABOX.vhd(70) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(70): used explicit default value for signal \"LADOE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GRAVBALA XSINCVGABOX.vhd(79) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(79): used explicit default value for signal \"GRAVBALA\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO1 XSINCVGABOX.vhd(83) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(83): used explicit default value for signal \"X_ARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO1 XSINCVGABOX.vhd(84) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(84): used explicit default value for signal \"Y_ARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO1 XSINCVGABOX.vhd(87) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(87): used explicit default value for signal \"RADARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO2 XSINCVGABOX.vhd(89) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(89): used explicit default value for signal \"X_ARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO2 XSINCVGABOX.vhd(90) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(90): used explicit default value for signal \"Y_ARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO2 XSINCVGABOX.vhd(92) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(92): used explicit default value for signal \"RADARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO3 XSINCVGABOX.vhd(95) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(95): used explicit default value for signal \"X_ARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO3 XSINCVGABOX.vhd(96) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(96): used explicit default value for signal \"Y_ARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO3 XSINCVGABOX.vhd(98) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(98): used explicit default value for signal \"RADARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "REXT XSINCVGABOX.vhd(100) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(100): used explicit default value for signal \"REXT\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RINT XSINCVGABOX.vhd(101) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(101): used explicit default value for signal \"RINT\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887218606 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(179) " "VHDL Process Statement warning at XSINCVGABOX.vhd(179): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218607 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "linea_actual XSINCVGABOX.vhd(212) " "VHDL Process Statement warning at XSINCVGABOX.vhd(212): signal \"linea_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218607 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"R_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887218607 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"G_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887218607 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"B_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887218607 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VSINC XSINCVGABOX.vhd(274) " "VHDL Process Statement warning at XSINCVGABOX.vhd(274): signal \"VSINC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218607 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VELENEMY XSINCVGABOX.vhd(254) " "VHDL Process Statement warning at XSINCVGABOX.vhd(254): inferring latch(es) for signal or variable \"VELENEMY\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887218610 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(439) " "VHDL Process Statement warning at XSINCVGABOX.vhd(439): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JUMPING XSINCVGABOX.vhd(439) " "VHDL Process Statement warning at XSINCVGABOX.vhd(439): signal \"JUMPING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(439) " "VHDL Process Statement warning at XSINCVGABOX.vhd(439): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(441) " "VHDL Process Statement warning at XSINCVGABOX.vhd(441): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(442) " "VHDL Process Statement warning at XSINCVGABOX.vhd(442): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(443) " "VHDL Process Statement warning at XSINCVGABOX.vhd(443): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(444) " "VHDL Process Statement warning at XSINCVGABOX.vhd(444): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(446) " "VHDL Process Statement warning at XSINCVGABOX.vhd(446): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(447) " "VHDL Process Statement warning at XSINCVGABOX.vhd(447): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(448) " "VHDL Process Statement warning at XSINCVGABOX.vhd(448): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(449) " "VHDL Process Statement warning at XSINCVGABOX.vhd(449): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218611 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(451) " "VHDL Process Statement warning at XSINCVGABOX.vhd(451): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(452) " "VHDL Process Statement warning at XSINCVGABOX.vhd(452): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(453) " "VHDL Process Statement warning at XSINCVGABOX.vhd(453): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(454) " "VHDL Process Statement warning at XSINCVGABOX.vhd(454): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(456) " "VHDL Process Statement warning at XSINCVGABOX.vhd(456): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(457) " "VHDL Process Statement warning at XSINCVGABOX.vhd(457): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(458) " "VHDL Process Statement warning at XSINCVGABOX.vhd(458): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(459) " "VHDL Process Statement warning at XSINCVGABOX.vhd(459): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(461) " "VHDL Process Statement warning at XSINCVGABOX.vhd(461): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(462) " "VHDL Process Statement warning at XSINCVGABOX.vhd(462): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(463) " "VHDL Process Statement warning at XSINCVGABOX.vhd(463): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(464) " "VHDL Process Statement warning at XSINCVGABOX.vhd(464): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(466) " "VHDL Process Statement warning at XSINCVGABOX.vhd(466): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(467) " "VHDL Process Statement warning at XSINCVGABOX.vhd(467): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(468) " "VHDL Process Statement warning at XSINCVGABOX.vhd(468): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(469) " "VHDL Process Statement warning at XSINCVGABOX.vhd(469): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(471) " "VHDL Process Statement warning at XSINCVGABOX.vhd(471): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(472) " "VHDL Process Statement warning at XSINCVGABOX.vhd(472): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(473) " "VHDL Process Statement warning at XSINCVGABOX.vhd(473): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(474) " "VHDL Process Statement warning at XSINCVGABOX.vhd(474): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(477) " "VHDL Process Statement warning at XSINCVGABOX.vhd(477): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(481) " "VHDL Process Statement warning at XSINCVGABOX.vhd(481): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(492) " "VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JUMPING XSINCVGABOX.vhd(492) " "VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal \"JUMPING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(492) " "VHDL Process Statement warning at XSINCVGABOX.vhd(492): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(497) " "VHDL Process Statement warning at XSINCVGABOX.vhd(497): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(498) " "VHDL Process Statement warning at XSINCVGABOX.vhd(498): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(499) " "VHDL Process Statement warning at XSINCVGABOX.vhd(499): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(500) " "VHDL Process Statement warning at XSINCVGABOX.vhd(500): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(502) " "VHDL Process Statement warning at XSINCVGABOX.vhd(502): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(503) " "VHDL Process Statement warning at XSINCVGABOX.vhd(503): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(504) " "VHDL Process Statement warning at XSINCVGABOX.vhd(504): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(505) " "VHDL Process Statement warning at XSINCVGABOX.vhd(505): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(507) " "VHDL Process Statement warning at XSINCVGABOX.vhd(507): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(508) " "VHDL Process Statement warning at XSINCVGABOX.vhd(508): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(509) " "VHDL Process Statement warning at XSINCVGABOX.vhd(509): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(510) " "VHDL Process Statement warning at XSINCVGABOX.vhd(510): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(512) " "VHDL Process Statement warning at XSINCVGABOX.vhd(512): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(513) " "VHDL Process Statement warning at XSINCVGABOX.vhd(513): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(514) " "VHDL Process Statement warning at XSINCVGABOX.vhd(514): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(515) " "VHDL Process Statement warning at XSINCVGABOX.vhd(515): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(517) " "VHDL Process Statement warning at XSINCVGABOX.vhd(517): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(518) " "VHDL Process Statement warning at XSINCVGABOX.vhd(518): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(519) " "VHDL Process Statement warning at XSINCVGABOX.vhd(519): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(520) " "VHDL Process Statement warning at XSINCVGABOX.vhd(520): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(523) " "VHDL Process Statement warning at XSINCVGABOX.vhd(523): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(524) " "VHDL Process Statement warning at XSINCVGABOX.vhd(524): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(525) " "VHDL Process Statement warning at XSINCVGABOX.vhd(525): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(526) " "VHDL Process Statement warning at XSINCVGABOX.vhd(526): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(529) " "VHDL Process Statement warning at XSINCVGABOX.vhd(529): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(530) " "VHDL Process Statement warning at XSINCVGABOX.vhd(530): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(531) " "VHDL Process Statement warning at XSINCVGABOX.vhd(531): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(533) " "VHDL Process Statement warning at XSINCVGABOX.vhd(533): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(534) " "VHDL Process Statement warning at XSINCVGABOX.vhd(534): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(535) " "VHDL Process Statement warning at XSINCVGABOX.vhd(535): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(536) " "VHDL Process Statement warning at XSINCVGABOX.vhd(536): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(539) " "VHDL Process Statement warning at XSINCVGABOX.vhd(539): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(540) " "VHDL Process Statement warning at XSINCVGABOX.vhd(540): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(541) " "VHDL Process Statement warning at XSINCVGABOX.vhd(541): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(542) " "VHDL Process Statement warning at XSINCVGABOX.vhd(542): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(544) " "VHDL Process Statement warning at XSINCVGABOX.vhd(544): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(545) " "VHDL Process Statement warning at XSINCVGABOX.vhd(545): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(546) " "VHDL Process Statement warning at XSINCVGABOX.vhd(546): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(547) " "VHDL Process Statement warning at XSINCVGABOX.vhd(547): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(549) " "VHDL Process Statement warning at XSINCVGABOX.vhd(549): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(550) " "VHDL Process Statement warning at XSINCVGABOX.vhd(550): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(551) " "VHDL Process Statement warning at XSINCVGABOX.vhd(551): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(552) " "VHDL Process Statement warning at XSINCVGABOX.vhd(552): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(558) " "VHDL Process Statement warning at XSINCVGABOX.vhd(558): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(559) " "VHDL Process Statement warning at XSINCVGABOX.vhd(559): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(560) " "VHDL Process Statement warning at XSINCVGABOX.vhd(560): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(561) " "VHDL Process Statement warning at XSINCVGABOX.vhd(561): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(564) " "VHDL Process Statement warning at XSINCVGABOX.vhd(564): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(565) " "VHDL Process Statement warning at XSINCVGABOX.vhd(565): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(566) " "VHDL Process Statement warning at XSINCVGABOX.vhd(566): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(567) " "VHDL Process Statement warning at XSINCVGABOX.vhd(567): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(569) " "VHDL Process Statement warning at XSINCVGABOX.vhd(569): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(570) " "VHDL Process Statement warning at XSINCVGABOX.vhd(570): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218615 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(571) " "VHDL Process Statement warning at XSINCVGABOX.vhd(571): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(572) " "VHDL Process Statement warning at XSINCVGABOX.vhd(572): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(574) " "VHDL Process Statement warning at XSINCVGABOX.vhd(574): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(575) " "VHDL Process Statement warning at XSINCVGABOX.vhd(575): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(576) " "VHDL Process Statement warning at XSINCVGABOX.vhd(576): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(577) " "VHDL Process Statement warning at XSINCVGABOX.vhd(577): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(581) " "VHDL Process Statement warning at XSINCVGABOX.vhd(581): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(582) " "VHDL Process Statement warning at XSINCVGABOX.vhd(582): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(583) " "VHDL Process Statement warning at XSINCVGABOX.vhd(583): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(584) " "VHDL Process Statement warning at XSINCVGABOX.vhd(584): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(586) " "VHDL Process Statement warning at XSINCVGABOX.vhd(586): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(587) " "VHDL Process Statement warning at XSINCVGABOX.vhd(587): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(588) " "VHDL Process Statement warning at XSINCVGABOX.vhd(588): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(589) " "VHDL Process Statement warning at XSINCVGABOX.vhd(589): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(591) " "VHDL Process Statement warning at XSINCVGABOX.vhd(591): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(592) " "VHDL Process Statement warning at XSINCVGABOX.vhd(592): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(593) " "VHDL Process Statement warning at XSINCVGABOX.vhd(593): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(594) " "VHDL Process Statement warning at XSINCVGABOX.vhd(594): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(596) " "VHDL Process Statement warning at XSINCVGABOX.vhd(596): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(597) " "VHDL Process Statement warning at XSINCVGABOX.vhd(597): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(598) " "VHDL Process Statement warning at XSINCVGABOX.vhd(598): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218616 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(599) " "VHDL Process Statement warning at XSINCVGABOX.vhd(599): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(602) " "VHDL Process Statement warning at XSINCVGABOX.vhd(602): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(603) " "VHDL Process Statement warning at XSINCVGABOX.vhd(603): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(604) " "VHDL Process Statement warning at XSINCVGABOX.vhd(604): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(605) " "VHDL Process Statement warning at XSINCVGABOX.vhd(605): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(607) " "VHDL Process Statement warning at XSINCVGABOX.vhd(607): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(608) " "VHDL Process Statement warning at XSINCVGABOX.vhd(608): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(609) " "VHDL Process Statement warning at XSINCVGABOX.vhd(609): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(610) " "VHDL Process Statement warning at XSINCVGABOX.vhd(610): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(612) " "VHDL Process Statement warning at XSINCVGABOX.vhd(612): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(613) " "VHDL Process Statement warning at XSINCVGABOX.vhd(613): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(614) " "VHDL Process Statement warning at XSINCVGABOX.vhd(614): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(615) " "VHDL Process Statement warning at XSINCVGABOX.vhd(615): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(630) " "VHDL Process Statement warning at XSINCVGABOX.vhd(630): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(631) " "VHDL Process Statement warning at XSINCVGABOX.vhd(631): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(632) " "VHDL Process Statement warning at XSINCVGABOX.vhd(632): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(633) " "VHDL Process Statement warning at XSINCVGABOX.vhd(633): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(635) " "VHDL Process Statement warning at XSINCVGABOX.vhd(635): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 635 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(639) " "VHDL Process Statement warning at XSINCVGABOX.vhd(639): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 639 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(652) " "VHDL Process Statement warning at XSINCVGABOX.vhd(652): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218617 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(653) " "VHDL Process Statement warning at XSINCVGABOX.vhd(653): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(654) " "VHDL Process Statement warning at XSINCVGABOX.vhd(654): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(655) " "VHDL Process Statement warning at XSINCVGABOX.vhd(655): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(657) " "VHDL Process Statement warning at XSINCVGABOX.vhd(657): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(661) " "VHDL Process Statement warning at XSINCVGABOX.vhd(661): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(675) " "VHDL Process Statement warning at XSINCVGABOX.vhd(675): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 675 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(676) " "VHDL Process Statement warning at XSINCVGABOX.vhd(676): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(677) " "VHDL Process Statement warning at XSINCVGABOX.vhd(677): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(678) " "VHDL Process Statement warning at XSINCVGABOX.vhd(678): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 678 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(685) " "VHDL Process Statement warning at XSINCVGABOX.vhd(685): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(686) " "VHDL Process Statement warning at XSINCVGABOX.vhd(686): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 686 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(687) " "VHDL Process Statement warning at XSINCVGABOX.vhd(687): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(688) " "VHDL Process Statement warning at XSINCVGABOX.vhd(688): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 688 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(696) " "VHDL Process Statement warning at XSINCVGABOX.vhd(696): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 696 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(697) " "VHDL Process Statement warning at XSINCVGABOX.vhd(697): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(698) " "VHDL Process Statement warning at XSINCVGABOX.vhd(698): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 698 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(699) " "VHDL Process Statement warning at XSINCVGABOX.vhd(699): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 699 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(706) " "VHDL Process Statement warning at XSINCVGABOX.vhd(706): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(707) " "VHDL Process Statement warning at XSINCVGABOX.vhd(707): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(708) " "VHDL Process Statement warning at XSINCVGABOX.vhd(708): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(709) " "VHDL Process Statement warning at XSINCVGABOX.vhd(709): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(717) " "VHDL Process Statement warning at XSINCVGABOX.vhd(717): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(718) " "VHDL Process Statement warning at XSINCVGABOX.vhd(718): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(719) " "VHDL Process Statement warning at XSINCVGABOX.vhd(719): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(720) " "VHDL Process Statement warning at XSINCVGABOX.vhd(720): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(727) " "VHDL Process Statement warning at XSINCVGABOX.vhd(727): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(728) " "VHDL Process Statement warning at XSINCVGABOX.vhd(728): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(729) " "VHDL Process Statement warning at XSINCVGABOX.vhd(729): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(730) " "VHDL Process Statement warning at XSINCVGABOX.vhd(730): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(737) " "VHDL Process Statement warning at XSINCVGABOX.vhd(737): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(738) " "VHDL Process Statement warning at XSINCVGABOX.vhd(738): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 738 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(739) " "VHDL Process Statement warning at XSINCVGABOX.vhd(739): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(740) " "VHDL Process Statement warning at XSINCVGABOX.vhd(740): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(750) " "VHDL Process Statement warning at XSINCVGABOX.vhd(750): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(751) " "VHDL Process Statement warning at XSINCVGABOX.vhd(751): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(752) " "VHDL Process Statement warning at XSINCVGABOX.vhd(752): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(753) " "VHDL Process Statement warning at XSINCVGABOX.vhd(753): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(755) " "VHDL Process Statement warning at XSINCVGABOX.vhd(755): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(759) " "VHDL Process Statement warning at XSINCVGABOX.vhd(759): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 759 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(770) " "VHDL Process Statement warning at XSINCVGABOX.vhd(770): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 770 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(771) " "VHDL Process Statement warning at XSINCVGABOX.vhd(771): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(772) " "VHDL Process Statement warning at XSINCVGABOX.vhd(772): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(773) " "VHDL Process Statement warning at XSINCVGABOX.vhd(773): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(775) " "VHDL Process Statement warning at XSINCVGABOX.vhd(775): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 775 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(786) " "VHDL Process Statement warning at XSINCVGABOX.vhd(786): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(787) " "VHDL Process Statement warning at XSINCVGABOX.vhd(787): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(788) " "VHDL Process Statement warning at XSINCVGABOX.vhd(788): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(789) " "VHDL Process Statement warning at XSINCVGABOX.vhd(789): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(792) " "VHDL Process Statement warning at XSINCVGABOX.vhd(792): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(796) " "VHDL Process Statement warning at XSINCVGABOX.vhd(796): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(811) " "VHDL Process Statement warning at XSINCVGABOX.vhd(811): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(812) " "VHDL Process Statement warning at XSINCVGABOX.vhd(812): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(813) " "VHDL Process Statement warning at XSINCVGABOX.vhd(813): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(814) " "VHDL Process Statement warning at XSINCVGABOX.vhd(814): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(816) " "VHDL Process Statement warning at XSINCVGABOX.vhd(816): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(827) " "VHDL Process Statement warning at XSINCVGABOX.vhd(827): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(828) " "VHDL Process Statement warning at XSINCVGABOX.vhd(828): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(829) " "VHDL Process Statement warning at XSINCVGABOX.vhd(829): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 829 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(830) " "VHDL Process Statement warning at XSINCVGABOX.vhd(830): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(832) " "VHDL Process Statement warning at XSINCVGABOX.vhd(832): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 832 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(843) " "VHDL Process Statement warning at XSINCVGABOX.vhd(843): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(844) " "VHDL Process Statement warning at XSINCVGABOX.vhd(844): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(845) " "VHDL Process Statement warning at XSINCVGABOX.vhd(845): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(846) " "VHDL Process Statement warning at XSINCVGABOX.vhd(846): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(848) " "VHDL Process Statement warning at XSINCVGABOX.vhd(848): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 848 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(862) " "VHDL Process Statement warning at XSINCVGABOX.vhd(862): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(863) " "VHDL Process Statement warning at XSINCVGABOX.vhd(863): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(864) " "VHDL Process Statement warning at XSINCVGABOX.vhd(864): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(865) " "VHDL Process Statement warning at XSINCVGABOX.vhd(865): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(867) " "VHDL Process Statement warning at XSINCVGABOX.vhd(867): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(871) " "VHDL Process Statement warning at XSINCVGABOX.vhd(871): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 871 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(883) " "VHDL Process Statement warning at XSINCVGABOX.vhd(883): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(884) " "VHDL Process Statement warning at XSINCVGABOX.vhd(884): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(885) " "VHDL Process Statement warning at XSINCVGABOX.vhd(885): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(886) " "VHDL Process Statement warning at XSINCVGABOX.vhd(886): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 886 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(888) " "VHDL Process Statement warning at XSINCVGABOX.vhd(888): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 888 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(892) " "VHDL Process Statement warning at XSINCVGABOX.vhd(892): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 892 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(904) " "VHDL Process Statement warning at XSINCVGABOX.vhd(904): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 904 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(905) " "VHDL Process Statement warning at XSINCVGABOX.vhd(905): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(906) " "VHDL Process Statement warning at XSINCVGABOX.vhd(906): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(907) " "VHDL Process Statement warning at XSINCVGABOX.vhd(907): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(908) " "VHDL Process Statement warning at XSINCVGABOX.vhd(908): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(920) " "VHDL Process Statement warning at XSINCVGABOX.vhd(920): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(921) " "VHDL Process Statement warning at XSINCVGABOX.vhd(921): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(922) " "VHDL Process Statement warning at XSINCVGABOX.vhd(922): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 922 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(923) " "VHDL Process Statement warning at XSINCVGABOX.vhd(923): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 923 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(925) " "VHDL Process Statement warning at XSINCVGABOX.vhd(925): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 925 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(929) " "VHDL Process Statement warning at XSINCVGABOX.vhd(929): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 929 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(941) " "VHDL Process Statement warning at XSINCVGABOX.vhd(941): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(942) " "VHDL Process Statement warning at XSINCVGABOX.vhd(942): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 942 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(943) " "VHDL Process Statement warning at XSINCVGABOX.vhd(943): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(944) " "VHDL Process Statement warning at XSINCVGABOX.vhd(944): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(946) " "VHDL Process Statement warning at XSINCVGABOX.vhd(946): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(950) " "VHDL Process Statement warning at XSINCVGABOX.vhd(950): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(963) " "VHDL Process Statement warning at XSINCVGABOX.vhd(963): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 963 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(964) " "VHDL Process Statement warning at XSINCVGABOX.vhd(964): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 964 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(965) " "VHDL Process Statement warning at XSINCVGABOX.vhd(965): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(966) " "VHDL Process Statement warning at XSINCVGABOX.vhd(966): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 966 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(968) " "VHDL Process Statement warning at XSINCVGABOX.vhd(968): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 968 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(972) " "VHDL Process Statement warning at XSINCVGABOX.vhd(972): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 972 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(992) " "VHDL Process Statement warning at XSINCVGABOX.vhd(992): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(993) " "VHDL Process Statement warning at XSINCVGABOX.vhd(993): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(994) " "VHDL Process Statement warning at XSINCVGABOX.vhd(994): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 994 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(995) " "VHDL Process Statement warning at XSINCVGABOX.vhd(995): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 995 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(997) " "VHDL Process Statement warning at XSINCVGABOX.vhd(997): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 997 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1001) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1001): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1001 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1012) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1012): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1012 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1013) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1013): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1013 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1014) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1014): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1014 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1015) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1015): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1015 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1017) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1017): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1017 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1028) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1028): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1028 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1029) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1029): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1029 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1030) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1030): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1030 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1031) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1031): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1031 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1033) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1033): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1033 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1037) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1037): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1037 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1050) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1050): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1050 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1051) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1051): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1052) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1052): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1052 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1053) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1053): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1053 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1056) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1056): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1056 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1060) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1060): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1060 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1071) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1071): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1071 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1072) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1072): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1073) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1073): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1073 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1074) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1074): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1077) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1077): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1097) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1097): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1097 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1098) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1098): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1099) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1099): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1099 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1100) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1100): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1108) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1108): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1109) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1109): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1110) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1110): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1111) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1111): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1119) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1119): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1120) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1120): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1121) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1121): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1122) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1122): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1130) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1130): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1131) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1131): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1132) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1132): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1133) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1133): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1149) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1149): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1150) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1150): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1151) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1151): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1152) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1152): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1155) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1155): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1156) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1156): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1157) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1157): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1158) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1158): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1160) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1160): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1161) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1161): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1162) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1162): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1163) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1163): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1172) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1172): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1173) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1173): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1174) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1174): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1175) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1175): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1177) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1177): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1181) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1181): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1192) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1192): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1193) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1193): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1194) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1194): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1195) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1195): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1197) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1197): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1208) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1208): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1209) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1209): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1210) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1210): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1211) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1211): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1214) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1214): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1218) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1218): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1230) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1230): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1231) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1231): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1232) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1232): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1233) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1233): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1235) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1235): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1239) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1239): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1252) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1252): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1253) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1253): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1254) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1254): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1255) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1255): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1257) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1257): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1272) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1272): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1273) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1273): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1274) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1274): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1275) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1275): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1277) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1277): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1278) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1278): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1279) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1279): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1280) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1280): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1282) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1282): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1283) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1283): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1284) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1284): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1285) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1285): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1287) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1287): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1288) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1288): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1289) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1289): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1290) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1290): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1292) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1292): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1293) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1293): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1294) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1294): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1295) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1295): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1297) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1297): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1298) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1298): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1299) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1299): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1300) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1300): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1303) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1303): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1304) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1304): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1305) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1305): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1306) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1306): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1314) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1314): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1315) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1315): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1316) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1316): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1317) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1317): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1320) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1320): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1321) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1321): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1322) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1322): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1323) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1323): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1325) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1325): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1336) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1336): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1337) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1337): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1338) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1338): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1339) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1339): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1342) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1342): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1343) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1343): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1344) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1344): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1345) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1345): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1348) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1348): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1349) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1349): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1350) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1350): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1351) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1351): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1355) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1355): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1356) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1356): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1357) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1357): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1358) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1358): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1360) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1360): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1377) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1377): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY2 XSINCVGABOX.vhd(1378) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal \"POSY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTURA2 XSINCVGABOX.vhd(1378) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal \"ALTURA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO2 XSINCVGABOX.vhd(1379) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1379): signal \"X_CENTRO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LADO2 XSINCVGABOX.vhd(1379) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1379): signal \"LADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1397) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1397): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYP2 XSINCVGABOX.vhd(1398) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1398): signal \"POSYP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTURAP2 XSINCVGABOX.vhd(1398) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1398): signal \"ALTURAP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROP2 XSINCVGABOX.vhd(1399) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1399): signal \"X_CENTROP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LADOP2 XSINCVGABOX.vhd(1399) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1399): signal \"LADOP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(1417) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1417): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1417) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1417): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1422) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1422): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1423) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1423): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1427) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1427): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1428) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1428): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1432) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1432): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1433) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1433): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1437) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1437): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1438) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1438): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1442) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1442): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1443) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1443): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1447) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1447): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1448) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1448): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1452) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1452): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1453) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1453): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1457) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1457): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1458) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1458): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1462) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1462): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1463) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1463): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1468) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1468): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1469) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1469): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1473) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1473): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1474) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1474): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1478) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1478): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1479) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1479): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1483) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1483): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1484) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1484): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1492) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1492): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1493) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1493): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1497) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1497): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1498) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1498): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1502) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1502): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1503) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1503): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1507) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1507): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1508) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1508): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1512) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1512): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1513) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1513): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1517) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1517): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1518) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1518): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1522) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1522): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1523) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1523): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1527) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1527): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1528): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1533) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1533): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1534) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1534): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1538) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1538): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1539) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1539): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1543) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1543): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1544) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1544): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1548) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1548): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1549) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1549): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1553) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1553): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1554) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1554): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1558) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1558): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1559) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1559): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1564) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1564): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1565) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1565): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1580) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1580): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1581) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1581): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1585) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1585): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1586) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1586): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1590) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1590): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1591) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1591): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1595) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1595): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1596) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1596): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1600) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1600): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1601) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1601): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1605) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1605): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1606) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1606): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1610) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1610): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1611) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1611): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1628) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1628): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1629) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1629): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1633) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1633): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1634) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1634): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1653) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1653): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1654) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1654): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1658) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1658): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1659) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1659): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1659 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1663) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1663): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1664) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1664): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1668) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1668): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1669) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1669): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1673) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1673): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1674) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1674): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1680) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1680): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1681) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1681): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1685) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1685): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1686) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1686): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1686 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1690) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1690): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1691) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1691): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1691 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1695) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1695): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1695 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1696) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1696): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1696 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1700) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1700): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1700 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1701) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1701): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1701 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1716) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1716): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1717) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1717): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1729) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1729): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1730) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1730): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1734) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1734): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1735) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1735): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1739) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1739): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1740) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1740): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1744) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1744): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1745) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1745): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1749) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1749): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1750) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1750): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1754) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1754): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1755) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1755): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1767) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1767): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1767 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1768) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1768): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1768 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1772) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1772): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1773) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1773): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1792) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1792): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1793) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1793): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1797) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1797): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1798) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1798): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1802) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1802): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1802 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1803) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1803): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1807) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1807): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1807 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1808) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1808): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1812) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1812): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1813) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1813): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1817) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1817): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1818) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1818): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1833) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1833): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1833 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1834) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1834): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1838) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1838): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1839) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1839): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALA_ON XSINCVGABOX.vhd(1862) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1862): signal \"BALA_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(1862) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1862): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1862) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1862): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1864) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1864): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1865) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1865): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1866) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1866): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1867) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1867): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1867 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1870) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1870): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1870 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1871) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1871): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1871 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1872) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1872): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1872 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1873) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1873): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1873 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO1 XSINCVGABOX.vhd(1902) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1902): signal \"X_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO1 XSINCVGABOX.vhd(1903) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1903): signal \"Y_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO1DIF XSINCVGABOX.vhd(1906) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1906): signal \"X_ARO1DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO1DIF XSINCVGABOX.vhd(1906) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1906): signal \"Y_ARO1DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A1 XSINCVGABOX.vhd(1908) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal \"VIS_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1908) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1909) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1909): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1909 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1909) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1909): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1909 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1915) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1915): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1915 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1915) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1915): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1915 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1915) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1915): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1915 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1921) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1921): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1921) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1921): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO2 XSINCVGABOX.vhd(1941) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1941): signal \"X_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO2 XSINCVGABOX.vhd(1942) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1942): signal \"Y_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1942 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO2DIF XSINCVGABOX.vhd(1945) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal \"X_ARO2DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO2DIF XSINCVGABOX.vhd(1945) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1945): signal \"Y_ARO2DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A2 XSINCVGABOX.vhd(1947) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1947): signal \"VIS_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1947) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1947): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1948) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1948): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1948 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1948) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1948): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1948 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1954) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1954): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1954) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1954): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1954) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1954): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1960) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1960): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1960 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1960) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1960): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1960 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO3 XSINCVGABOX.vhd(1980) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1980): signal \"X_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1980 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO3 XSINCVGABOX.vhd(1981) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1981): signal \"Y_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1981 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO3DIF XSINCVGABOX.vhd(1984) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal \"X_ARO3DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO3DIF XSINCVGABOX.vhd(1984) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1984): signal \"Y_ARO3DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A3 XSINCVGABOX.vhd(1986) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1986): signal \"VIS_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1986) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1986): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(1987) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1987): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1987 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1987) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1987): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1987 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(1993) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1993): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1993) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1993): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1993) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1993): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(1999) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1999): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1999 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1999) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1999): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1999 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(2018) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2018) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_VIDA XSINCVGABOX.vhd(2019) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2019): signal \"Y_VIDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2019 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_VIDA1 XSINCVGABOX.vhd(2020) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2020): signal \"X_VIDA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2020 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(2038) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2038): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2038 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2038) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2038): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2038 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_VIDA XSINCVGABOX.vhd(2039) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2039): signal \"Y_VIDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2039 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_VIDA2 XSINCVGABOX.vhd(2040) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2040): signal \"X_VIDA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2040 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V1 XSINCVGABOX.vhd(2063) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal \"R_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2063 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V1 XSINCVGABOX.vhd(2063) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal \"G_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2063 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V1 XSINCVGABOX.vhd(2063) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal \"B_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2063 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V1 XSINCVGABOX.vhd(2064) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2064): signal \"R_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2064 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V1 XSINCVGABOX.vhd(2065) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2065): signal \"G_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2065 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V1 XSINCVGABOX.vhd(2066) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2066): signal \"B_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V2 XSINCVGABOX.vhd(2067) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal \"R_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V2 XSINCVGABOX.vhd(2067) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal \"G_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V2 XSINCVGABOX.vhd(2067) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal \"B_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V2 XSINCVGABOX.vhd(2068) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2068): signal \"R_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2068 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V2 XSINCVGABOX.vhd(2069) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2069): signal \"G_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2069 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V2 XSINCVGABOX.vhd(2070) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2070): signal \"B_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2070 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ENEMY XSINCVGABOX.vhd(2072) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal \"R_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ENEMY XSINCVGABOX.vhd(2072) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal \"G_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ENEMY XSINCVGABOX.vhd(2072) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal \"B_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ENEMY XSINCVGABOX.vhd(2073) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2073): signal \"R_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2073 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ENEMY XSINCVGABOX.vhd(2074) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2074): signal \"G_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ENEMY XSINCVGABOX.vhd(2075) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2075): signal \"B_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2075 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_BALA XSINCVGABOX.vhd(2077) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal \"R_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_BALA XSINCVGABOX.vhd(2077) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal \"G_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_BALA XSINCVGABOX.vhd(2077) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal \"B_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_BALA XSINCVGABOX.vhd(2078) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2078): signal \"R_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2078 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_BALA XSINCVGABOX.vhd(2079) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2079): signal \"G_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2079 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_BALA XSINCVGABOX.vhd(2080) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2080): signal \"B_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2080 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO1 XSINCVGABOX.vhd(2082) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal \"R_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2082 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO1 XSINCVGABOX.vhd(2082) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal \"G_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2082 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO1 XSINCVGABOX.vhd(2082) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal \"B_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2082 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO1 XSINCVGABOX.vhd(2083) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2083): signal \"R_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2083 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO1 XSINCVGABOX.vhd(2084) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2084): signal \"G_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2084 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO1 XSINCVGABOX.vhd(2085) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2085): signal \"B_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2085 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO2 XSINCVGABOX.vhd(2087) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal \"R_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2087 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO2 XSINCVGABOX.vhd(2087) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal \"G_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2087 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO2 XSINCVGABOX.vhd(2087) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal \"B_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2087 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO2 XSINCVGABOX.vhd(2088) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2088): signal \"R_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2088 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO2 XSINCVGABOX.vhd(2089) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2089): signal \"G_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2089 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO2 XSINCVGABOX.vhd(2090) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2090): signal \"B_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2090 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO3 XSINCVGABOX.vhd(2092) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal \"R_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO3 XSINCVGABOX.vhd(2092) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal \"G_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO3 XSINCVGABOX.vhd(2092) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal \"B_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO3 XSINCVGABOX.vhd(2093) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2093): signal \"R_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2093 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO3 XSINCVGABOX.vhd(2094) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2094): signal \"G_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2094 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO3 XSINCVGABOX.vhd(2095) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2095): signal \"B_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2095 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_CUADRADO2 XSINCVGABOX.vhd(2098) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal \"R_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CUADRADO2 XSINCVGABOX.vhd(2098) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal \"G_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CUADRADO2 XSINCVGABOX.vhd(2098) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal \"B_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_CUADRADO2 XSINCVGABOX.vhd(2099) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2099): signal \"R_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2099 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CUADRADO2 XSINCVGABOX.vhd(2100) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal \"G_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CUADRADO2 XSINCVGABOX.vhd(2101) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal \"B_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_PLAT2 XSINCVGABOX.vhd(2102) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal \"R_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_PLAT2 XSINCVGABOX.vhd(2102) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal \"G_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_PLAT2 XSINCVGABOX.vhd(2102) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal \"B_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_PLAT2 XSINCVGABOX.vhd(2103) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2103): signal \"R_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_PLAT2 XSINCVGABOX.vhd(2104) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal \"G_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_PLAT2 XSINCVGABOX.vhd(2105) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2105): signal \"B_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887218644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VELENEMY\[0\] XSINCVGABOX.vhd(254) " "Inferred latch for \"VELENEMY\[0\]\" at XSINCVGABOX.vhd(254)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218660 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218663 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218664 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887218664 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div0\"" {  } { { "XSINCVGABOX.vhd" "Div0" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div1\"" {  } { { "XSINCVGABOX.vhd" "Div1" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div2\"" {  } { { "XSINCVGABOX.vhd" "Div2" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div3\"" {  } { { "XSINCVGABOX.vhd" "Div3" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult4\"" {  } { { "XSINCVGABOX.vhd" "Mult4" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult5\"" {  } { { "XSINCVGABOX.vhd" "Mult5" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult2\"" {  } { { "XSINCVGABOX.vhd" "Mult2" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1945 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult3\"" {  } { { "XSINCVGABOX.vhd" "Mult3" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1945 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult0\"" {  } { { "XSINCVGABOX.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1906 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult1\"" {  } { { "XSINCVGABOX.vhd" "Mult1" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1906 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887220457 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741887220457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_divide:Div0\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887220493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_divide:Div0 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220494 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741887220494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_divide:Div2\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887220643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_divide:Div2 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220643 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741887220643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_mult:Mult4\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887220755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_mult:Mult4 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887220755 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1984 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741887220755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887220789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887220789 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741887221073 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "XSINCVGABOX:I4\|B_FONDO\[2\] XSINCVGABOX:I4\|B_FONDO\[1\] " "Duplicate LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[2\]\" merged with LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[1\]\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887221123 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "XSINCVGABOX:I4\|B_FONDO\[3\] XSINCVGABOX:I4\|B_FONDO\[1\] " "Duplicate LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[3\]\" merged with LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[1\]\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887221123 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1741887221123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[0\] " "Latch XSINCVGABOX:I4\|R_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[1\] " "Latch XSINCVGABOX:I4\|R_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[2\] " "Latch XSINCVGABOX:I4\|R_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTMOD525:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal CONTMOD525:I2\|Q\[9\]" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "" { Text "../CONTADOR4B/CONTMOD525.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[3\] " "Latch XSINCVGABOX:I4\|R_FONDO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[0\] " "Latch XSINCVGABOX:I4\|G_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[1\] " "Latch XSINCVGABOX:I4\|G_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTMOD525:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal CONTMOD525:I2\|Q\[9\]" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "" { Text "../CONTADOR4B/CONTMOD525.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[2\] " "Latch XSINCVGABOX:I4\|G_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[3\] " "Latch XSINCVGABOX:I4\|G_FONDO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[0\] " "Latch XSINCVGABOX:I4\|B_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[1\] " "Latch XSINCVGABOX:I4\|B_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887221124 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887221124 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 99 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 93 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 86 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741887221130 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741887221130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741887222358 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[9\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[9\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[8\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[8\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[5\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[5\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[4\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[4\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[3\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[3\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VIDAS\[1\] Low " "Register XSINCVGABOX:I4\|VIDAS\[1\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[31\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[31\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[30\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[30\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[29\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[29\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[28\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[28\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[27\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[27\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[26\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[26\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[25\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[25\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[24\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[24\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[23\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[23\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[22\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[22\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[21\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[21\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[20\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[20\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[19\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[19\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[18\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[18\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[17\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[17\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[16\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[16\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[15\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[15\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[14\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[14\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[13\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[13\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[12\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[12\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[11\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[11\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[10\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[10\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VELENEMY\[2\] Low " "Register XSINCVGABOX:I4\|VELENEMY\[2\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887222472 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1741887222472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741887223909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887223909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4229 " "Implemented 4229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741887224037 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741887224037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4196 " "Implemented 4196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741887224037 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1741887224037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741887224037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 711 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 711 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741887224069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 11:33:44 2025 " "Processing ended: Thu Mar 13 11:33:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741887224069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741887224069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741887224069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887224069 ""}
