
ECE 521 - Computer Design Techniques, Fall 2014
Project 1A - Generic Cache Implementation

This trace file contains the output of my cache simulator program for the 
various validation runs given by the course TAs. In all 5 cases, the output of
my simulator matches that of the TAs. 

Author: Aravindhan Dhanasekaran <adhanas@ncsu.edu>

_______________________________________________________________________________
[adhanas@grendel10 src] $ date 
Wed Sep 17 09:23:02 EDT 2014

[adhanas@grendel1 src] $ head -n 8 ../docs/ValidationRun1.txt 
  ===== Simulator configuration =====
  L1_BLOCKSIZE:                    16
  L1_SIZE:                      16384
  L1_ASSOC:                         1
  L1_REPLACEMENT_POLICY:            0
  L1_WRITE_POLICY:                  0
  trace_file:           gcc_trace.txt
  ===================================

[adhanas@grendel10 src] $ time ./sim_cache 16 16384 1 0 0 gcc_trace.txt > tmp1

real    0m5.491s
user    0m0.243s
sys 0m0.051s

[adhanas@grendel10 src] $ diff -iw ../docs/ValidationRun1.txt tmp1


_______________________________________________________________________________
[adhanas@grendel10 src] $ date
Wed Sep 17 09:25:07 EDT 2014

[adhanas@grendel1 src] $ head -n 8 ../docs/ValidationRun2.txt 
  ===== Simulator configuration =====
  L1_BLOCKSIZE:                   128
  L1_SIZE:                       2048
  L1_ASSOC:                         8
  L1_REPLACEMENT_POLICY:            0
  L1_WRITE_POLICY:                  1
  trace_file:            go_trace.txt
  ===================================

[adhanas@grendel10 src] $ time ./sim_cache 128 2048 8 0 1 go_trace.txt > tmp2

real    0m5.491s
user    0m0.232s
sys 0m0.067s

[adhanas@grendel10 src] $ diff -iw ../docs/ValidationRun2.txt tmp2


_______________________________________________________________________________
[adhanas@grendel10 src] $ date
Wed Sep 17 09:26:39 EDT 2014

[adhanas@grendel1 src] $ head -n 8 ../docs/ValidationRun3.txt 
  ===== Simulator configuration =====
  L1_BLOCKSIZE:                    32
  L1_SIZE:                       4096
  L1_ASSOC:                         4
  L1_REPLACEMENT_POLICY:            0
  L1_WRITE_POLICY:                  1
  trace_file:          perl_trace.txt
  ===================================

[adhanas@grendel10 src] $ time ./sim_cache 32 4096 4 0 1 perl_trace.txt > tmp3

real    0m5.492s
user    0m0.221s
sys 0m0.075s

[adhanas@grendel10 src] $ diff -iw ../docs/ValidationRun3.txt tmp3


_______________________________________________________________________________
[adhanas@grendel10 src] $ date
Wed Sep 17 09:28:02 EDT 2014

[adhanas@grendel1 src] $ head -n 8 ../docs/ValidationRun4.txt 
  ===== Simulator configuration =====
  L1_BLOCKSIZE:                    64
  L1_SIZE:                       8192
  L1_ASSOC:                         2
  L1_REPLACEMENT_POLICY:            1
  L1_WRITE_POLICY:                  0
  trace_file:           gcc_trace.txt
  ===================================

[adhanas@grendel10 src] $ time ./sim_cache 64 8192 2 1 0 gcc_trace.txt > tmp4

real    0m5.504s
user    0m0.220s
sys 0m0.071s

[adhanas@grendel10 src] $ diff -iw ../docs/ValidationRun4.txt tmp4


_______________________________________________________________________________
[adhnas@grendel10 src] $ date
Wed Sep 17 09:29:02 EDT 2014

[adhanas@grendel1 src] $ head -n 8 ../docs/ValidationRun5.txt 
  ===== Simulator configuration =====
  L1_BLOCKSIZE:                    32
  L1_SIZE:                       1024
  L1_ASSOC:                         4
  L1_REPLACEMENT_POLICY:            1
  L1_WRITE_POLICY:                  1
  trace_file:            go_trace.txt
  ===================================

[adhanas@grendel10 src] $ time ./sim_cache 32 1024 4 1 1 go_trace.txt > tmp5

real    0m5.498s
user    0m0.234s
sys 0m0.060s

[adhanas@grendel10 src] $ diff -iw ../docs/ValidationRun5.txt tmp5


_______________________________________________________________________________

