// Seed: 584086214
module module_0 (
    input  wand  id_0,
    input  tri   id_1,
    input  wand  id_2,
    output logic id_3
);
  initial begin : LABEL_0
    id_3 = 1;
  end
  assign module_1.id_7 = 0;
  assign id_3 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output logic id_5,
    input tri1 id_6,
    input wand id_7
);
  assign id_5 = id_7;
  always @(posedge id_2);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_5
  );
  always @(posedge -1) id_5 <= 1;
endmodule
