{
  "module_name": "sx9360.c",
  "hash_id": "10667f2e5f8037a30d145d555d770def6a50aacc7acb481ecf70fdb60d08cd5f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/iio/proximity/sx9360.c",
  "human_readable_source": "\n \n\n#include <linux/acpi.h>\n#include <linux/bits.h>\n#include <linux/bitfield.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/interrupt.h>\n#include <linux/kernel.h>\n#include <linux/log2.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/pm.h>\n#include <linux/property.h>\n#include <linux/regmap.h>\n\n#include <linux/iio/iio.h>\n\n#include \"sx_common.h\"\n\n \n#define SX9360_FOSC_MHZ\t\t\t4\n#define SX9360_FOSC_HZ\t\t\t(SX9360_FOSC_MHZ * 1000000)\n\n \n#define SX9360_REG_IRQ_SRC\t\tSX_COMMON_REG_IRQ_SRC\n#define SX9360_REG_STAT\t\t0x01\n#define SX9360_REG_STAT_COMPSTAT_MASK\tGENMASK(2, 1)\n#define SX9360_REG_IRQ_MSK\t\t0x02\n#define SX9360_CONVDONE_IRQ\t\tBIT(0)\n#define SX9360_FAR_IRQ\t\t\tBIT(2)\n#define SX9360_CLOSE_IRQ\t\tBIT(3)\n#define SX9360_REG_IRQ_CFG\t\t0x03\n\n#define SX9360_REG_GNRL_CTRL0\t\t0x10\n#define SX9360_REG_GNRL_CTRL0_PHEN_MASK GENMASK(1, 0)\n#define SX9360_REG_GNRL_CTRL1\t\t0x11\n#define SX9360_REG_GNRL_CTRL1_SCANPERIOD_MASK GENMASK(2, 0)\n#define SX9360_REG_GNRL_CTRL2\t\t0x12\n#define SX9360_REG_GNRL_CTRL2_PERIOD_102MS\t0x32\n#define SX9360_REG_GNRL_REG_2_PERIOD_MS(_r)\t\\\n\t(((_r) * 8192) / (SX9360_FOSC_HZ / 1000))\n#define SX9360_REG_GNRL_FREQ_2_REG(_f)  (((_f) * 8192) / SX9360_FOSC_HZ)\n#define SX9360_REG_GNRL_REG_2_FREQ(_r)  (SX9360_FOSC_HZ / ((_r) * 8192))\n\n#define SX9360_REG_AFE_CTRL1\t\t0x21\n#define SX9360_REG_AFE_CTRL1_RESFILTIN_MASK GENMASK(3, 0)\n#define SX9360_REG_AFE_CTRL1_RESFILTIN_0OHMS 0\n#define SX9360_REG_AFE_PARAM0_PHR\t0x22\n#define SX9360_REG_AFE_PARAM1_PHR\t0x23\n#define SX9360_REG_AFE_PARAM0_PHM\t0x24\n#define SX9360_REG_AFE_PARAM0_RSVD\t\t0x08\n#define SX9360_REG_AFE_PARAM0_RESOLUTION_MASK\tGENMASK(2, 0)\n#define SX9360_REG_AFE_PARAM0_RESOLUTION_128\t0x02\n#define SX9360_REG_AFE_PARAM1_PHM\t0x25\n#define SX9360_REG_AFE_PARAM1_AGAIN_PHM_6PF\t0x40\n#define SX9360_REG_AFE_PARAM1_FREQ_83_33HZ\t0x06\n\n#define SX9360_REG_PROX_CTRL0_PHR\t0x40\n#define SX9360_REG_PROX_CTRL0_PHM\t0x41\n#define SX9360_REG_PROX_CTRL0_GAIN_MASK\tGENMASK(5, 3)\n#define SX9360_REG_PROX_CTRL0_GAIN_1\t\t0x80\n#define SX9360_REG_PROX_CTRL0_RAWFILT_MASK\tGENMASK(2, 0)\n#define SX9360_REG_PROX_CTRL0_RAWFILT_1P50\t0x01\n#define SX9360_REG_PROX_CTRL1\t\t0x42\n#define SX9360_REG_PROX_CTRL1_AVGNEG_THRESH_MASK\tGENMASK(5, 3)\n#define SX9360_REG_PROX_CTRL1_AVGNEG_THRESH_16K 0x20\n#define SX9360_REG_PROX_CTRL2\t\t0x43\n#define SX9360_REG_PROX_CTRL2_AVGDEB_MASK\tGENMASK(7, 6)\n#define SX9360_REG_PROX_CTRL2_AVGDEB_2SAMPLES\t0x40\n#define SX9360_REG_PROX_CTRL2_AVGPOS_THRESH_16K\t0x20\n#define SX9360_REG_PROX_CTRL3\t\t0x44\n#define SX9360_REG_PROX_CTRL3_AVGNEG_FILT_MASK\tGENMASK(5, 3)\n#define SX9360_REG_PROX_CTRL3_AVGNEG_FILT_2\t0x08\n#define SX9360_REG_PROX_CTRL3_AVGPOS_FILT_MASK\tGENMASK(2, 0)\n#define SX9360_REG_PROX_CTRL3_AVGPOS_FILT_256\t0x04\n#define SX9360_REG_PROX_CTRL4\t\t0x45\n#define SX9360_REG_PROX_CTRL4_HYST_MASK\t\t\tGENMASK(5, 4)\n#define SX9360_REG_PROX_CTRL4_CLOSE_DEBOUNCE_MASK\tGENMASK(3, 2)\n#define SX9360_REG_PROX_CTRL4_FAR_DEBOUNCE_MASK\t\tGENMASK(1, 0)\n#define SX9360_REG_PROX_CTRL5\t\t0x46\n#define SX9360_REG_PROX_CTRL5_PROXTHRESH_32\t0x08\n\n#define SX9360_REG_REF_CORR0\t\t0x60\n#define SX9360_REG_REF_CORR1\t\t0x61\n\n#define SX9360_REG_USEFUL_PHR_MSB\t\t0x90\n#define SX9360_REG_USEFUL_PHR_LSB\t\t0x91\n\n#define SX9360_REG_OFFSET_PMR_MSB\t\t0x92\n#define SX9360_REG_OFFSET_PMR_LSB\t\t0x93\n\n#define SX9360_REG_USEFUL_PHM_MSB\t\t0x94\n#define SX9360_REG_USEFUL_PHM_LSB\t\t0x95\n\n#define SX9360_REG_AVG_PHM_MSB\t\t0x96\n#define SX9360_REG_AVG_PHM_LSB\t\t0x97\n\n#define SX9360_REG_DIFF_PHM_MSB\t\t0x98\n#define SX9360_REG_DIFF_PHM_LSB\t\t0x99\n\n#define SX9360_REG_OFFSET_PHM_MSB\t\t0x9a\n#define SX9360_REG_OFFSET_PHM_LSB\t\t0x9b\n\n#define SX9360_REG_USE_FILTER_MSB\t\t0x9a\n#define SX9360_REG_USE_FILTER_LSB\t\t0x9b\n\n#define SX9360_REG_RESET\t\t0xcf\n \n#define SX9360_SOFT_RESET\t\t0xde\n\n#define SX9360_REG_WHOAMI\t\t0xfa\n#define   SX9360_WHOAMI_VALUE\t\t\t\t0x60\n\n#define SX9360_REG_REVISION\t\t0xfe\n\n \n#define SX9360_NUM_CHANNELS\t\t2\n\nstatic const struct iio_chan_spec sx9360_channels[] = {\n\t{\n\t\t.type = IIO_PROXIMITY,\n\t\t.info_mask_separate = BIT(IIO_CHAN_INFO_RAW) |\n\t\t\t\t      BIT(IIO_CHAN_INFO_HARDWAREGAIN),\n\t\t.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ),\n\t\t.info_mask_separate_available =\n\t\t\tBIT(IIO_CHAN_INFO_HARDWAREGAIN),\n\t\t.info_mask_shared_by_all_available =\n\t\t\tBIT(IIO_CHAN_INFO_SAMP_FREQ),\n\t\t.indexed = 1,\n\t\t.address = SX9360_REG_USEFUL_PHR_MSB,\n\t\t.channel = 0,\n\t\t.scan_index = 0,\n\t\t.scan_type = {\n\t\t\t.sign = 's',\n\t\t\t.realbits = 12,\n\t\t\t.storagebits = 16,\n\t\t\t.endianness = IIO_BE,\n\t\t},\n\t},\n\t{\n\t\t.type = IIO_PROXIMITY,\n\t\t.info_mask_separate = BIT(IIO_CHAN_INFO_RAW) |\n\t\t\t\t      BIT(IIO_CHAN_INFO_HARDWAREGAIN),\n\t\t.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ),\n\t\t.info_mask_separate_available =\n\t\t\tBIT(IIO_CHAN_INFO_HARDWAREGAIN),\n\t\t.info_mask_shared_by_all_available =\n\t\t\tBIT(IIO_CHAN_INFO_SAMP_FREQ),\n\t\t.indexed = 1,\n\t\t.address = SX9360_REG_USEFUL_PHM_MSB,\n\t\t.event_spec = sx_common_events,\n\t\t.num_event_specs = ARRAY_SIZE(sx_common_events),\n\t\t.channel = 1,\n\t\t.scan_index = 1,\n\t\t.scan_type = {\n\t\t\t.sign = 's',\n\t\t\t.realbits = 12,\n\t\t\t.storagebits = 16,\n\t\t\t.endianness = IIO_BE,\n\t\t},\n\t},\n\tIIO_CHAN_SOFT_TIMESTAMP(2),\n};\n\n \nstatic const struct {\n\tint val;\n\tint val2;\n} sx9360_samp_freq_interval[] = {\n\t{ 0, 281250 },   \n\t{ 0, 281250 },\n\t{ 448, 281250 },   \n};\n\nstatic const struct regmap_range sx9360_writable_reg_ranges[] = {\n\t \n\tregmap_reg_range(SX9360_REG_STAT, SX9360_REG_IRQ_CFG),\n\tregmap_reg_range(SX9360_REG_GNRL_CTRL0, SX9360_REG_GNRL_CTRL2),\n\tregmap_reg_range(SX9360_REG_AFE_CTRL1, SX9360_REG_AFE_PARAM1_PHM),\n\tregmap_reg_range(SX9360_REG_PROX_CTRL0_PHR, SX9360_REG_PROX_CTRL5),\n\tregmap_reg_range(SX9360_REG_REF_CORR0, SX9360_REG_REF_CORR1),\n\tregmap_reg_range(SX9360_REG_OFFSET_PMR_MSB, SX9360_REG_OFFSET_PMR_LSB),\n\tregmap_reg_range(SX9360_REG_RESET, SX9360_REG_RESET),\n};\n\nstatic const struct regmap_access_table sx9360_writeable_regs = {\n\t.yes_ranges = sx9360_writable_reg_ranges,\n\t.n_yes_ranges = ARRAY_SIZE(sx9360_writable_reg_ranges),\n};\n\n \nstatic const struct regmap_range sx9360_non_readable_reg_ranges[] = {\n\tregmap_reg_range(SX9360_REG_IRQ_CFG + 1, SX9360_REG_GNRL_CTRL0 - 1),\n\tregmap_reg_range(SX9360_REG_GNRL_CTRL2 + 1, SX9360_REG_AFE_CTRL1 - 1),\n\tregmap_reg_range(SX9360_REG_AFE_PARAM1_PHM + 1,\n\t\t\t SX9360_REG_PROX_CTRL0_PHR - 1),\n\tregmap_reg_range(SX9360_REG_PROX_CTRL5 + 1, SX9360_REG_REF_CORR0 - 1),\n\tregmap_reg_range(SX9360_REG_REF_CORR1 + 1,\n\t\t\t SX9360_REG_USEFUL_PHR_MSB - 1),\n\tregmap_reg_range(SX9360_REG_USE_FILTER_LSB + 1, SX9360_REG_RESET - 1),\n\tregmap_reg_range(SX9360_REG_RESET + 1, SX9360_REG_WHOAMI - 1),\n\tregmap_reg_range(SX9360_REG_WHOAMI + 1, SX9360_REG_REVISION - 1),\n};\n\nstatic const struct regmap_access_table sx9360_readable_regs = {\n\t.no_ranges = sx9360_non_readable_reg_ranges,\n\t.n_no_ranges = ARRAY_SIZE(sx9360_non_readable_reg_ranges),\n};\n\nstatic const struct regmap_range sx9360_volatile_reg_ranges[] = {\n\tregmap_reg_range(SX9360_REG_IRQ_SRC, SX9360_REG_STAT),\n\tregmap_reg_range(SX9360_REG_USEFUL_PHR_MSB, SX9360_REG_USE_FILTER_LSB),\n\tregmap_reg_range(SX9360_REG_WHOAMI, SX9360_REG_WHOAMI),\n\tregmap_reg_range(SX9360_REG_REVISION, SX9360_REG_REVISION),\n};\n\nstatic const struct regmap_access_table sx9360_volatile_regs = {\n\t.yes_ranges = sx9360_volatile_reg_ranges,\n\t.n_yes_ranges = ARRAY_SIZE(sx9360_volatile_reg_ranges),\n};\n\nstatic const struct regmap_config sx9360_regmap_config = {\n\t.reg_bits = 8,\n\t.val_bits = 8,\n\n\t.max_register = SX9360_REG_REVISION,\n\t.cache_type = REGCACHE_RBTREE,\n\n\t.wr_table = &sx9360_writeable_regs,\n\t.rd_table = &sx9360_readable_regs,\n\t.volatile_table = &sx9360_volatile_regs,\n};\n\nstatic int sx9360_read_prox_data(struct sx_common_data *data,\n\t\t\t\t const struct iio_chan_spec *chan,\n\t\t\t\t __be16 *val)\n{\n\treturn regmap_bulk_read(data->regmap, chan->address, val, sizeof(*val));\n}\n\n \nstatic int sx9360_wait_for_sample(struct sx_common_data *data)\n{\n\tint ret;\n\t__be16 buf;\n\n\tret = regmap_bulk_read(data->regmap, SX9360_REG_GNRL_CTRL1,\n\t\t\t       &buf, sizeof(buf));\n\tif (ret < 0)\n\t\treturn ret;\n\tmsleep(SX9360_REG_GNRL_REG_2_PERIOD_MS(be16_to_cpu(buf)));\n\n\treturn 0;\n}\n\nstatic int sx9360_read_gain(struct sx_common_data *data,\n\t\t\t    const struct iio_chan_spec *chan, int *val)\n{\n\tunsigned int reg, regval;\n\tint ret;\n\n\treg = SX9360_REG_PROX_CTRL0_PHR + chan->channel;\n\tret = regmap_read(data->regmap, reg, &regval);\n\tif (ret)\n\t\treturn ret;\n\n\t*val = 1 << FIELD_GET(SX9360_REG_PROX_CTRL0_GAIN_MASK, regval);\n\n\treturn IIO_VAL_INT;\n}\n\nstatic int sx9360_read_samp_freq(struct sx_common_data *data,\n\t\t\t\t int *val, int *val2)\n{\n\tint ret, divisor;\n\t__be16 buf;\n\n\tret = regmap_bulk_read(data->regmap, SX9360_REG_GNRL_CTRL1,\n\t\t\t       &buf, sizeof(buf));\n\tif (ret < 0)\n\t\treturn ret;\n\tdivisor = be16_to_cpu(buf);\n\tif (divisor == 0) {\n\t\t*val = 0;\n\t\treturn IIO_VAL_INT;\n\t}\n\n\t*val = SX9360_FOSC_HZ;\n\t*val2 = divisor * 8192;\n\n\treturn IIO_VAL_FRACTIONAL;\n}\n\nstatic int sx9360_read_raw(struct iio_dev *indio_dev,\n\t\t\t   const struct iio_chan_spec *chan,\n\t\t\t   int *val, int *val2, long mask)\n{\n\tstruct sx_common_data *data = iio_priv(indio_dev);\n\tint ret;\n\n\tswitch (mask) {\n\tcase IIO_CHAN_INFO_RAW:\n\t\tret = iio_device_claim_direct_mode(indio_dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tret = sx_common_read_proximity(data, chan, val);\n\t\tiio_device_release_direct_mode(indio_dev);\n\t\treturn ret;\n\tcase IIO_CHAN_INFO_HARDWAREGAIN:\n\t\tret = iio_device_claim_direct_mode(indio_dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tret = sx9360_read_gain(data, chan, val);\n\t\tiio_device_release_direct_mode(indio_dev);\n\t\treturn ret;\n\tcase IIO_CHAN_INFO_SAMP_FREQ:\n\t\treturn sx9360_read_samp_freq(data, val, val2);\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const char *sx9360_channel_labels[SX9360_NUM_CHANNELS] = {\n\t\"reference\", \"main\",\n};\n\nstatic int sx9360_read_label(struct iio_dev *iio_dev, const struct iio_chan_spec *chan,\n\t\t\t     char *label)\n{\n\treturn sysfs_emit(label, \"%s\\n\", sx9360_channel_labels[chan->channel]);\n}\n\nstatic const int sx9360_gain_vals[] = { 1, 2, 4, 8 };\n\nstatic int sx9360_read_avail(struct iio_dev *indio_dev,\n\t\t\t     struct iio_chan_spec const *chan,\n\t\t\t     const int **vals, int *type, int *length,\n\t\t\t     long mask)\n{\n\tif (chan->type != IIO_PROXIMITY)\n\t\treturn -EINVAL;\n\n\tswitch (mask) {\n\tcase IIO_CHAN_INFO_HARDWAREGAIN:\n\t\t*type = IIO_VAL_INT;\n\t\t*length = ARRAY_SIZE(sx9360_gain_vals);\n\t\t*vals = sx9360_gain_vals;\n\t\treturn IIO_AVAIL_LIST;\n\tcase IIO_CHAN_INFO_SAMP_FREQ:\n\t\t*type = IIO_VAL_INT_PLUS_MICRO;\n\t\t*length = ARRAY_SIZE(sx9360_samp_freq_interval) * 2;\n\t\t*vals = (int *)sx9360_samp_freq_interval;\n\t\treturn IIO_AVAIL_RANGE;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic int sx9360_set_samp_freq(struct sx_common_data *data,\n\t\t\t\tint val, int val2)\n{\n\tint ret, reg;\n\t__be16 buf;\n\n\treg = val * 8192 / SX9360_FOSC_HZ + val2 * 8192 / (SX9360_FOSC_MHZ);\n\tbuf = cpu_to_be16(reg);\n\tmutex_lock(&data->mutex);\n\n\tret = regmap_bulk_write(data->regmap, SX9360_REG_GNRL_CTRL1, &buf,\n\t\t\t\tsizeof(buf));\n\n\tmutex_unlock(&data->mutex);\n\n\treturn ret;\n}\n\nstatic int sx9360_read_thresh(struct sx_common_data *data, int *val)\n{\n\tunsigned int regval;\n\tint ret;\n\n\tret = regmap_read(data->regmap, SX9360_REG_PROX_CTRL5, &regval);\n\tif (ret)\n\t\treturn ret;\n\n\tif (regval <= 1)\n\t\t*val = regval;\n\telse\n\t\t*val = (regval * regval) / 2;\n\n\treturn IIO_VAL_INT;\n}\n\nstatic int sx9360_read_hysteresis(struct sx_common_data *data, int *val)\n{\n\tunsigned int regval, pthresh;\n\tint ret;\n\n\tret = sx9360_read_thresh(data, &pthresh);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = regmap_read(data->regmap, SX9360_REG_PROX_CTRL4, &regval);\n\tif (ret)\n\t\treturn ret;\n\n\tregval = FIELD_GET(SX9360_REG_PROX_CTRL4_HYST_MASK, regval);\n\tif (!regval)\n\t\t*val = 0;\n\telse\n\t\t*val = pthresh >> (5 - regval);\n\n\treturn IIO_VAL_INT;\n}\n\nstatic int sx9360_read_far_debounce(struct sx_common_data *data, int *val)\n{\n\tunsigned int regval;\n\tint ret;\n\n\tret = regmap_read(data->regmap, SX9360_REG_PROX_CTRL4, &regval);\n\tif (ret)\n\t\treturn ret;\n\n\tregval = FIELD_GET(SX9360_REG_PROX_CTRL4_FAR_DEBOUNCE_MASK, regval);\n\tif (regval)\n\t\t*val = 1 << regval;\n\telse\n\t\t*val = 0;\n\n\treturn IIO_VAL_INT;\n}\n\nstatic int sx9360_read_close_debounce(struct sx_common_data *data, int *val)\n{\n\tunsigned int regval;\n\tint ret;\n\n\tret = regmap_read(data->regmap, SX9360_REG_PROX_CTRL4, &regval);\n\tif (ret)\n\t\treturn ret;\n\n\tregval = FIELD_GET(SX9360_REG_PROX_CTRL4_CLOSE_DEBOUNCE_MASK, regval);\n\tif (regval)\n\t\t*val = 1 << regval;\n\telse\n\t\t*val = 0;\n\n\treturn IIO_VAL_INT;\n}\n\nstatic int sx9360_read_event_val(struct iio_dev *indio_dev,\n\t\t\t\t const struct iio_chan_spec *chan,\n\t\t\t\t enum iio_event_type type,\n\t\t\t\t enum iio_event_direction dir,\n\t\t\t\t enum iio_event_info info, int *val, int *val2)\n{\n\tstruct sx_common_data *data = iio_priv(indio_dev);\n\n\tif (chan->type != IIO_PROXIMITY)\n\t\treturn -EINVAL;\n\n\tswitch (info) {\n\tcase IIO_EV_INFO_VALUE:\n\t\treturn sx9360_read_thresh(data, val);\n\tcase IIO_EV_INFO_PERIOD:\n\t\tswitch (dir) {\n\t\tcase IIO_EV_DIR_RISING:\n\t\t\treturn sx9360_read_far_debounce(data, val);\n\t\tcase IIO_EV_DIR_FALLING:\n\t\t\treturn sx9360_read_close_debounce(data, val);\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\t\t}\n\tcase IIO_EV_INFO_HYSTERESIS:\n\t\treturn sx9360_read_hysteresis(data, val);\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic int sx9360_write_thresh(struct sx_common_data *data, int _val)\n{\n\tunsigned int val = _val;\n\tint ret;\n\n\tif (val >= 1)\n\t\tval = int_sqrt(2 * val);\n\n\tif (val > 0xff)\n\t\treturn -EINVAL;\n\n\tmutex_lock(&data->mutex);\n\tret = regmap_write(data->regmap, SX9360_REG_PROX_CTRL5, val);\n\tmutex_unlock(&data->mutex);\n\n\treturn ret;\n}\n\nstatic int sx9360_write_hysteresis(struct sx_common_data *data, int _val)\n{\n\tunsigned int hyst, val = _val;\n\tint ret, pthresh;\n\n\tret = sx9360_read_thresh(data, &pthresh);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (val == 0)\n\t\thyst = 0;\n\telse if (val >= pthresh >> 2)\n\t\thyst = 3;\n\telse if (val >= pthresh >> 3)\n\t\thyst = 2;\n\telse if (val >= pthresh >> 4)\n\t\thyst = 1;\n\telse\n\t\treturn -EINVAL;\n\n\thyst = FIELD_PREP(SX9360_REG_PROX_CTRL4_HYST_MASK, hyst);\n\tmutex_lock(&data->mutex);\n\tret = regmap_update_bits(data->regmap, SX9360_REG_PROX_CTRL4,\n\t\t\t\t SX9360_REG_PROX_CTRL4_HYST_MASK, hyst);\n\tmutex_unlock(&data->mutex);\n\n\treturn ret;\n}\n\nstatic int sx9360_write_far_debounce(struct sx_common_data *data, int _val)\n{\n\tunsigned int regval, val = _val;\n\tint ret;\n\n\tif (val > 0)\n\t\tval = ilog2(val);\n\tif (!FIELD_FIT(SX9360_REG_PROX_CTRL4_FAR_DEBOUNCE_MASK, val))\n\t\treturn -EINVAL;\n\n\tregval = FIELD_PREP(SX9360_REG_PROX_CTRL4_FAR_DEBOUNCE_MASK, val);\n\n\tmutex_lock(&data->mutex);\n\tret = regmap_update_bits(data->regmap, SX9360_REG_PROX_CTRL4,\n\t\t\t\t SX9360_REG_PROX_CTRL4_FAR_DEBOUNCE_MASK,\n\t\t\t\t regval);\n\tmutex_unlock(&data->mutex);\n\n\treturn ret;\n}\n\nstatic int sx9360_write_close_debounce(struct sx_common_data *data, int _val)\n{\n\tunsigned int regval, val = _val;\n\tint ret;\n\n\tif (val > 0)\n\t\tval = ilog2(val);\n\tif (!FIELD_FIT(SX9360_REG_PROX_CTRL4_CLOSE_DEBOUNCE_MASK, val))\n\t\treturn -EINVAL;\n\n\tregval = FIELD_PREP(SX9360_REG_PROX_CTRL4_CLOSE_DEBOUNCE_MASK, val);\n\n\tmutex_lock(&data->mutex);\n\tret = regmap_update_bits(data->regmap, SX9360_REG_PROX_CTRL4,\n\t\t\t\t SX9360_REG_PROX_CTRL4_CLOSE_DEBOUNCE_MASK,\n\t\t\t\t regval);\n\tmutex_unlock(&data->mutex);\n\n\treturn ret;\n}\n\nstatic int sx9360_write_event_val(struct iio_dev *indio_dev,\n\t\t\t\t  const struct iio_chan_spec *chan,\n\t\t\t\t  enum iio_event_type type,\n\t\t\t\t  enum iio_event_direction dir,\n\t\t\t\t  enum iio_event_info info, int val, int val2)\n{\n\tstruct sx_common_data *data = iio_priv(indio_dev);\n\n\tif (chan->type != IIO_PROXIMITY)\n\t\treturn -EINVAL;\n\n\tswitch (info) {\n\tcase IIO_EV_INFO_VALUE:\n\t\treturn sx9360_write_thresh(data, val);\n\tcase IIO_EV_INFO_PERIOD:\n\t\tswitch (dir) {\n\t\tcase IIO_EV_DIR_RISING:\n\t\t\treturn sx9360_write_far_debounce(data, val);\n\t\tcase IIO_EV_DIR_FALLING:\n\t\t\treturn sx9360_write_close_debounce(data, val);\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\t\t}\n\tcase IIO_EV_INFO_HYSTERESIS:\n\t\treturn sx9360_write_hysteresis(data, val);\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic int sx9360_write_gain(struct sx_common_data *data,\n\t\t\t     const struct iio_chan_spec *chan, int val)\n{\n\tunsigned int gain, reg;\n\tint ret;\n\n\tgain = ilog2(val);\n\treg = SX9360_REG_PROX_CTRL0_PHR + chan->channel;\n\tgain = FIELD_PREP(SX9360_REG_PROX_CTRL0_GAIN_MASK, gain);\n\n\tmutex_lock(&data->mutex);\n\tret = regmap_update_bits(data->regmap, reg,\n\t\t\t\t SX9360_REG_PROX_CTRL0_GAIN_MASK,\n\t\t\t\t gain);\n\tmutex_unlock(&data->mutex);\n\n\treturn ret;\n}\n\nstatic int sx9360_write_raw(struct iio_dev *indio_dev,\n\t\t\t    const struct iio_chan_spec *chan, int val, int val2,\n\t\t\t    long mask)\n{\n\tstruct sx_common_data *data = iio_priv(indio_dev);\n\n\tswitch (mask) {\n\tcase IIO_CHAN_INFO_SAMP_FREQ:\n\t\treturn sx9360_set_samp_freq(data, val, val2);\n\tcase IIO_CHAN_INFO_HARDWAREGAIN:\n\t\treturn sx9360_write_gain(data, chan, val);\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct sx_common_reg_default sx9360_default_regs[] = {\n\t{ SX9360_REG_IRQ_MSK, 0x00 },\n\t{ SX9360_REG_IRQ_CFG, 0x00, \"irq_cfg\" },\n\t \n\t{ SX9360_REG_GNRL_CTRL0, 0x00, \"gnrl_ctrl0\" },\n\t{ SX9360_REG_GNRL_CTRL1, 0x00, \"gnrl_ctrl1\" },\n\t{ SX9360_REG_GNRL_CTRL2, SX9360_REG_GNRL_CTRL2_PERIOD_102MS, \"gnrl_ctrl2\" },\n\n\t{ SX9360_REG_AFE_CTRL1, SX9360_REG_AFE_CTRL1_RESFILTIN_0OHMS, \"afe_ctrl0\" },\n\t{ SX9360_REG_AFE_PARAM0_PHR, SX9360_REG_AFE_PARAM0_RSVD |\n\t\tSX9360_REG_AFE_PARAM0_RESOLUTION_128, \"afe_param0_phr\" },\n\t{ SX9360_REG_AFE_PARAM1_PHR, SX9360_REG_AFE_PARAM1_AGAIN_PHM_6PF |\n\t\tSX9360_REG_AFE_PARAM1_FREQ_83_33HZ, \"afe_param1_phr\" },\n\t{ SX9360_REG_AFE_PARAM0_PHM, SX9360_REG_AFE_PARAM0_RSVD |\n\t\tSX9360_REG_AFE_PARAM0_RESOLUTION_128, \"afe_param0_phm\" },\n\t{ SX9360_REG_AFE_PARAM1_PHM, SX9360_REG_AFE_PARAM1_AGAIN_PHM_6PF |\n\t\tSX9360_REG_AFE_PARAM1_FREQ_83_33HZ, \"afe_param1_phm\" },\n\n\t{ SX9360_REG_PROX_CTRL0_PHR, SX9360_REG_PROX_CTRL0_GAIN_1 |\n\t\tSX9360_REG_PROX_CTRL0_RAWFILT_1P50, \"prox_ctrl0_phr\" },\n\t{ SX9360_REG_PROX_CTRL0_PHM, SX9360_REG_PROX_CTRL0_GAIN_1 |\n\t\tSX9360_REG_PROX_CTRL0_RAWFILT_1P50, \"prox_ctrl0_phm\" },\n\t{ SX9360_REG_PROX_CTRL1, SX9360_REG_PROX_CTRL1_AVGNEG_THRESH_16K, \"prox_ctrl1\" },\n\t{ SX9360_REG_PROX_CTRL2, SX9360_REG_PROX_CTRL2_AVGDEB_2SAMPLES |\n\t\tSX9360_REG_PROX_CTRL2_AVGPOS_THRESH_16K, \"prox_ctrl2\" },\n\t{ SX9360_REG_PROX_CTRL3, SX9360_REG_PROX_CTRL3_AVGNEG_FILT_2 |\n\t\tSX9360_REG_PROX_CTRL3_AVGPOS_FILT_256, \"prox_ctrl3\" },\n\t{ SX9360_REG_PROX_CTRL4, 0x00, \"prox_ctrl4\" },\n\t{ SX9360_REG_PROX_CTRL5, SX9360_REG_PROX_CTRL5_PROXTHRESH_32, \"prox_ctrl5\" },\n};\n\n \nstatic int sx9360_init_compensation(struct iio_dev *indio_dev)\n{\n\tstruct sx_common_data *data = iio_priv(indio_dev);\n\tunsigned int val;\n\tint ret;\n\n\t \n\tret = regmap_update_bits(data->regmap, SX9360_REG_STAT,\n\t\t\t\t SX9360_REG_STAT_COMPSTAT_MASK,\n\t\t\t\t SX9360_REG_STAT_COMPSTAT_MASK);\n\tif (ret)\n\t\treturn ret;\n\n\treturn regmap_read_poll_timeout(data->regmap, SX9360_REG_STAT, val,\n\t\t\t\t       !(val & SX9360_REG_STAT_COMPSTAT_MASK),\n\t\t\t\t       20000, 2000000);\n}\n\nstatic const struct sx_common_reg_default *\nsx9360_get_default_reg(struct device *dev, int idx,\n\t\t       struct sx_common_reg_default *reg_def)\n{\n\tu32 raw = 0, pos = 0;\n\tint ret;\n\n\tmemcpy(reg_def, &sx9360_default_regs[idx], sizeof(*reg_def));\n\tswitch (reg_def->reg) {\n\tcase SX9360_REG_AFE_CTRL1:\n\t\tret = device_property_read_u32(dev,\n\t\t\t\t\"semtech,input-precharge-resistor-ohms\",\n\t\t\t\t&raw);\n\t\tif (ret)\n\t\t\tbreak;\n\n\t\treg_def->def &= ~SX9360_REG_AFE_CTRL1_RESFILTIN_MASK;\n\t\treg_def->def |= FIELD_PREP(SX9360_REG_AFE_CTRL1_RESFILTIN_MASK,\n\t\t\t\t\t   raw / 2000);\n\t\tbreak;\n\tcase SX9360_REG_AFE_PARAM0_PHR:\n\tcase SX9360_REG_AFE_PARAM0_PHM:\n\t\tret = device_property_read_u32(dev, \"semtech,resolution\", &raw);\n\t\tif (ret)\n\t\t\tbreak;\n\n\t\traw = ilog2(raw) - 3;\n\n\t\treg_def->def &= ~SX9360_REG_AFE_PARAM0_RESOLUTION_MASK;\n\t\treg_def->def |= FIELD_PREP(SX9360_REG_AFE_PARAM0_RESOLUTION_MASK, raw);\n\t\tbreak;\n\tcase SX9360_REG_PROX_CTRL0_PHR:\n\tcase SX9360_REG_PROX_CTRL0_PHM:\n\t\tret = device_property_read_u32(dev, \"semtech,proxraw-strength\", &raw);\n\t\tif (ret)\n\t\t\tbreak;\n\n\t\treg_def->def &= ~SX9360_REG_PROX_CTRL0_RAWFILT_MASK;\n\t\treg_def->def |= FIELD_PREP(SX9360_REG_PROX_CTRL0_RAWFILT_MASK, raw);\n\t\tbreak;\n\tcase SX9360_REG_PROX_CTRL3:\n\t\tret = device_property_read_u32(dev, \"semtech,avg-pos-strength\",\n\t\t\t\t\t       &pos);\n\t\tif (ret)\n\t\t\tbreak;\n\n\t\t \n\t\traw = clamp(ilog2(pos), 3, 11) - (pos >= 32 ? 4 : 3);\n\t\treg_def->def &= ~SX9360_REG_PROX_CTRL3_AVGPOS_FILT_MASK;\n\t\treg_def->def |= FIELD_PREP(SX9360_REG_PROX_CTRL3_AVGPOS_FILT_MASK, raw);\n\t\tbreak;\n\t}\n\n\treturn reg_def;\n}\n\nstatic int sx9360_check_whoami(struct device *dev, struct iio_dev *indio_dev)\n{\n\t \n\tindio_dev->name = \"sx9360\";\n\treturn 0;\n}\n\nstatic const struct sx_common_chip_info sx9360_chip_info = {\n\t.reg_stat = SX9360_REG_STAT,\n\t.reg_irq_msk = SX9360_REG_IRQ_MSK,\n\t.reg_enable_chan = SX9360_REG_GNRL_CTRL0,\n\t.reg_reset = SX9360_REG_RESET,\n\n\t.mask_enable_chan = SX9360_REG_GNRL_CTRL0_PHEN_MASK,\n\t.stat_offset = 2,\n\t.num_channels = SX9360_NUM_CHANNELS,\n\t.num_default_regs = ARRAY_SIZE(sx9360_default_regs),\n\n\t.ops = {\n\t\t.read_prox_data = sx9360_read_prox_data,\n\t\t.check_whoami = sx9360_check_whoami,\n\t\t.init_compensation = sx9360_init_compensation,\n\t\t.wait_for_sample = sx9360_wait_for_sample,\n\t\t.get_default_reg = sx9360_get_default_reg,\n\t},\n\n\t.iio_channels = sx9360_channels,\n\t.num_iio_channels = ARRAY_SIZE(sx9360_channels),\n\t.iio_info =  {\n\t\t.read_raw = sx9360_read_raw,\n\t\t.read_avail = sx9360_read_avail,\n\t\t.read_label = sx9360_read_label,\n\t\t.read_event_value = sx9360_read_event_val,\n\t\t.write_event_value = sx9360_write_event_val,\n\t\t.write_raw = sx9360_write_raw,\n\t\t.read_event_config = sx_common_read_event_config,\n\t\t.write_event_config = sx_common_write_event_config,\n\t},\n};\n\nstatic int sx9360_probe(struct i2c_client *client)\n{\n\treturn sx_common_probe(client, &sx9360_chip_info, &sx9360_regmap_config);\n}\n\nstatic int sx9360_suspend(struct device *dev)\n{\n\tstruct sx_common_data *data = iio_priv(dev_get_drvdata(dev));\n\tunsigned int regval;\n\tint ret;\n\n\tdisable_irq_nosync(data->client->irq);\n\n\tmutex_lock(&data->mutex);\n\tret = regmap_read(data->regmap, SX9360_REG_GNRL_CTRL0, &regval);\n\n\tdata->suspend_ctrl =\n\t\tFIELD_GET(SX9360_REG_GNRL_CTRL0_PHEN_MASK, regval);\n\n\tif (ret < 0)\n\t\tgoto out;\n\n\t \n\tret = regmap_write(data->regmap, SX9360_REG_GNRL_CTRL0, 0);\n\nout:\n\tmutex_unlock(&data->mutex);\n\treturn ret;\n}\n\nstatic int sx9360_resume(struct device *dev)\n{\n\tstruct sx_common_data *data = iio_priv(dev_get_drvdata(dev));\n\tint ret;\n\n\tmutex_lock(&data->mutex);\n\tret = regmap_update_bits(data->regmap, SX9360_REG_GNRL_CTRL0,\n\t\t\t\t SX9360_REG_GNRL_CTRL0_PHEN_MASK,\n\t\t\t\t data->suspend_ctrl);\n\tmutex_unlock(&data->mutex);\n\tif (ret)\n\t\treturn ret;\n\n\tenable_irq(data->client->irq);\n\treturn 0;\n}\n\nstatic DEFINE_SIMPLE_DEV_PM_OPS(sx9360_pm_ops, sx9360_suspend, sx9360_resume);\n\nstatic const struct acpi_device_id sx9360_acpi_match[] = {\n\t{ \"STH9360\", SX9360_WHOAMI_VALUE },\n\t{ \"SAMM0208\", SX9360_WHOAMI_VALUE },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, sx9360_acpi_match);\n\nstatic const struct of_device_id sx9360_of_match[] = {\n\t{ .compatible = \"semtech,sx9360\", (void *)SX9360_WHOAMI_VALUE },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, sx9360_of_match);\n\nstatic const struct i2c_device_id sx9360_id[] = {\n\t{\"sx9360\", SX9360_WHOAMI_VALUE },\n\t{ }\n};\nMODULE_DEVICE_TABLE(i2c, sx9360_id);\n\nstatic struct i2c_driver sx9360_driver = {\n\t.driver = {\n\t\t.name\t= \"sx9360\",\n\t\t.acpi_match_table = sx9360_acpi_match,\n\t\t.of_match_table = sx9360_of_match,\n\t\t.pm = pm_sleep_ptr(&sx9360_pm_ops),\n\n\t\t \n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t},\n\t.probe\t\t= sx9360_probe,\n\t.id_table\t= sx9360_id,\n};\nmodule_i2c_driver(sx9360_driver);\n\nMODULE_AUTHOR(\"Gwendal Grignou <gwendal@chromium.org>\");\nMODULE_DESCRIPTION(\"Driver for Semtech SX9360 proximity sensor\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(SEMTECH_PROX);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}