
STMars_modular_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008464  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  080085f8  080085f8  000185f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a38  08008a38  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  08008a38  08008a38  00018a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a40  08008a40  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a40  08008a40  00018a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a44  08008a44  00018a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08008a48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001fc  08008c44  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000548  08008c44  00020548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eaba  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024ec  00000000  00000000  0002ece6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b18  00000000  00000000  000311d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009e0  00000000  00000000  00031cf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020fba  00000000  00000000  000326d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dbd2  00000000  00000000  0005368a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c1677  00000000  00000000  0006125c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001228d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003874  00000000  00000000  00122950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080085dc 	.word	0x080085dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080085dc 	.word	0x080085dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <MX_DMA_Init+0x2c>)
 8000fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fb2:	4a08      	ldr	r2, [pc, #32]	; (8000fd4 <MX_DMA_Init+0x2c>)
 8000fb4:	f043 0301 	orr.w	r3, r3, #1
 8000fb8:	6493      	str	r3, [r2, #72]	; 0x48
 8000fba:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <MX_DMA_Init+0x2c>)
 8000fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]

}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <MX_GPIO_Init+0x8c>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff2:	4a1c      	ldr	r2, [pc, #112]	; (8001064 <MX_GPIO_Init+0x8c>)
 8000ff4:	f043 0304 	orr.w	r3, r3, #4
 8000ff8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <MX_GPIO_Init+0x8c>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffe:	f003 0304 	and.w	r3, r3, #4
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <MX_GPIO_Init+0x8c>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100a:	4a16      	ldr	r2, [pc, #88]	; (8001064 <MX_GPIO_Init+0x8c>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <MX_GPIO_Init+0x8c>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	4b11      	ldr	r3, [pc, #68]	; (8001064 <MX_GPIO_Init+0x8c>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001022:	4a10      	ldr	r2, [pc, #64]	; (8001064 <MX_GPIO_Init+0x8c>)
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102a:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <MX_GPIO_Init+0x8c>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2108      	movs	r1, #8
 800103a:	480b      	ldr	r0, [pc, #44]	; (8001068 <MX_GPIO_Init+0x90>)
 800103c:	f001 fbda 	bl	80027f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001040:	2308      	movs	r3, #8
 8001042:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	2301      	movs	r3, #1
 8001046:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2300      	movs	r3, #0
 800104e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	4619      	mov	r1, r3
 8001056:	4804      	ldr	r0, [pc, #16]	; (8001068 <MX_GPIO_Init+0x90>)
 8001058:	f001 fa62 	bl	8002520 <HAL_GPIO_Init>

}
 800105c:	bf00      	nop
 800105e:	3720      	adds	r7, #32
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40021000 	.word	0x40021000
 8001068:	48000400 	.word	0x48000400

0800106c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001070:	f000 fe97 	bl	8001da2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001074:	f000 f820 	bl	80010b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001078:	f7ff ffae 	bl	8000fd8 <MX_GPIO_Init>
  MX_DMA_Init();
 800107c:	f7ff ff94 	bl	8000fa8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001080:	f000 fd56 	bl	8001b30 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001084:	f000 fd24 	bl	8001ad0 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001088:	f000 f89a 	bl	80011c0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  UARTDMA_Init(&huartdma1, &huart1);
 800108c:	4908      	ldr	r1, [pc, #32]	; (80010b0 <main+0x44>)
 800108e:	4809      	ldr	r0, [pc, #36]	; (80010b4 <main+0x48>)
 8001090:	f000 fcd0 	bl	8001a34 <UARTDMA_Init>
  while (1)
  {
	  //
	  	  // RECEIVE
	  	  //
	  	  if(UARTDMA_IsDataReceivedReady(&huartdma1))
 8001094:	4807      	ldr	r0, [pc, #28]	; (80010b4 <main+0x48>)
 8001096:	f000 fc81 	bl	800199c <UARTDMA_IsDataReceivedReady>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d002      	beq.n	80010a6 <main+0x3a>
	  	  {
	  		  UART_ParseLine(&huartdma1); // Parsing function
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <main+0x48>)
 80010a2:	f000 fa09 	bl	80014b8 <UART_ParseLine>
	  	  }

	  	  //
	  	  // TRANSMIT
	  	  //
	  	  UARTDMA_TransmitEvent(&huartdma1);
 80010a6:	4803      	ldr	r0, [pc, #12]	; (80010b4 <main+0x48>)
 80010a8:	f000 fc8a 	bl	80019c0 <UARTDMA_TransmitEvent>
	  	  if(UARTDMA_IsDataReceivedReady(&huartdma1))
 80010ac:	e7f2      	b.n	8001094 <main+0x28>
 80010ae:	bf00      	nop
 80010b0:	20000440 	.word	0x20000440
 80010b4:	20000264 	.word	0x20000264

080010b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b0ac      	sub	sp, #176	; 0xb0
 80010bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010be:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80010c2:	2244      	movs	r2, #68	; 0x44
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 fcc6 	bl	8004a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2254      	movs	r2, #84	; 0x54
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 fcb8 	bl	8004a58 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010e8:	f001 fb9c 	bl	8002824 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010ec:	4b33      	ldr	r3, [pc, #204]	; (80011bc <SystemClock_Config+0x104>)
 80010ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010f2:	4a32      	ldr	r2, [pc, #200]	; (80011bc <SystemClock_Config+0x104>)
 80010f4:	f023 0318 	bic.w	r3, r3, #24
 80010f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010fc:	2314      	movs	r3, #20
 80010fe:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001100:	2301      	movs	r3, #1
 8001102:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001104:	2301      	movs	r3, #1
 8001106:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001110:	2360      	movs	r3, #96	; 0x60
 8001112:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001116:	2302      	movs	r3, #2
 8001118:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800111c:	2301      	movs	r3, #1
 800111e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001122:	2301      	movs	r3, #1
 8001124:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001128:	2328      	movs	r3, #40	; 0x28
 800112a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800112e:	2307      	movs	r3, #7
 8001130:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001134:	2302      	movs	r3, #2
 8001136:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800113a:	2302      	movs	r3, #2
 800113c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001140:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001144:	4618      	mov	r0, r3
 8001146:	f001 fbe1 	bl	800290c <HAL_RCC_OscConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001150:	f000 f852 	bl	80011f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001154:	230f      	movs	r3, #15
 8001156:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001158:	2303      	movs	r3, #3
 800115a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800115c:	2300      	movs	r3, #0
 800115e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001168:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800116c:	2104      	movs	r1, #4
 800116e:	4618      	mov	r0, r3
 8001170:	f001 ffec 	bl	800314c <HAL_RCC_ClockConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800117a:	f000 f83d 	bl	80011f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 800117e:	2303      	movs	r3, #3
 8001180:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001186:	2300      	movs	r3, #0
 8001188:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	4618      	mov	r0, r3
 800118e:	f002 f9e1 	bl	8003554 <HAL_RCCEx_PeriphCLKConfig>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8001198:	f000 f82e 	bl	80011f8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800119c:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011a0:	f001 fb5e 	bl	8002860 <HAL_PWREx_ControlVoltageScaling>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80011aa:	f000 f825 	bl	80011f8 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80011ae:	f002 fbc3 	bl	8003938 <HAL_RCCEx_EnableMSIPLLMode>
}
 80011b2:	bf00      	nop
 80011b4:	37b0      	adds	r7, #176	; 0xb0
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40021000 	.word	0x40021000

080011c0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2100      	movs	r1, #0
 80011c8:	200e      	movs	r0, #14
 80011ca:	f000 ff3a 	bl	8002042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011ce:	200e      	movs	r0, #14
 80011d0:	f000 ff53 	bl	800207a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2100      	movs	r1, #0
 80011d8:	200f      	movs	r0, #15
 80011da:	f000 ff32 	bl	8002042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80011de:	200f      	movs	r0, #15
 80011e0:	f000 ff4b 	bl	800207a <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2100      	movs	r1, #0
 80011e8:	2025      	movs	r0, #37	; 0x25
 80011ea:	f000 ff2a 	bl	8002042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80011ee:	2025      	movs	r0, #37	; 0x25
 80011f0:	f000 ff43 	bl	800207a <HAL_NVIC_EnableIRQ>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011fe:	e7fe      	b.n	80011fe <Error_Handler+0x6>

08001200 <UART_ParseLED>:
/*
 * 		LED=1\n 	// LED On
 * 		LED=0\n 	// LED Off
 */
void UART_ParseLED()
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
	uint8_t LedState; // Received state variable

	char* ParsePointer = strtok(NULL, ","); // Look for next token or end of string
 8001206:	491e      	ldr	r1, [pc, #120]	; (8001280 <UART_ParseLED+0x80>)
 8001208:	2000      	movs	r0, #0
 800120a:	f005 f8cd 	bl	80063a8 <strtok>
 800120e:	6078      	str	r0, [r7, #4]
	// Should be now: ParsePointer == 1'\0'

	if(strlen(ParsePointer) > 0) // If string exists
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d02f      	beq.n	8001278 <UART_ParseLED+0x78>
	{
		if(ParsePointer[0] < '0' || ParsePointer[0] > '9') // Chceck if there are only numbers
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b2f      	cmp	r3, #47	; 0x2f
 800121e:	d903      	bls.n	8001228 <UART_ParseLED+0x28>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b39      	cmp	r3, #57	; 0x39
 8001226:	d904      	bls.n	8001232 <UART_ParseLED+0x32>
		{
			UARTDMA_Print(&huartdma1, "LED wrong value. Don't use letters dude!\r\n"); // Print message
 8001228:	4916      	ldr	r1, [pc, #88]	; (8001284 <UART_ParseLED+0x84>)
 800122a:	4817      	ldr	r0, [pc, #92]	; (8001288 <UART_ParseLED+0x88>)
 800122c:	f000 fb91 	bl	8001952 <UARTDMA_Print>
			return;	// And exit parsing
 8001230:	e022      	b.n	8001278 <UART_ParseLED+0x78>
		}

		LedState = atoi(ParsePointer); // If there are no chars, change string to integer
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f003 fbe1 	bl	80049fa <atoi>
 8001238:	4603      	mov	r3, r0
 800123a:	70fb      	strb	r3, [r7, #3]

		if(LedState == 1) // LED ON
 800123c:	78fb      	ldrb	r3, [r7, #3]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d109      	bne.n	8001256 <UART_ParseLED+0x56>
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001242:	2201      	movs	r2, #1
 8001244:	2108      	movs	r1, #8
 8001246:	4811      	ldr	r0, [pc, #68]	; (800128c <UART_ParseLED+0x8c>)
 8001248:	f001 fad4 	bl	80027f4 <HAL_GPIO_WritePin>
			UARTDMA_Print(&huartdma1, "LED On\r\n");
 800124c:	4910      	ldr	r1, [pc, #64]	; (8001290 <UART_ParseLED+0x90>)
 800124e:	480e      	ldr	r0, [pc, #56]	; (8001288 <UART_ParseLED+0x88>)
 8001250:	f000 fb7f 	bl	8001952 <UARTDMA_Print>
 8001254:	e010      	b.n	8001278 <UART_ParseLED+0x78>
		}
		else if(LedState == 0) // LED OFF
 8001256:	78fb      	ldrb	r3, [r7, #3]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d109      	bne.n	8001270 <UART_ParseLED+0x70>
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	2108      	movs	r1, #8
 8001260:	480a      	ldr	r0, [pc, #40]	; (800128c <UART_ParseLED+0x8c>)
 8001262:	f001 fac7 	bl	80027f4 <HAL_GPIO_WritePin>
			UARTDMA_Print(&huartdma1, "LED Off\r\n");
 8001266:	490b      	ldr	r1, [pc, #44]	; (8001294 <UART_ParseLED+0x94>)
 8001268:	4807      	ldr	r0, [pc, #28]	; (8001288 <UART_ParseLED+0x88>)
 800126a:	f000 fb72 	bl	8001952 <UARTDMA_Print>
 800126e:	e003      	b.n	8001278 <UART_ParseLED+0x78>
		}
		else // Wrong state number
		{
			UARTDMA_Print(&huartdma1, "LED wrong value. Use 0 or 1.\r\n");
 8001270:	4909      	ldr	r1, [pc, #36]	; (8001298 <UART_ParseLED+0x98>)
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <UART_ParseLED+0x88>)
 8001274:	f000 fb6d 	bl	8001952 <UARTDMA_Print>
		}
	}
}
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	080085f8 	.word	0x080085f8
 8001284:	080085fc 	.word	0x080085fc
 8001288:	20000264 	.word	0x20000264
 800128c:	48000400 	.word	0x48000400
 8001290:	08008628 	.word	0x08008628
 8001294:	08008634 	.word	0x08008634
 8001298:	08008640 	.word	0x08008640

0800129c <UART_ParseENV>:

/*
 * ENV=X,Y,Z\0 // X - temperature, Y - humidity, Z - pressure
 */
void UART_ParseENV()
{
 800129c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
	uint8_t i,j; // Iterators
	float EnvParameters[3]; // Temperature, humidity, pressure

	for(i = 0; i<3; i++) // 3 parameters are expected
 80012a2:	2300      	movs	r3, #0
 80012a4:	75fb      	strb	r3, [r7, #23]
 80012a6:	e078      	b.n	800139a <UART_ParseENV+0xfe>
	{
		char* ParsePointer = strtok(NULL, ","); // Look for next token or end of string
 80012a8:	4957      	ldr	r1, [pc, #348]	; (8001408 <UART_ParseENV+0x16c>)
 80012aa:	2000      	movs	r0, #0
 80012ac:	f005 f87c 	bl	80063a8 <strtok>
 80012b0:	6138      	str	r0, [r7, #16]

		if(strlen(ParsePointer) > 0) // If string exists
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d04f      	beq.n	800135a <UART_ParseENV+0xbe>
		{
			for(j=0; ParsePointer[j] != 0; j++) // Loop over all chars in current strong-block
 80012ba:	2300      	movs	r3, #0
 80012bc:	75bb      	strb	r3, [r7, #22]
 80012be:	e045      	b.n	800134c <UART_ParseENV+0xb0>
			{
				if((ParsePointer[j] < '0' || ParsePointer[j] > '9') && ParsePointer[j] != '.' ) // Check if there are only numbers or dot sign
 80012c0:	7dbb      	ldrb	r3, [r7, #22]
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4413      	add	r3, r2
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b2f      	cmp	r3, #47	; 0x2f
 80012ca:	d905      	bls.n	80012d8 <UART_ParseENV+0x3c>
 80012cc:	7dbb      	ldrb	r3, [r7, #22]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4413      	add	r3, r2
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b39      	cmp	r3, #57	; 0x39
 80012d6:	d925      	bls.n	8001324 <UART_ParseENV+0x88>
 80012d8:	7dbb      	ldrb	r3, [r7, #22]
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4413      	add	r3, r2
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b2e      	cmp	r3, #46	; 0x2e
 80012e2:	d01f      	beq.n	8001324 <UART_ParseENV+0x88>
				{
					sprintf(Message, "ENV wrong value. Don't use letters dude!\r\n"); // If not, Error message
 80012e4:	4b49      	ldr	r3, [pc, #292]	; (800140c <UART_ParseENV+0x170>)
 80012e6:	4a4a      	ldr	r2, [pc, #296]	; (8001410 <UART_ParseENV+0x174>)
 80012e8:	4614      	mov	r4, r2
 80012ea:	469c      	mov	ip, r3
 80012ec:	f104 0e20 	add.w	lr, r4, #32
 80012f0:	4665      	mov	r5, ip
 80012f2:	4626      	mov	r6, r4
 80012f4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012f6:	6028      	str	r0, [r5, #0]
 80012f8:	6069      	str	r1, [r5, #4]
 80012fa:	60aa      	str	r2, [r5, #8]
 80012fc:	60eb      	str	r3, [r5, #12]
 80012fe:	3410      	adds	r4, #16
 8001300:	f10c 0c10 	add.w	ip, ip, #16
 8001304:	4574      	cmp	r4, lr
 8001306:	d1f3      	bne.n	80012f0 <UART_ParseENV+0x54>
 8001308:	4662      	mov	r2, ip
 800130a:	4623      	mov	r3, r4
 800130c:	cb03      	ldmia	r3!, {r0, r1}
 800130e:	6010      	str	r0, [r2, #0]
 8001310:	6051      	str	r1, [r2, #4]
 8001312:	8819      	ldrh	r1, [r3, #0]
 8001314:	789b      	ldrb	r3, [r3, #2]
 8001316:	8111      	strh	r1, [r2, #8]
 8001318:	7293      	strb	r3, [r2, #10]
					UARTDMA_Print(&huartdma1, Message); // Print message
 800131a:	493c      	ldr	r1, [pc, #240]	; (800140c <UART_ParseENV+0x170>)
 800131c:	483d      	ldr	r0, [pc, #244]	; (8001414 <UART_ParseENV+0x178>)
 800131e:	f000 fb18 	bl	8001952 <UARTDMA_Print>
					return;	// And exit parsing
 8001322:	e06d      	b.n	8001400 <UART_ParseENV+0x164>
				}

				EnvParameters[i] = atof(ParsePointer); // If there are no chars, change string to integer
 8001324:	6938      	ldr	r0, [r7, #16]
 8001326:	f003 fb65 	bl	80049f4 <atof>
 800132a:	ec53 2b10 	vmov	r2, r3, d0
 800132e:	7dfc      	ldrb	r4, [r7, #23]
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fc68 	bl	8000c08 <__aeabi_d2f>
 8001338:	4602      	mov	r2, r0
 800133a:	00a3      	lsls	r3, r4, #2
 800133c:	f107 0118 	add.w	r1, r7, #24
 8001340:	440b      	add	r3, r1
 8001342:	3b14      	subs	r3, #20
 8001344:	601a      	str	r2, [r3, #0]
			for(j=0; ParsePointer[j] != 0; j++) // Loop over all chars in current strong-block
 8001346:	7dbb      	ldrb	r3, [r7, #22]
 8001348:	3301      	adds	r3, #1
 800134a:	75bb      	strb	r3, [r7, #22]
 800134c:	7dbb      	ldrb	r3, [r7, #22]
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4413      	add	r3, r2
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d1b3      	bne.n	80012c0 <UART_ParseENV+0x24>
 8001358:	e01c      	b.n	8001394 <UART_ParseENV+0xf8>
			}
		}
		else
		{
			sprintf(Message, "ENV too less values. ENV=X,Y,Z\\n\r\n"); // If not, Error message
 800135a:	4b2c      	ldr	r3, [pc, #176]	; (800140c <UART_ParseENV+0x170>)
 800135c:	4a2e      	ldr	r2, [pc, #184]	; (8001418 <UART_ParseENV+0x17c>)
 800135e:	4614      	mov	r4, r2
 8001360:	469c      	mov	ip, r3
 8001362:	f104 0e20 	add.w	lr, r4, #32
 8001366:	4665      	mov	r5, ip
 8001368:	4626      	mov	r6, r4
 800136a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800136c:	6028      	str	r0, [r5, #0]
 800136e:	6069      	str	r1, [r5, #4]
 8001370:	60aa      	str	r2, [r5, #8]
 8001372:	60eb      	str	r3, [r5, #12]
 8001374:	3410      	adds	r4, #16
 8001376:	f10c 0c10 	add.w	ip, ip, #16
 800137a:	4574      	cmp	r4, lr
 800137c:	d1f3      	bne.n	8001366 <UART_ParseENV+0xca>
 800137e:	4663      	mov	r3, ip
 8001380:	4622      	mov	r2, r4
 8001382:	8811      	ldrh	r1, [r2, #0]
 8001384:	7892      	ldrb	r2, [r2, #2]
 8001386:	8019      	strh	r1, [r3, #0]
 8001388:	709a      	strb	r2, [r3, #2]
			UARTDMA_Print(&huartdma1, Message); // Print message
 800138a:	4920      	ldr	r1, [pc, #128]	; (800140c <UART_ParseENV+0x170>)
 800138c:	4821      	ldr	r0, [pc, #132]	; (8001414 <UART_ParseENV+0x178>)
 800138e:	f000 fae0 	bl	8001952 <UARTDMA_Print>
			return;	// And exit parsing
 8001392:	e035      	b.n	8001400 <UART_ParseENV+0x164>
	for(i = 0; i<3; i++) // 3 parameters are expected
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	3301      	adds	r3, #1
 8001398:	75fb      	strb	r3, [r7, #23]
 800139a:	7dfb      	ldrb	r3, [r7, #23]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d983      	bls.n	80012a8 <UART_ParseENV+0xc>
		}
	}

	// Print back received data
	sprintf(Message, "Temperature: %f\r\n", EnvParameters[0]);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f8e0 	bl	8000568 <__aeabi_f2d>
 80013a8:	4603      	mov	r3, r0
 80013aa:	460c      	mov	r4, r1
 80013ac:	461a      	mov	r2, r3
 80013ae:	4623      	mov	r3, r4
 80013b0:	491a      	ldr	r1, [pc, #104]	; (800141c <UART_ParseENV+0x180>)
 80013b2:	4816      	ldr	r0, [pc, #88]	; (800140c <UART_ParseENV+0x170>)
 80013b4:	f004 f99c 	bl	80056f0 <siprintf>
	UARTDMA_Print(&huartdma1, Message);
 80013b8:	4914      	ldr	r1, [pc, #80]	; (800140c <UART_ParseENV+0x170>)
 80013ba:	4816      	ldr	r0, [pc, #88]	; (8001414 <UART_ParseENV+0x178>)
 80013bc:	f000 fac9 	bl	8001952 <UARTDMA_Print>

	sprintf(Message, "Humidity: %f\r\n", EnvParameters[1]);
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff f8d0 	bl	8000568 <__aeabi_f2d>
 80013c8:	4603      	mov	r3, r0
 80013ca:	460c      	mov	r4, r1
 80013cc:	461a      	mov	r2, r3
 80013ce:	4623      	mov	r3, r4
 80013d0:	4913      	ldr	r1, [pc, #76]	; (8001420 <UART_ParseENV+0x184>)
 80013d2:	480e      	ldr	r0, [pc, #56]	; (800140c <UART_ParseENV+0x170>)
 80013d4:	f004 f98c 	bl	80056f0 <siprintf>
	UARTDMA_Print(&huartdma1, Message);
 80013d8:	490c      	ldr	r1, [pc, #48]	; (800140c <UART_ParseENV+0x170>)
 80013da:	480e      	ldr	r0, [pc, #56]	; (8001414 <UART_ParseENV+0x178>)
 80013dc:	f000 fab9 	bl	8001952 <UARTDMA_Print>

	sprintf(Message, "Pressure: %f\r\n", EnvParameters[2]);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f8c0 	bl	8000568 <__aeabi_f2d>
 80013e8:	4603      	mov	r3, r0
 80013ea:	460c      	mov	r4, r1
 80013ec:	461a      	mov	r2, r3
 80013ee:	4623      	mov	r3, r4
 80013f0:	490c      	ldr	r1, [pc, #48]	; (8001424 <UART_ParseENV+0x188>)
 80013f2:	4806      	ldr	r0, [pc, #24]	; (800140c <UART_ParseENV+0x170>)
 80013f4:	f004 f97c 	bl	80056f0 <siprintf>
	UARTDMA_Print(&huartdma1, Message);
 80013f8:	4904      	ldr	r1, [pc, #16]	; (800140c <UART_ParseENV+0x170>)
 80013fa:	4806      	ldr	r0, [pc, #24]	; (8001414 <UART_ParseENV+0x178>)
 80013fc:	f000 faa9 	bl	8001952 <UARTDMA_Print>
}
 8001400:	371c      	adds	r7, #28
 8001402:	46bd      	mov	sp, r7
 8001404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001406:	bf00      	nop
 8001408:	080085f8 	.word	0x080085f8
 800140c:	20000370 	.word	0x20000370
 8001410:	08008660 	.word	0x08008660
 8001414:	20000264 	.word	0x20000264
 8001418:	0800868c 	.word	0x0800868c
 800141c:	080086b0 	.word	0x080086b0
 8001420:	080086c4 	.word	0x080086c4
 8001424:	080086d4 	.word	0x080086d4

08001428 <UART_ParseNAME>:
/*
 * 		NAME=X\n	// Change name for X
 * 		NAME=?\n	// introduce yourself
 */
void UART_ParseNAME()
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
	char* ParsePointer = strtok(NULL, ","); // Get next string till token ',' or \0
 800142e:	491a      	ldr	r1, [pc, #104]	; (8001498 <UART_ParseNAME+0x70>)
 8001430:	2000      	movs	r0, #0
 8001432:	f004 ffb9 	bl	80063a8 <strtok>
 8001436:	6078      	str	r0, [r7, #4]

	if(strlen(ParsePointer) > 0) // If string exists
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d016      	beq.n	800146e <UART_ParseNAME+0x46>
	{
		if(strcmp(ParsePointer, "?") == 0) // If '?' is behind '='
 8001440:	4916      	ldr	r1, [pc, #88]	; (800149c <UART_ParseNAME+0x74>)
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7fe fec4 	bl	80001d0 <strcmp>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d105      	bne.n	800145a <UART_ParseNAME+0x32>
		{
			sprintf(Message, "My name is %s\r\n", MyName); // Introduce yourself
 800144e:	4a14      	ldr	r2, [pc, #80]	; (80014a0 <UART_ParseNAME+0x78>)
 8001450:	4914      	ldr	r1, [pc, #80]	; (80014a4 <UART_ParseNAME+0x7c>)
 8001452:	4815      	ldr	r0, [pc, #84]	; (80014a8 <UART_ParseNAME+0x80>)
 8001454:	f004 f94c 	bl	80056f0 <siprintf>
 8001458:	e015      	b.n	8001486 <UART_ParseNAME+0x5e>
		}
		else
		{
			strcpy(MyName, ParsePointer); // Change name for string passed in received message
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4810      	ldr	r0, [pc, #64]	; (80014a0 <UART_ParseNAME+0x78>)
 800145e:	f004 f967 	bl	8005730 <strcpy>
			sprintf(Message, "Name changed to %s\r\n", MyName);
 8001462:	4a0f      	ldr	r2, [pc, #60]	; (80014a0 <UART_ParseNAME+0x78>)
 8001464:	4911      	ldr	r1, [pc, #68]	; (80014ac <UART_ParseNAME+0x84>)
 8001466:	4810      	ldr	r0, [pc, #64]	; (80014a8 <UART_ParseNAME+0x80>)
 8001468:	f004 f942 	bl	80056f0 <siprintf>
 800146c:	e00b      	b.n	8001486 <UART_ParseNAME+0x5e>
		}
	}
	else
	{
		// Error
		sprintf(Message, "Name cannot be empty!\r\n");
 800146e:	4a0e      	ldr	r2, [pc, #56]	; (80014a8 <UART_ParseNAME+0x80>)
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <UART_ParseNAME+0x88>)
 8001472:	4615      	mov	r5, r2
 8001474:	461c      	mov	r4, r3
 8001476:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001478:	6028      	str	r0, [r5, #0]
 800147a:	6069      	str	r1, [r5, #4]
 800147c:	60aa      	str	r2, [r5, #8]
 800147e:	60eb      	str	r3, [r5, #12]
 8001480:	cc03      	ldmia	r4!, {r0, r1}
 8001482:	6128      	str	r0, [r5, #16]
 8001484:	6169      	str	r1, [r5, #20]
	}

	// Send back a message
	UARTDMA_Print(&huartdma1, Message);
 8001486:	4908      	ldr	r1, [pc, #32]	; (80014a8 <UART_ParseNAME+0x80>)
 8001488:	480a      	ldr	r0, [pc, #40]	; (80014b4 <UART_ParseNAME+0x8c>)
 800148a:	f000 fa62 	bl	8001952 <UARTDMA_Print>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bdb0      	pop	{r4, r5, r7, pc}
 8001496:	bf00      	nop
 8001498:	080085f8 	.word	0x080085f8
 800149c:	080086e4 	.word	0x080086e4
 80014a0:	20000000 	.word	0x20000000
 80014a4:	080086e8 	.word	0x080086e8
 80014a8:	20000370 	.word	0x20000370
 80014ac:	080086f8 	.word	0x080086f8
 80014b0:	08008710 	.word	0x08008710
 80014b4:	20000264 	.word	0x20000264

080014b8 <UART_ParseLine>:
 * 		ENV=X,Y,Z\n // X - temperature, Y - humidity, Z - pressure
 * 		NAME=X\n	// Change name for X
 * 		NAME=?\n	// introduce yourself
 */
void UART_ParseLine(UARTDMA_HandleTypeDef *huartdma)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b094      	sub	sp, #80	; 0x50
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	char BufferReceive[64];

	if(!UARTDMA_GetLineFromReceiveBuffer(huartdma, BufferReceive))
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	4619      	mov	r1, r3
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 fa12 	bl	80018f0 <UARTDMA_GetLineFromReceiveBuffer>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d123      	bne.n	800151a <UART_ParseLine+0x62>
	{
		// Header
		char* ParsePointer = strtok(BufferReceive, "="); // LED\0   1\0
 80014d2:	f107 030c 	add.w	r3, r7, #12
 80014d6:	4913      	ldr	r1, [pc, #76]	; (8001524 <UART_ParseLine+0x6c>)
 80014d8:	4618      	mov	r0, r3
 80014da:	f004 ff65 	bl	80063a8 <strtok>
 80014de:	64f8      	str	r0, [r7, #76]	; 0x4c
		// ParsePointer == LED\0

	  if(strcmp(ParsePointer, "LED") == 0)
 80014e0:	4911      	ldr	r1, [pc, #68]	; (8001528 <UART_ParseLine+0x70>)
 80014e2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80014e4:	f7fe fe74 	bl	80001d0 <strcmp>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <UART_ParseLine+0x3c>
	  {
		  UART_ParseLED();
 80014ee:	f7ff fe87 	bl	8001200 <UART_ParseLED>
	  {
		  UART_ParseNAME();
	  }

	}
}
 80014f2:	e012      	b.n	800151a <UART_ParseLine+0x62>
	  else if(strcmp(ParsePointer, "ENV") == 0)
 80014f4:	490d      	ldr	r1, [pc, #52]	; (800152c <UART_ParseLine+0x74>)
 80014f6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80014f8:	f7fe fe6a 	bl	80001d0 <strcmp>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d102      	bne.n	8001508 <UART_ParseLine+0x50>
		  UART_ParseENV();
 8001502:	f7ff fecb 	bl	800129c <UART_ParseENV>
}
 8001506:	e008      	b.n	800151a <UART_ParseLine+0x62>
	  else if(strcmp(ParsePointer, "NAME") == 0)
 8001508:	4909      	ldr	r1, [pc, #36]	; (8001530 <UART_ParseLine+0x78>)
 800150a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800150c:	f7fe fe60 	bl	80001d0 <strcmp>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d101      	bne.n	800151a <UART_ParseLine+0x62>
		  UART_ParseNAME();
 8001516:	f7ff ff87 	bl	8001428 <UART_ParseNAME>
}
 800151a:	bf00      	nop
 800151c:	3750      	adds	r7, #80	; 0x50
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	08008728 	.word	0x08008728
 8001528:	0800872c 	.word	0x0800872c
 800152c:	08008730 	.word	0x08008730
 8001530:	08008734 	.word	0x08008734

08001534 <RB_Read>:
**/
#include "main.h"
#include "ring_buffer.h"

RB_Status RB_Read(RingBuffer *rb, uint8_t *Value)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
	if(rb->Head == rb->Tail) // Check if there is something to read (Tail hits Head pointer)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	781a      	ldrb	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	785b      	ldrb	r3, [r3, #1]
 8001546:	429a      	cmp	r2, r3
 8001548:	d101      	bne.n	800154e <RB_Read+0x1a>
	{
		return RB_ERROR; // Nothing to read
 800154a:	2301      	movs	r3, #1
 800154c:	e015      	b.n	800157a <RB_Read+0x46>
	}

	*Value = rb->Buffer[rb->Tail];  // Write byte to variable from Value pointer
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	785b      	ldrb	r3, [r3, #1]
 8001552:	461a      	mov	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	789a      	ldrb	r2, [r3, #2]
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	701a      	strb	r2, [r3, #0]

	rb->Tail = (rb->Tail + 1) % RING_BUFFER_SIZE; // New Tail pointer value
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	785b      	ldrb	r3, [r3, #1]
 8001562:	3301      	adds	r3, #1
 8001564:	425a      	negs	r2, r3
 8001566:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800156a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800156e:	bf58      	it	pl
 8001570:	4253      	negpl	r3, r2
 8001572:	b2da      	uxtb	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	705a      	strb	r2, [r3, #1]

	return RB_OK;	// Return Success
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <RB_Write>:


RB_Status RB_Write(RingBuffer *rb, uint8_t Value)
{
 8001586:	b480      	push	{r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	460b      	mov	r3, r1
 8001590:	70fb      	strb	r3, [r7, #3]
	uint8_t TmpHead = (rb->Head + 1) % RING_BUFFER_SIZE; // Temp Head pointer for free space check
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	3301      	adds	r3, #1
 8001598:	425a      	negs	r2, r3
 800159a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800159e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80015a2:	bf58      	it	pl
 80015a4:	4253      	negpl	r3, r2
 80015a6:	73fb      	strb	r3, [r7, #15]

	if(TmpHead == rb->Tail) // Check if there is one free space in front of Had pointer
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	785b      	ldrb	r3, [r3, #1]
 80015ac:	7bfa      	ldrb	r2, [r7, #15]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d101      	bne.n	80015b6 <RB_Write+0x30>
	{
		return RB_ERROR; // No free space error
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00a      	b.n	80015cc <RB_Write+0x46>
	}

	rb->Buffer[rb->Head] = Value; // Write new byte in Head position
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	461a      	mov	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4413      	add	r3, r2
 80015c0:	78fa      	ldrb	r2, [r7, #3]
 80015c2:	709a      	strb	r2, [r3, #2]
	rb->Head = TmpHead; 	// New Head pointer value
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	701a      	strb	r2, [r3, #0]

	return RB_OK;	// Return Success
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <HAL_MspInit+0x44>)
 80015e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e2:	4a0e      	ldr	r2, [pc, #56]	; (800161c <HAL_MspInit+0x44>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6613      	str	r3, [r2, #96]	; 0x60
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <HAL_MspInit+0x44>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_MspInit+0x44>)
 80015f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fa:	4a08      	ldr	r2, [pc, #32]	; (800161c <HAL_MspInit+0x44>)
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001600:	6593      	str	r3, [r2, #88]	; 0x58
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_MspInit+0x44>)
 8001604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	40021000 	.word	0x40021000

08001620 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001624:	e7fe      	b.n	8001624 <NMI_Handler+0x4>

08001626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162a:	e7fe      	b.n	800162a <HardFault_Handler+0x4>

0800162c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001630:	e7fe      	b.n	8001630 <MemManage_Handler+0x4>

08001632 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001636:	e7fe      	b.n	8001636 <BusFault_Handler+0x4>

08001638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800163c:	e7fe      	b.n	800163c <UsageFault_Handler+0x4>

0800163e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800163e:	b480      	push	{r7}
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800166c:	f000 fbee 	bl	8001e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <DMA1_Channel4_IRQHandler+0x10>)
 800167a:	f000 fe72 	bl	8002362 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200003b0 	.word	0x200003b0

08001688 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
	UARTDMA_DmaReceiveIrqHandler(&huartdma1);
 800168c:	4802      	ldr	r0, [pc, #8]	; (8001698 <DMA1_Channel5_IRQHandler+0x10>)
 800168e:	f000 f8aa 	bl	80017e6 <UARTDMA_DmaReceiveIrqHandler>
	return;
 8001692:	bf00      	nop
  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000264 	.word	0x20000264

0800169c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	UARTDMA_UartIrqHandler(&huartdma1);
 80016a0:	4803      	ldr	r0, [pc, #12]	; (80016b0 <USART1_IRQHandler+0x14>)
 80016a2:	f000 f875 	bl	8001790 <UARTDMA_UartIrqHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016a6:	4803      	ldr	r0, [pc, #12]	; (80016b4 <USART1_IRQHandler+0x18>)
 80016a8:	f002 fb94 	bl	8003dd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000264 	.word	0x20000264
 80016b4:	20000440 	.word	0x20000440

080016b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016c0:	4a14      	ldr	r2, [pc, #80]	; (8001714 <_sbrk+0x5c>)
 80016c2:	4b15      	ldr	r3, [pc, #84]	; (8001718 <_sbrk+0x60>)
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016cc:	4b13      	ldr	r3, [pc, #76]	; (800171c <_sbrk+0x64>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <_sbrk+0x64>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	; (8001720 <_sbrk+0x68>)
 80016d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <_sbrk+0x64>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d207      	bcs.n	80016f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e8:	f003 f98c 	bl	8004a04 <__errno>
 80016ec:	4602      	mov	r2, r0
 80016ee:	230c      	movs	r3, #12
 80016f0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295
 80016f6:	e009      	b.n	800170c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f8:	4b08      	ldr	r3, [pc, #32]	; (800171c <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fe:	4b07      	ldr	r3, [pc, #28]	; (800171c <_sbrk+0x64>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	4a05      	ldr	r2, [pc, #20]	; (800171c <_sbrk+0x64>)
 8001708:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800170a:	68fb      	ldr	r3, [r7, #12]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20010000 	.word	0x20010000
 8001718:	00000400 	.word	0x00000400
 800171c:	20000218 	.word	0x20000218
 8001720:	20000548 	.word	0x20000548

08001724 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001728:	4b17      	ldr	r3, [pc, #92]	; (8001788 <SystemInit+0x64>)
 800172a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800172e:	4a16      	ldr	r2, [pc, #88]	; (8001788 <SystemInit+0x64>)
 8001730:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001734:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001738:	4b14      	ldr	r3, [pc, #80]	; (800178c <SystemInit+0x68>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a13      	ldr	r2, [pc, #76]	; (800178c <SystemInit+0x68>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <SystemInit+0x68>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <SystemInit+0x68>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a0f      	ldr	r2, [pc, #60]	; (800178c <SystemInit+0x68>)
 8001750:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001754:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001758:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <SystemInit+0x68>)
 800175c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001760:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001762:	4b0a      	ldr	r3, [pc, #40]	; (800178c <SystemInit+0x68>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a09      	ldr	r2, [pc, #36]	; (800178c <SystemInit+0x68>)
 8001768:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800176c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <SystemInit+0x68>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001774:	4b04      	ldr	r3, [pc, #16]	; (8001788 <SystemInit+0x64>)
 8001776:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800177a:	609a      	str	r2, [r3, #8]
#endif
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000ed00 	.word	0xe000ed00
 800178c:	40021000 	.word	0x40021000

08001790 <UARTDMA_UartIrqHandler>:
//
//	UART IDLE interrupt handler
//		Put into USARTx_IRQHandler in user code section
//
void UARTDMA_UartIrqHandler(UARTDMA_HandleTypeDef *huartdma)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	if(huartdma->huart->Instance->ISR & UART_FLAG_IDLE)       // Check if Idle flag is set
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	f003 0310 	and.w	r3, r3, #16
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d018      	beq.n	80017da <UARTDMA_UartIrqHandler+0x4a>
	{
		volatile uint32_t tmp;
		tmp = huartdma->huart->Instance->ISR;                      // Read status register
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	60fb      	str	r3, [r7, #12]
		tmp = huartdma->huart->Instance->RQR;                      // Read data register
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	8b1b      	ldrh	r3, [r3, #24]
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	60fb      	str	r3, [r7, #12]

		huartdma->huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN; // Disable DMA - it will force Transfer Complete interrupt if it's enabled
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f022 0201 	bic.w	r2, r2, #1
 80017d4:	601a      	str	r2, [r3, #0]

		tmp = tmp; // For unused warning
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	60fb      	str	r3, [r7, #12]
	}
}
 80017da:	bf00      	nop
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <UARTDMA_DmaReceiveIrqHandler>:
//
//	DMA Receive interrupt handler
//		Put into DMA Stream Rx IRQHandler in first user code section. End with return;
//
void UARTDMA_DmaReceiveIrqHandler(UARTDMA_HandleTypeDef *huartdma)
{
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b086      	sub	sp, #24
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
	uint8_t *DmaBufferPointer;
	uint16_t i;
	uint16_t Length;	// Message length

	DMA_Base_Registers *DmaRegisters = (DMA_Base_Registers *) huartdma->huart->hdmarx->DmaBaseAddress; // Take registers base address
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	613b      	str	r3, [r7, #16]

	if (__HAL_DMA_GET_IT_SOURCE(huartdma->huart->hdmarx, DMA_IT_TC) != RESET) // Check if interrupt source is Transfer Complete
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d057      	beq.n	80018ba <UARTDMA_DmaReceiveIrqHandler+0xd4>
	{
		DmaRegisters->IFCR = DMA_FLAG_TC4 << huartdma->huart->hdmarx->ChannelIndex;	// Clear Transfer Complete flag
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001812:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001816:	409a      	lsls	r2, r3
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	609a      	str	r2, [r3, #8]

		Length = DMA_RX_BUFFER_SIZE - huartdma->huart->hdmarx->Instance->CNDTR; // Get the Length of transfered data
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	b29b      	uxth	r3, r3
 8001828:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800182c:	81fb      	strh	r3, [r7, #14]

		DmaBufferPointer = 	huartdma->DMA_RX_Buffer;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	3304      	adds	r3, #4
 8001832:	60bb      	str	r3, [r7, #8]

		for(i = 0; i < Length; i++) // Write all bytes into Ring Buffer
 8001834:	2300      	movs	r3, #0
 8001836:	82fb      	strh	r3, [r7, #22]
 8001838:	e01a      	b.n	8001870 <UARTDMA_DmaReceiveIrqHandler+0x8a>
		{
			RB_Write(&huartdma->UART_RX_Buffer, DmaBufferPointer[i]);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f103 0044 	add.w	r0, r3, #68	; 0x44
 8001840:	8afb      	ldrh	r3, [r7, #22]
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	4413      	add	r3, r2
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff fe9c 	bl	8001586 <RB_Write>

			if(DmaBufferPointer[i] == '\n')
 800184e:	8afb      	ldrh	r3, [r7, #22]
 8001850:	68ba      	ldr	r2, [r7, #8]
 8001852:	4413      	add	r3, r2
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b0a      	cmp	r3, #10
 8001858:	d107      	bne.n	800186a <UARTDMA_DmaReceiveIrqHandler+0x84>
			{
				huartdma->UartRxBufferLines++;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8001860:	3301      	adds	r3, #1
 8001862:	b2da      	uxtb	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
		for(i = 0; i < Length; i++) // Write all bytes into Ring Buffer
 800186a:	8afb      	ldrh	r3, [r7, #22]
 800186c:	3301      	adds	r3, #1
 800186e:	82fb      	strh	r3, [r7, #22]
 8001870:	8afa      	ldrh	r2, [r7, #22]
 8001872:	89fb      	ldrh	r3, [r7, #14]
 8001874:	429a      	cmp	r2, r3
 8001876:	d3e0      	bcc.n	800183a <UARTDMA_DmaReceiveIrqHandler+0x54>
			}
		}

		DmaRegisters->IFCR = 0x3FU << huartdma->huart->hdmarx->ChannelIndex; 		// Clear all interrupts
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800187e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001880:	223f      	movs	r2, #63	; 0x3f
 8001882:	409a      	lsls	r2, r3
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	609a      	str	r2, [r3, #8]
		huartdma->huart->hdmarx->Instance->CMAR = (uint32_t) huartdma->DMA_RX_Buffer; // Set memory address for DMA again
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	1d1a      	adds	r2, r3, #4
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	60da      	str	r2, [r3, #12]
		huartdma->huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; // Set number of bytes to receive
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2240      	movs	r2, #64	; 0x40
 80018a0:	605a      	str	r2, [r3, #4]
		huartdma->huart->hdmarx->Instance->CCR |= DMA_CCR_EN;            	// Start DMA transfer
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f042 0201 	orr.w	r2, r2, #1
 80018b8:	601a      	str	r2, [r3, #0]
	}
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <UARTDMA_PutCharToTxBuffer>:

//
//	Put one char to UART Transmit buffer
//
int UARTDMA_PutCharToTxBuffer(UARTDMA_HandleTypeDef *huartdma, char c)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	460b      	mov	r3, r1
 80018cc:	70fb      	strb	r3, [r7, #3]

	if(RB_OK != RB_Write(&huartdma->UART_TX_Buffer, c)) // Check if put to Ring Buffer ended with success
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	33c7      	adds	r3, #199	; 0xc7
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	4611      	mov	r1, r2
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fe55 	bl	8001586 <RB_Write>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <UARTDMA_PutCharToTxBuffer+0x24>
	{
		return 1; // Error code
 80018e2:	2301      	movs	r3, #1
 80018e4:	e000      	b.n	80018e8 <UARTDMA_PutCharToTxBuffer+0x26>
	}
	return 0; // Success code
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <UARTDMA_GetLineFromReceiveBuffer>:

//
// Get complete line (end with \n) from UART buffer
//
uint8_t UARTDMA_GetLineFromReceiveBuffer(UARTDMA_HandleTypeDef *huartdma, char *OutBuffer)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
	char *OurBufferPtr; // Helper pointer

	OurBufferPtr = OutBuffer; // Set helper pointer
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	60fb      	str	r3, [r7, #12]
	if(huartdma->UartRxBufferLines) // If there id something to read
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8001904:	2b00      	cmp	r3, #0
 8001906:	d01f      	beq.n	8001948 <UARTDMA_GetLineFromReceiveBuffer+0x58>
	{
		while(RB_OK == RB_Read(&huartdma->UART_RX_Buffer, (uint8_t*)OurBufferPtr)) // Get from Ring Buffer till end
 8001908:	e013      	b.n	8001932 <UARTDMA_GetLineFromReceiveBuffer+0x42>
		{
			if(*OurBufferPtr == '\n') // If end line byte hit
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b0a      	cmp	r3, #10
 8001910:	d10c      	bne.n	800192c <UARTDMA_GetLineFromReceiveBuffer+0x3c>
			{
				*OurBufferPtr = 0; // Change it to end cstring '\0' byte
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
				huartdma->UartRxBufferLines--; // Decrease received lines counter
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 800191e:	3b01      	subs	r3, #1
 8001920:	b2da      	uxtb	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
				return 0; // Exit if end line
 8001928:	2300      	movs	r3, #0
 800192a:	e00e      	b.n	800194a <UARTDMA_GetLineFromReceiveBuffer+0x5a>
			}

			OurBufferPtr++; // Increase pointer
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3301      	adds	r3, #1
 8001930:	60fb      	str	r3, [r7, #12]
		while(RB_OK == RB_Read(&huartdma->UART_RX_Buffer, (uint8_t*)OurBufferPtr)) // Get from Ring Buffer till end
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3344      	adds	r3, #68	; 0x44
 8001936:	68f9      	ldr	r1, [r7, #12]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fdfb 	bl	8001534 <RB_Read>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0e2      	beq.n	800190a <UARTDMA_GetLineFromReceiveBuffer+0x1a>
		}
		return 0; // Return o error (but no full line... place for improovement)
 8001944:	2300      	movs	r3, #0
 8001946:	e000      	b.n	800194a <UARTDMA_GetLineFromReceiveBuffer+0x5a>
	}
	return 1; // Return an error
 8001948:	2301      	movs	r3, #1
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <UARTDMA_Print>:

//
// Put message to UART buffer. It will be send with UARTDMA_TransmitEvent
//
void UARTDMA_Print(UARTDMA_HandleTypeDef *huartdma, char *Message)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b084      	sub	sp, #16
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
 800195a:	6039      	str	r1, [r7, #0]
	char *MsgPointer; // Helper pointer
	char CharToPut; // Current char to print
	MsgPointer = (char*)Message; // Set helper pointer
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	60fb      	str	r3, [r7, #12]

	while((CharToPut = *MsgPointer)) // Go through whole Message - till '\0' byte
 8001960:	e012      	b.n	8001988 <UARTDMA_Print+0x36>
	{
		UARTDMA_PutCharToTxBuffer(huartdma, CharToPut); // Put current char into transmit buffer
 8001962:	7afb      	ldrb	r3, [r7, #11]
 8001964:	4619      	mov	r1, r3
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff ffab 	bl	80018c2 <UARTDMA_PutCharToTxBuffer>
		MsgPointer++; // Next char
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	3301      	adds	r3, #1
 8001970:	60fb      	str	r3, [r7, #12]

		if(CharToPut == '\n') // Check if end line byte occurs
 8001972:	7afb      	ldrb	r3, [r7, #11]
 8001974:	2b0a      	cmp	r3, #10
 8001976:	d107      	bne.n	8001988 <UARTDMA_Print+0x36>
		{
			huartdma->UartTxBufferLines++; // Increment line to transmit counter
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
 800197e:	3301      	adds	r3, #1
 8001980:	b2da      	uxtb	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	while((CharToPut = *MsgPointer)) // Go through whole Message - till '\0' byte
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	72fb      	strb	r3, [r7, #11]
 800198e:	7afb      	ldrb	r3, [r7, #11]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1e6      	bne.n	8001962 <UARTDMA_Print+0x10>
		}
	}
}
 8001994:	bf00      	nop
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <UARTDMA_IsDataReceivedReady>:
//
// Check if received data are ready
//
uint8_t UARTDMA_IsDataReceivedReady(UARTDMA_HandleTypeDef *huartdma)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
	if(huartdma->UartRxBufferLines)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <UARTDMA_IsDataReceivedReady+0x16>
		return 1; // At least one line is available
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <UARTDMA_IsDataReceivedReady+0x18>
	else
		return 0; // No lines are available
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <UARTDMA_TransmitEvent>:
//
//	UART Transmit interrupt handler
//		Put in main loop
//
void UARTDMA_TransmitEvent(UARTDMA_HandleTypeDef *huartdma)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
	char CharToSend; // Current char to transmit
	uint16_t i = 0; // Iterator
 80019c8:	2300      	movs	r3, #0
 80019ca:	81fb      	strh	r3, [r7, #14]

	if(huartdma->huart->hdmatx->State != HAL_DMA_STATE_BUSY) // If DMA is ready to transmit
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80019d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d027      	beq.n	8001a2c <UARTDMA_TransmitEvent+0x6c>
	{
		while(RB_OK == RB_Read(&huartdma->UART_TX_Buffer, (uint8_t*)&CharToSend)) // If there is something to transfer
 80019dc:	e013      	b.n	8001a06 <UARTDMA_TransmitEvent+0x46>
		{
			if(CharToSend == '\n') // Check end line byte
 80019de:	7b7b      	ldrb	r3, [r7, #13]
 80019e0:	2b0a      	cmp	r3, #10
 80019e2:	d107      	bne.n	80019f4 <UARTDMA_TransmitEvent+0x34>
			{
				huartdma->UartTxBufferLines--; // Decrease lines (may be delete because it is no more used)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
 80019ea:	3b01      	subs	r3, #1
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
			}

			huartdma->DMA_TX_Buffer[i++] = CharToSend; // Put this char into DMA buffer
 80019f4:	89fb      	ldrh	r3, [r7, #14]
 80019f6:	1c5a      	adds	r2, r3, #1
 80019f8:	81fa      	strh	r2, [r7, #14]
 80019fa:	4619      	mov	r1, r3
 80019fc:	7b7a      	ldrb	r2, [r7, #13]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	440b      	add	r3, r1
 8001a02:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
		while(RB_OK == RB_Read(&huartdma->UART_TX_Buffer, (uint8_t*)&CharToSend)) // If there is something to transfer
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	33c7      	adds	r3, #199	; 0xc7
 8001a0a:	f107 020d 	add.w	r2, r7, #13
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff fd8f 	bl	8001534 <RB_Read>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0e0      	beq.n	80019de <UARTDMA_TransmitEvent+0x1e>
		}

		HAL_UART_Transmit_DMA(huartdma->huart, huartdma->DMA_TX_Buffer, i); // Push DMA buffer to UART
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3387      	adds	r3, #135	; 0x87
 8001a24:	89fa      	ldrh	r2, [r7, #14]
 8001a26:	4619      	mov	r1, r3
 8001a28:	f002 f8d4 	bl	8003bd4 <HAL_UART_Transmit_DMA>
	}
}
 8001a2c:	bf00      	nop
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <UARTDMA_Init>:

//
// Initialization
//
void UARTDMA_Init(UARTDMA_HandleTypeDef *huartdma, UART_HandleTypeDef *huart)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
	huartdma->huart = huart;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	601a      	str	r2, [r3, #0]

	// IDLE Enable
	__HAL_UART_ENABLE_IT(huartdma->huart, UART_IT_IDLE);   	// UART Idle Line interrupt
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f042 0210 	orr.w	r2, r2, #16
 8001a56:	601a      	str	r2, [r3, #0]

	// DMA TC Enable
	__HAL_DMA_ENABLE_IT(huartdma->huart->hdmarx, DMA_IT_TC); // UART DMA Transfer Complete interrupt
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f042 0202 	orr.w	r2, r2, #2
 8001a6e:	601a      	str	r2, [r3, #0]
	__HAL_DMA_ENABLE_IT(huartdma->huart->hdmatx, DMA_IT_TC); // UART DMA Transfer Complete interrupt
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0202 	orr.w	r2, r2, #2
 8001a86:	601a      	str	r2, [r3, #0]

	// Run DMA UART on Buffer RX

	HAL_UART_Receive_DMA(huartdma->huart, huartdma->DMA_RX_Buffer, DMA_RX_BUFFER_SIZE); // Run DMA for whole DMA buffer
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6818      	ldr	r0, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3304      	adds	r3, #4
 8001a90:	2240      	movs	r2, #64	; 0x40
 8001a92:	4619      	mov	r1, r3
 8001a94:	f002 f91a 	bl	8003ccc <HAL_UART_Receive_DMA>

	// DMA HT Disable
	__HAL_DMA_DISABLE_IT(huartdma->huart->hdmarx, DMA_IT_HT); // UART DMA Half Transfer Complete interrupt
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 0204 	bic.w	r2, r2, #4
 8001aae:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(huartdma->huart->hdmatx, DMA_IT_HT); // UART DMA Half Transfer Complete interrupt
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0204 	bic.w	r2, r2, #4
 8001ac6:	601a      	str	r2, [r3, #0]
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001ad6:	4a15      	ldr	r2, [pc, #84]	; (8001b2c <MX_USART1_UART_Init+0x5c>)
 8001ad8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001ada:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001adc:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001ae0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001af6:	220c      	movs	r2, #12
 8001af8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b12:	4805      	ldr	r0, [pc, #20]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b14:	f002 f810 	bl	8003b38 <HAL_UART_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b1e:	f7ff fb6b 	bl	80011f8 <Error_Handler>
  }

}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000440 	.word	0x20000440
 8001b2c:	40013800 	.word	0x40013800

08001b30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001b34:	4b14      	ldr	r3, [pc, #80]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b36:	4a15      	ldr	r2, [pc, #84]	; (8001b8c <MX_USART2_UART_Init+0x5c>)
 8001b38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b42:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b48:	4b0f      	ldr	r3, [pc, #60]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b56:	220c      	movs	r2, #12
 8001b58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b60:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b74:	f001 ffe0 	bl	8003b38 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b7e:	f7ff fb3b 	bl	80011f8 <Error_Handler>
  }

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200004c0 	.word	0x200004c0
 8001b8c:	40004400 	.word	0x40004400

08001b90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08c      	sub	sp, #48	; 0x30
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 031c 	add.w	r3, r7, #28
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a61      	ldr	r2, [pc, #388]	; (8001d34 <HAL_UART_MspInit+0x1a4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d17c      	bne.n	8001cac <HAL_UART_MspInit+0x11c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bb2:	4b61      	ldr	r3, [pc, #388]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001bb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bb6:	4a60      	ldr	r2, [pc, #384]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bbc:	6613      	str	r3, [r2, #96]	; 0x60
 8001bbe:	4b5e      	ldr	r3, [pc, #376]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001bc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bc6:	61bb      	str	r3, [r7, #24]
 8001bc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bca:	4b5b      	ldr	r3, [pc, #364]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bce:	4a5a      	ldr	r2, [pc, #360]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bd6:	4b58      	ldr	r3, [pc, #352]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001be2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bf4:	2307      	movs	r3, #7
 8001bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf8:	f107 031c 	add.w	r3, r7, #28
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c02:	f000 fc8d 	bl	8002520 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001c06:	4b4d      	ldr	r3, [pc, #308]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c08:	4a4d      	ldr	r2, [pc, #308]	; (8001d40 <HAL_UART_MspInit+0x1b0>)
 8001c0a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8001c0c:	4b4b      	ldr	r3, [pc, #300]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c0e:	2202      	movs	r2, #2
 8001c10:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c12:	4b4a      	ldr	r3, [pc, #296]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c18:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c1e:	4b47      	ldr	r3, [pc, #284]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c20:	2280      	movs	r2, #128	; 0x80
 8001c22:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c24:	4b45      	ldr	r3, [pc, #276]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c2a:	4b44      	ldr	r3, [pc, #272]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001c30:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c36:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001c3c:	483f      	ldr	r0, [pc, #252]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c3e:	f000 fa37 	bl	80020b0 <HAL_DMA_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8001c48:	f7ff fad6 	bl	80011f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a3b      	ldr	r2, [pc, #236]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c50:	66da      	str	r2, [r3, #108]	; 0x6c
 8001c52:	4a3a      	ldr	r2, [pc, #232]	; (8001d3c <HAL_UART_MspInit+0x1ac>)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001c58:	4b3a      	ldr	r3, [pc, #232]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c5a:	4a3b      	ldr	r2, [pc, #236]	; (8001d48 <HAL_UART_MspInit+0x1b8>)
 8001c5c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8001c5e:	4b39      	ldr	r3, [pc, #228]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c60:	2202      	movs	r2, #2
 8001c62:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c64:	4b37      	ldr	r3, [pc, #220]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c66:	2210      	movs	r2, #16
 8001c68:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6a:	4b36      	ldr	r3, [pc, #216]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c70:	4b34      	ldr	r3, [pc, #208]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c76:	4b33      	ldr	r3, [pc, #204]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c7c:	4b31      	ldr	r3, [pc, #196]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001c82:	4b30      	ldr	r3, [pc, #192]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c88:	4b2e      	ldr	r3, [pc, #184]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001c8e:	482d      	ldr	r0, [pc, #180]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001c90:	f000 fa0e 	bl	80020b0 <HAL_DMA_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8001c9a:	f7ff faad 	bl	80011f8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a28      	ldr	r2, [pc, #160]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001ca2:	669a      	str	r2, [r3, #104]	; 0x68
 8001ca4:	4a27      	ldr	r2, [pc, #156]	; (8001d44 <HAL_UART_MspInit+0x1b4>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001caa:	e03f      	b.n	8001d2c <HAL_UART_MspInit+0x19c>
  else if(uartHandle->Instance==USART2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a26      	ldr	r2, [pc, #152]	; (8001d4c <HAL_UART_MspInit+0x1bc>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d13a      	bne.n	8001d2c <HAL_UART_MspInit+0x19c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cb6:	4b20      	ldr	r3, [pc, #128]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cba:	4a1f      	ldr	r2, [pc, #124]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc0:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd2:	4a19      	ldr	r2, [pc, #100]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <HAL_UART_MspInit+0x1a8>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001ce6:	2304      	movs	r3, #4
 8001ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cf6:	2307      	movs	r3, #7
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001cfa:	f107 031c 	add.w	r3, r7, #28
 8001cfe:	4619      	mov	r1, r3
 8001d00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d04:	f000 fc0c 	bl	8002520 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001d08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001d1e:	f107 031c 	add.w	r3, r7, #28
 8001d22:	4619      	mov	r1, r3
 8001d24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d28:	f000 fbfa 	bl	8002520 <HAL_GPIO_Init>
}
 8001d2c:	bf00      	nop
 8001d2e:	3730      	adds	r7, #48	; 0x30
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40013800 	.word	0x40013800
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	200003f8 	.word	0x200003f8
 8001d40:	40020058 	.word	0x40020058
 8001d44:	200003b0 	.word	0x200003b0
 8001d48:	40020044 	.word	0x40020044
 8001d4c:	40004400 	.word	0x40004400

08001d50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d54:	f7ff fce6 	bl	8001724 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001d58:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001d5a:	e003      	b.n	8001d64 <LoopCopyDataInit>

08001d5c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001d5e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001d60:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001d62:	3104      	adds	r1, #4

08001d64 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001d64:	480a      	ldr	r0, [pc, #40]	; (8001d90 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001d68:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001d6a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001d6c:	d3f6      	bcc.n	8001d5c <CopyDataInit>
	ldr	r2, =_sbss
 8001d6e:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001d70:	e002      	b.n	8001d78 <LoopFillZerobss>

08001d72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001d72:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001d74:	f842 3b04 	str.w	r3, [r2], #4

08001d78 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001d78:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <LoopForever+0x16>)
	cmp	r2, r3
 8001d7a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001d7c:	d3f9      	bcc.n	8001d72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d7e:	f002 fe47 	bl	8004a10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d82:	f7ff f973 	bl	800106c <main>

08001d86 <LoopForever>:

LoopForever:
    b LoopForever
 8001d86:	e7fe      	b.n	8001d86 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d88:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001d8c:	08008a48 	.word	0x08008a48
	ldr	r0, =_sdata
 8001d90:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d94:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 8001d98:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 8001d9c:	20000548 	.word	0x20000548

08001da0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001da0:	e7fe      	b.n	8001da0 <ADC1_IRQHandler>

08001da2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001da8:	2300      	movs	r3, #0
 8001daa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dac:	2003      	movs	r0, #3
 8001dae:	f000 f93d 	bl	800202c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001db2:	2000      	movs	r0, #0
 8001db4:	f000 f80e 	bl	8001dd4 <HAL_InitTick>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	71fb      	strb	r3, [r7, #7]
 8001dc2:	e001      	b.n	8001dc8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dc4:	f7ff fc08 	bl	80015d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001de0:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <HAL_InitTick+0x6c>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d023      	beq.n	8001e30 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001de8:	4b16      	ldr	r3, [pc, #88]	; (8001e44 <HAL_InitTick+0x70>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <HAL_InitTick+0x6c>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	4619      	mov	r1, r3
 8001df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 f949 	bl	8002096 <HAL_SYSTICK_Config>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10f      	bne.n	8001e2a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b0f      	cmp	r3, #15
 8001e0e:	d809      	bhi.n	8001e24 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e10:	2200      	movs	r2, #0
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f000 f913 	bl	8002042 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e1c:	4a0a      	ldr	r2, [pc, #40]	; (8001e48 <HAL_InitTick+0x74>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	e007      	b.n	8001e34 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	73fb      	strb	r3, [r7, #15]
 8001e28:	e004      	b.n	8001e34 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	73fb      	strb	r3, [r7, #15]
 8001e2e:	e001      	b.n	8001e34 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000028 	.word	0x20000028
 8001e44:	20000020 	.word	0x20000020
 8001e48:	20000024 	.word	0x20000024

08001e4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e50:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_IncTick+0x20>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_IncTick+0x24>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_IncTick+0x24>)
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	20000028 	.word	0x20000028
 8001e70:	20000540 	.word	0x20000540

08001e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return uwTick;
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <HAL_GetTick+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20000540 	.word	0x20000540

08001e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ebe:	4a04      	ldr	r2, [pc, #16]	; (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	60d3      	str	r3, [r2, #12]
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	; (8001eec <__NVIC_GetPriorityGrouping+0x18>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	f003 0307 	and.w	r3, r3, #7
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db0b      	blt.n	8001f1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	4907      	ldr	r1, [pc, #28]	; (8001f28 <__NVIC_EnableIRQ+0x38>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2001      	movs	r0, #1
 8001f12:	fa00 f202 	lsl.w	r2, r0, r2
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000e100 	.word	0xe000e100

08001f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	6039      	str	r1, [r7, #0]
 8001f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	db0a      	blt.n	8001f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	490c      	ldr	r1, [pc, #48]	; (8001f78 <__NVIC_SetPriority+0x4c>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	0112      	lsls	r2, r2, #4
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	440b      	add	r3, r1
 8001f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f54:	e00a      	b.n	8001f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	4908      	ldr	r1, [pc, #32]	; (8001f7c <__NVIC_SetPriority+0x50>)
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	3b04      	subs	r3, #4
 8001f64:	0112      	lsls	r2, r2, #4
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	440b      	add	r3, r1
 8001f6a:	761a      	strb	r2, [r3, #24]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000e100 	.word	0xe000e100
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b089      	sub	sp, #36	; 0x24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f1c3 0307 	rsb	r3, r3, #7
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	bf28      	it	cs
 8001f9e:	2304      	movcs	r3, #4
 8001fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	2b06      	cmp	r3, #6
 8001fa8:	d902      	bls.n	8001fb0 <NVIC_EncodePriority+0x30>
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3b03      	subs	r3, #3
 8001fae:	e000      	b.n	8001fb2 <NVIC_EncodePriority+0x32>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43da      	mvns	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd2:	43d9      	mvns	r1, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd8:	4313      	orrs	r3, r2
         );
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3724      	adds	r7, #36	; 0x24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ff8:	d301      	bcc.n	8001ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e00f      	b.n	800201e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ffe:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <SysTick_Config+0x40>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3b01      	subs	r3, #1
 8002004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002006:	210f      	movs	r1, #15
 8002008:	f04f 30ff 	mov.w	r0, #4294967295
 800200c:	f7ff ff8e 	bl	8001f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002010:	4b05      	ldr	r3, [pc, #20]	; (8002028 <SysTick_Config+0x40>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002016:	4b04      	ldr	r3, [pc, #16]	; (8002028 <SysTick_Config+0x40>)
 8002018:	2207      	movs	r2, #7
 800201a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	e000e010 	.word	0xe000e010

0800202c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff ff29 	bl	8001e8c <__NVIC_SetPriorityGrouping>
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b086      	sub	sp, #24
 8002046:	af00      	add	r7, sp, #0
 8002048:	4603      	mov	r3, r0
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
 800204e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002054:	f7ff ff3e 	bl	8001ed4 <__NVIC_GetPriorityGrouping>
 8002058:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	68b9      	ldr	r1, [r7, #8]
 800205e:	6978      	ldr	r0, [r7, #20]
 8002060:	f7ff ff8e 	bl	8001f80 <NVIC_EncodePriority>
 8002064:	4602      	mov	r2, r0
 8002066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800206a:	4611      	mov	r1, r2
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff ff5d 	bl	8001f2c <__NVIC_SetPriority>
}
 8002072:	bf00      	nop
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b082      	sub	sp, #8
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff ff31 	bl	8001ef0 <__NVIC_EnableIRQ>
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ffa2 	bl	8001fe8 <SysTick_Config>
 80020a4:	4603      	mov	r3, r0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e098      	b.n	80021f4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	4b4d      	ldr	r3, [pc, #308]	; (8002200 <HAL_DMA_Init+0x150>)
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d80f      	bhi.n	80020ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	4b4b      	ldr	r3, [pc, #300]	; (8002204 <HAL_DMA_Init+0x154>)
 80020d6:	4413      	add	r3, r2
 80020d8:	4a4b      	ldr	r2, [pc, #300]	; (8002208 <HAL_DMA_Init+0x158>)
 80020da:	fba2 2303 	umull	r2, r3, r2, r3
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	009a      	lsls	r2, r3, #2
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a48      	ldr	r2, [pc, #288]	; (800220c <HAL_DMA_Init+0x15c>)
 80020ea:	641a      	str	r2, [r3, #64]	; 0x40
 80020ec:	e00e      	b.n	800210c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	4b46      	ldr	r3, [pc, #280]	; (8002210 <HAL_DMA_Init+0x160>)
 80020f6:	4413      	add	r3, r2
 80020f8:	4a43      	ldr	r2, [pc, #268]	; (8002208 <HAL_DMA_Init+0x158>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	091b      	lsrs	r3, r3, #4
 8002100:	009a      	lsls	r2, r3, #2
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a42      	ldr	r2, [pc, #264]	; (8002214 <HAL_DMA_Init+0x164>)
 800210a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002126:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002130:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800213c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002148:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	4313      	orrs	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002166:	d039      	beq.n	80021dc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216c:	4a27      	ldr	r2, [pc, #156]	; (800220c <HAL_DMA_Init+0x15c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d11a      	bne.n	80021a8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002172:	4b29      	ldr	r3, [pc, #164]	; (8002218 <HAL_DMA_Init+0x168>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217a:	f003 031c 	and.w	r3, r3, #28
 800217e:	210f      	movs	r1, #15
 8002180:	fa01 f303 	lsl.w	r3, r1, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	4924      	ldr	r1, [pc, #144]	; (8002218 <HAL_DMA_Init+0x168>)
 8002188:	4013      	ands	r3, r2
 800218a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800218c:	4b22      	ldr	r3, [pc, #136]	; (8002218 <HAL_DMA_Init+0x168>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6859      	ldr	r1, [r3, #4]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002198:	f003 031c 	and.w	r3, r3, #28
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	491d      	ldr	r1, [pc, #116]	; (8002218 <HAL_DMA_Init+0x168>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]
 80021a6:	e019      	b.n	80021dc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80021a8:	4b1c      	ldr	r3, [pc, #112]	; (800221c <HAL_DMA_Init+0x16c>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b0:	f003 031c 	and.w	r3, r3, #28
 80021b4:	210f      	movs	r1, #15
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	4917      	ldr	r1, [pc, #92]	; (800221c <HAL_DMA_Init+0x16c>)
 80021be:	4013      	ands	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80021c2:	4b16      	ldr	r3, [pc, #88]	; (800221c <HAL_DMA_Init+0x16c>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6859      	ldr	r1, [r3, #4]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	f003 031c 	and.w	r3, r3, #28
 80021d2:	fa01 f303 	lsl.w	r3, r1, r3
 80021d6:	4911      	ldr	r1, [pc, #68]	; (800221c <HAL_DMA_Init+0x16c>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2201      	movs	r2, #1
 80021e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	40020407 	.word	0x40020407
 8002204:	bffdfff8 	.word	0xbffdfff8
 8002208:	cccccccd 	.word	0xcccccccd
 800220c:	40020000 	.word	0x40020000
 8002210:	bffdfbf8 	.word	0xbffdfbf8
 8002214:	40020400 	.word	0x40020400
 8002218:	400200a8 	.word	0x400200a8
 800221c:	400204a8 	.word	0x400204a8

08002220 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002238:	2b01      	cmp	r3, #1
 800223a:	d101      	bne.n	8002240 <HAL_DMA_Start_IT+0x20>
 800223c:	2302      	movs	r3, #2
 800223e:	e04b      	b.n	80022d8 <HAL_DMA_Start_IT+0xb8>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d13a      	bne.n	80022ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2202      	movs	r2, #2
 8002258:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0201 	bic.w	r2, r2, #1
 8002270:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	68b9      	ldr	r1, [r7, #8]
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 f921 	bl	80024c0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	2b00      	cmp	r3, #0
 8002284:	d008      	beq.n	8002298 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f042 020e 	orr.w	r2, r2, #14
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	e00f      	b.n	80022b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0204 	bic.w	r2, r2, #4
 80022a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f042 020a 	orr.w	r2, r2, #10
 80022b6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 0201 	orr.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	e005      	b.n	80022d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80022d2:	2302      	movs	r3, #2
 80022d4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80022d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d005      	beq.n	8002304 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2204      	movs	r2, #4
 80022fc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	73fb      	strb	r3, [r7, #15]
 8002302:	e029      	b.n	8002358 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 020e 	bic.w	r2, r2, #14
 8002312:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0201 	bic.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002328:	f003 021c 	and.w	r2, r3, #28
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002330:	2101      	movs	r1, #1
 8002332:	fa01 f202 	lsl.w	r2, r1, r2
 8002336:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	4798      	blx	r3
    }
  }
  return status;
 8002358:	7bfb      	ldrb	r3, [r7, #15]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	f003 031c 	and.w	r3, r3, #28
 8002382:	2204      	movs	r2, #4
 8002384:	409a      	lsls	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4013      	ands	r3, r2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d026      	beq.n	80023dc <HAL_DMA_IRQHandler+0x7a>
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b00      	cmp	r3, #0
 8002396:	d021      	beq.n	80023dc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d107      	bne.n	80023b6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0204 	bic.w	r2, r2, #4
 80023b4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f003 021c 	and.w	r2, r3, #28
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	2104      	movs	r1, #4
 80023c4:	fa01 f202 	lsl.w	r2, r1, r2
 80023c8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d071      	beq.n	80024b6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80023da:	e06c      	b.n	80024b6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e0:	f003 031c 	and.w	r3, r3, #28
 80023e4:	2202      	movs	r2, #2
 80023e6:	409a      	lsls	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d02e      	beq.n	800244e <HAL_DMA_IRQHandler+0xec>
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d029      	beq.n	800244e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0320 	and.w	r3, r3, #32
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10b      	bne.n	8002420 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f022 020a 	bic.w	r2, r2, #10
 8002416:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002424:	f003 021c 	and.w	r2, r3, #28
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	2102      	movs	r1, #2
 800242e:	fa01 f202 	lsl.w	r2, r1, r2
 8002432:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	2b00      	cmp	r3, #0
 8002442:	d038      	beq.n	80024b6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800244c:	e033      	b.n	80024b6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	f003 031c 	and.w	r3, r3, #28
 8002456:	2208      	movs	r2, #8
 8002458:	409a      	lsls	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4013      	ands	r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d02a      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x156>
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b00      	cmp	r3, #0
 800246a:	d025      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 020e 	bic.w	r2, r2, #14
 800247a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f003 021c 	and.w	r2, r3, #28
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	2101      	movs	r1, #1
 800248a:	fa01 f202 	lsl.w	r2, r1, r2
 800248e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d004      	beq.n	80024b8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80024b6:	bf00      	nop
 80024b8:	bf00      	nop
}
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	f003 021c 	and.w	r2, r3, #28
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	2101      	movs	r1, #1
 80024dc:	fa01 f202 	lsl.w	r2, r1, r2
 80024e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2b10      	cmp	r3, #16
 80024f0:	d108      	bne.n	8002504 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002502:	e007      	b.n	8002514 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68ba      	ldr	r2, [r7, #8]
 800250a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	60da      	str	r2, [r3, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002520:	b480      	push	{r7}
 8002522:	b087      	sub	sp, #28
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800252e:	e148      	b.n	80027c2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	2101      	movs	r1, #1
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	4013      	ands	r3, r2
 800253e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 813a 	beq.w	80027bc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d00b      	beq.n	8002568 <HAL_GPIO_Init+0x48>
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b02      	cmp	r3, #2
 8002556:	d007      	beq.n	8002568 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800255c:	2b11      	cmp	r3, #17
 800255e:	d003      	beq.n	8002568 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b12      	cmp	r3, #18
 8002566:	d130      	bne.n	80025ca <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	2203      	movs	r2, #3
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4313      	orrs	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800259e:	2201      	movs	r2, #1
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	091b      	lsrs	r3, r3, #4
 80025b4:	f003 0201 	and.w	r2, r3, #1
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	2203      	movs	r2, #3
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4013      	ands	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	689a      	ldr	r2, [r3, #8]
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d003      	beq.n	800260a <HAL_GPIO_Init+0xea>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b12      	cmp	r3, #18
 8002608:	d123      	bne.n	8002652 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	08da      	lsrs	r2, r3, #3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3208      	adds	r2, #8
 8002612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002616:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	220f      	movs	r2, #15
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43db      	mvns	r3, r3
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	4013      	ands	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	691a      	ldr	r2, [r3, #16]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	4313      	orrs	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	08da      	lsrs	r2, r3, #3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3208      	adds	r2, #8
 800264c:	6939      	ldr	r1, [r7, #16]
 800264e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	2203      	movs	r2, #3
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4013      	ands	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f003 0203 	and.w	r2, r3, #3
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 8094 	beq.w	80027bc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002694:	4b52      	ldr	r3, [pc, #328]	; (80027e0 <HAL_GPIO_Init+0x2c0>)
 8002696:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002698:	4a51      	ldr	r2, [pc, #324]	; (80027e0 <HAL_GPIO_Init+0x2c0>)
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	6613      	str	r3, [r2, #96]	; 0x60
 80026a0:	4b4f      	ldr	r3, [pc, #316]	; (80027e0 <HAL_GPIO_Init+0x2c0>)
 80026a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	60bb      	str	r3, [r7, #8]
 80026aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80026ac:	4a4d      	ldr	r2, [pc, #308]	; (80027e4 <HAL_GPIO_Init+0x2c4>)
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	089b      	lsrs	r3, r3, #2
 80026b2:	3302      	adds	r3, #2
 80026b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	220f      	movs	r2, #15
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43db      	mvns	r3, r3
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026d6:	d00d      	beq.n	80026f4 <HAL_GPIO_Init+0x1d4>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a43      	ldr	r2, [pc, #268]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d007      	beq.n	80026f0 <HAL_GPIO_Init+0x1d0>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a42      	ldr	r2, [pc, #264]	; (80027ec <HAL_GPIO_Init+0x2cc>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d101      	bne.n	80026ec <HAL_GPIO_Init+0x1cc>
 80026e8:	2302      	movs	r3, #2
 80026ea:	e004      	b.n	80026f6 <HAL_GPIO_Init+0x1d6>
 80026ec:	2307      	movs	r3, #7
 80026ee:	e002      	b.n	80026f6 <HAL_GPIO_Init+0x1d6>
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <HAL_GPIO_Init+0x1d6>
 80026f4:	2300      	movs	r3, #0
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	f002 0203 	and.w	r2, r2, #3
 80026fc:	0092      	lsls	r2, r2, #2
 80026fe:	4093      	lsls	r3, r2
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002706:	4937      	ldr	r1, [pc, #220]	; (80027e4 <HAL_GPIO_Init+0x2c4>)
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	089b      	lsrs	r3, r3, #2
 800270c:	3302      	adds	r3, #2
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002714:	4b36      	ldr	r3, [pc, #216]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	43db      	mvns	r3, r3
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002738:	4a2d      	ldr	r2, [pc, #180]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800273e:	4b2c      	ldr	r3, [pc, #176]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002762:	4a23      	ldr	r2, [pc, #140]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002768:	4b21      	ldr	r3, [pc, #132]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	43db      	mvns	r3, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4313      	orrs	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800278c:	4a18      	ldr	r2, [pc, #96]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002792:	4b17      	ldr	r3, [pc, #92]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	43db      	mvns	r3, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4013      	ands	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027b6:	4a0e      	ldr	r2, [pc, #56]	; (80027f0 <HAL_GPIO_Init+0x2d0>)
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	3301      	adds	r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	fa22 f303 	lsr.w	r3, r2, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f47f aeaf 	bne.w	8002530 <HAL_GPIO_Init+0x10>
  }
}
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40010000 	.word	0x40010000
 80027e8:	48000400 	.word	0x48000400
 80027ec:	48000800 	.word	0x48000800
 80027f0:	40010400 	.word	0x40010400

080027f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	807b      	strh	r3, [r7, #2]
 8002800:	4613      	mov	r3, r2
 8002802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002804:	787b      	ldrb	r3, [r7, #1]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800280a:	887a      	ldrh	r2, [r7, #2]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002810:	e002      	b.n	8002818 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002812:	887a      	ldrh	r2, [r7, #2]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002828:	4b05      	ldr	r3, [pc, #20]	; (8002840 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a04      	ldr	r2, [pc, #16]	; (8002840 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800282e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002832:	6013      	str	r3, [r2, #0]
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40007000 	.word	0x40007000

08002844 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002848:	4b04      	ldr	r3, [pc, #16]	; (800285c <HAL_PWREx_GetVoltageRange+0x18>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002850:	4618      	mov	r0, r3
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40007000 	.word	0x40007000

08002860 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800286e:	d130      	bne.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002870:	4b23      	ldr	r3, [pc, #140]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800287c:	d038      	beq.n	80028f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800287e:	4b20      	ldr	r3, [pc, #128]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002886:	4a1e      	ldr	r2, [pc, #120]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002888:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800288c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800288e:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2232      	movs	r2, #50	; 0x32
 8002894:	fb02 f303 	mul.w	r3, r2, r3
 8002898:	4a1b      	ldr	r2, [pc, #108]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800289a:	fba2 2303 	umull	r2, r3, r2, r3
 800289e:	0c9b      	lsrs	r3, r3, #18
 80028a0:	3301      	adds	r3, #1
 80028a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028a4:	e002      	b.n	80028ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028ac:	4b14      	ldr	r3, [pc, #80]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028b8:	d102      	bne.n	80028c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d1f2      	bne.n	80028a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028c0:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028cc:	d110      	bne.n	80028f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e00f      	b.n	80028f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028d2:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028de:	d007      	beq.n	80028f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028e0:	4b07      	ldr	r3, [pc, #28]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028e8:	4a05      	ldr	r2, [pc, #20]	; (8002900 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3714      	adds	r7, #20
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40007000 	.word	0x40007000
 8002904:	20000020 	.word	0x20000020
 8002908:	431bde83 	.word	0x431bde83

0800290c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d102      	bne.n	8002920 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	f000 bc11 	b.w	8003142 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002920:	4ba0      	ldr	r3, [pc, #640]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 030c 	and.w	r3, r3, #12
 8002928:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800292a:	4b9e      	ldr	r3, [pc, #632]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f003 0303 	and.w	r3, r3, #3
 8002932:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0310 	and.w	r3, r3, #16
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 80e4 	beq.w	8002b0a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <HAL_RCC_OscConfig+0x4c>
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	2b0c      	cmp	r3, #12
 800294c:	f040 808b 	bne.w	8002a66 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	2b01      	cmp	r3, #1
 8002954:	f040 8087 	bne.w	8002a66 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002958:	4b92      	ldr	r3, [pc, #584]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <HAL_RCC_OscConfig+0x64>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e3e8      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a1a      	ldr	r2, [r3, #32]
 8002974:	4b8b      	ldr	r3, [pc, #556]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b00      	cmp	r3, #0
 800297e:	d004      	beq.n	800298a <HAL_RCC_OscConfig+0x7e>
 8002980:	4b88      	ldr	r3, [pc, #544]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002988:	e005      	b.n	8002996 <HAL_RCC_OscConfig+0x8a>
 800298a:	4b86      	ldr	r3, [pc, #536]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 800298c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002990:	091b      	lsrs	r3, r3, #4
 8002992:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002996:	4293      	cmp	r3, r2
 8002998:	d223      	bcs.n	80029e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 fd78 	bl	8003494 <RCC_SetFlashLatencyFromMSIRange>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e3c9      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029ae:	4b7d      	ldr	r3, [pc, #500]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a7c      	ldr	r2, [pc, #496]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029b4:	f043 0308 	orr.w	r3, r3, #8
 80029b8:	6013      	str	r3, [r2, #0]
 80029ba:	4b7a      	ldr	r3, [pc, #488]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	4977      	ldr	r1, [pc, #476]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029cc:	4b75      	ldr	r3, [pc, #468]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	69db      	ldr	r3, [r3, #28]
 80029d8:	021b      	lsls	r3, r3, #8
 80029da:	4972      	ldr	r1, [pc, #456]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	604b      	str	r3, [r1, #4]
 80029e0:	e025      	b.n	8002a2e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029e2:	4b70      	ldr	r3, [pc, #448]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a6f      	ldr	r2, [pc, #444]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029e8:	f043 0308 	orr.w	r3, r3, #8
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4b6d      	ldr	r3, [pc, #436]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	496a      	ldr	r1, [pc, #424]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a00:	4b68      	ldr	r3, [pc, #416]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	69db      	ldr	r3, [r3, #28]
 8002a0c:	021b      	lsls	r3, r3, #8
 8002a0e:	4965      	ldr	r1, [pc, #404]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 fd38 	bl	8003494 <RCC_SetFlashLatencyFromMSIRange>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e389      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a2e:	f000 fc6f 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 8002a32:	4601      	mov	r1, r0
 8002a34:	4b5b      	ldr	r3, [pc, #364]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	091b      	lsrs	r3, r3, #4
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	4a5a      	ldr	r2, [pc, #360]	; (8002ba8 <HAL_RCC_OscConfig+0x29c>)
 8002a40:	5cd3      	ldrb	r3, [r2, r3]
 8002a42:	f003 031f 	and.w	r3, r3, #31
 8002a46:	fa21 f303 	lsr.w	r3, r1, r3
 8002a4a:	4a58      	ldr	r2, [pc, #352]	; (8002bac <HAL_RCC_OscConfig+0x2a0>)
 8002a4c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a4e:	4b58      	ldr	r3, [pc, #352]	; (8002bb0 <HAL_RCC_OscConfig+0x2a4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff f9be 	bl	8001dd4 <HAL_InitTick>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d052      	beq.n	8002b08 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002a62:	7bfb      	ldrb	r3, [r7, #15]
 8002a64:	e36d      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d032      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a6e:	4b4d      	ldr	r3, [pc, #308]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a4c      	ldr	r2, [pc, #304]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a7a:	f7ff f9fb 	bl	8001e74 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a82:	f7ff f9f7 	bl	8001e74 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e356      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a94:	4b43      	ldr	r3, [pc, #268]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aa0:	4b40      	ldr	r3, [pc, #256]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a3f      	ldr	r2, [pc, #252]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002aa6:	f043 0308 	orr.w	r3, r3, #8
 8002aaa:	6013      	str	r3, [r2, #0]
 8002aac:	4b3d      	ldr	r3, [pc, #244]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	493a      	ldr	r1, [pc, #232]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002abe:	4b39      	ldr	r3, [pc, #228]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	4935      	ldr	r1, [pc, #212]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	604b      	str	r3, [r1, #4]
 8002ad2:	e01a      	b.n	8002b0a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ad4:	4b33      	ldr	r3, [pc, #204]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a32      	ldr	r2, [pc, #200]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002ada:	f023 0301 	bic.w	r3, r3, #1
 8002ade:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ae0:	f7ff f9c8 	bl	8001e74 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ae8:	f7ff f9c4 	bl	8001e74 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e323      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002afa:	4b2a      	ldr	r3, [pc, #168]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x1dc>
 8002b06:	e000      	b.n	8002b0a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d073      	beq.n	8002bfe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d005      	beq.n	8002b28 <HAL_RCC_OscConfig+0x21c>
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	2b0c      	cmp	r3, #12
 8002b20:	d10e      	bne.n	8002b40 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2b03      	cmp	r3, #3
 8002b26:	d10b      	bne.n	8002b40 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b28:	4b1e      	ldr	r3, [pc, #120]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d063      	beq.n	8002bfc <HAL_RCC_OscConfig+0x2f0>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d15f      	bne.n	8002bfc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e300      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b48:	d106      	bne.n	8002b58 <HAL_RCC_OscConfig+0x24c>
 8002b4a:	4b16      	ldr	r3, [pc, #88]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a15      	ldr	r2, [pc, #84]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	e01d      	b.n	8002b94 <HAL_RCC_OscConfig+0x288>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b60:	d10c      	bne.n	8002b7c <HAL_RCC_OscConfig+0x270>
 8002b62:	4b10      	ldr	r3, [pc, #64]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a0f      	ldr	r2, [pc, #60]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a0c      	ldr	r2, [pc, #48]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	e00b      	b.n	8002b94 <HAL_RCC_OscConfig+0x288>
 8002b7c:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a05      	ldr	r2, [pc, #20]	; (8002ba4 <HAL_RCC_OscConfig+0x298>)
 8002b8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d01b      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f96a 	bl	8001e74 <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ba2:	e010      	b.n	8002bc6 <HAL_RCC_OscConfig+0x2ba>
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	0800873c 	.word	0x0800873c
 8002bac:	20000020 	.word	0x20000020
 8002bb0:	20000024 	.word	0x20000024
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb4:	f7ff f95e 	bl	8001e74 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b64      	cmp	r3, #100	; 0x64
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e2bd      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bc6:	4baf      	ldr	r3, [pc, #700]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0f0      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x2a8>
 8002bd2:	e014      	b.n	8002bfe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd4:	f7ff f94e 	bl	8001e74 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bdc:	f7ff f94a 	bl	8001e74 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b64      	cmp	r3, #100	; 0x64
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e2a9      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bee:	4ba5      	ldr	r3, [pc, #660]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0x2d0>
 8002bfa:	e000      	b.n	8002bfe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d060      	beq.n	8002ccc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d005      	beq.n	8002c1c <HAL_RCC_OscConfig+0x310>
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d119      	bne.n	8002c4a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d116      	bne.n	8002c4a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c1c:	4b99      	ldr	r3, [pc, #612]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d005      	beq.n	8002c34 <HAL_RCC_OscConfig+0x328>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e286      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c34:	4b93      	ldr	r3, [pc, #588]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	061b      	lsls	r3, r3, #24
 8002c42:	4990      	ldr	r1, [pc, #576]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c48:	e040      	b.n	8002ccc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d023      	beq.n	8002c9a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c52:	4b8c      	ldr	r3, [pc, #560]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a8b      	ldr	r2, [pc, #556]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7ff f909 	bl	8001e74 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c66:	f7ff f905 	bl	8001e74 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e264      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c78:	4b82      	ldr	r3, [pc, #520]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c84:	4b7f      	ldr	r3, [pc, #508]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	061b      	lsls	r3, r3, #24
 8002c92:	497c      	ldr	r1, [pc, #496]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	604b      	str	r3, [r1, #4]
 8002c98:	e018      	b.n	8002ccc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c9a:	4b7a      	ldr	r3, [pc, #488]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a79      	ldr	r2, [pc, #484]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002ca0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ca4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca6:	f7ff f8e5 	bl	8001e74 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cac:	e008      	b.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cae:	f7ff f8e1 	bl	8001e74 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e240      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cc0:	4b70      	ldr	r3, [pc, #448]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1f0      	bne.n	8002cae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d03c      	beq.n	8002d52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d01c      	beq.n	8002d1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce0:	4b68      	ldr	r3, [pc, #416]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ce6:	4a67      	ldr	r2, [pc, #412]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf0:	f7ff f8c0 	bl	8001e74 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf8:	f7ff f8bc 	bl	8001e74 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e21b      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d0a:	4b5e      	ldr	r3, [pc, #376]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0ef      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x3ec>
 8002d18:	e01b      	b.n	8002d52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d1a:	4b5a      	ldr	r3, [pc, #360]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d20:	4a58      	ldr	r2, [pc, #352]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d22:	f023 0301 	bic.w	r3, r3, #1
 8002d26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2a:	f7ff f8a3 	bl	8001e74 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d32:	f7ff f89f 	bl	8001e74 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e1fe      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d44:	4b4f      	ldr	r3, [pc, #316]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1ef      	bne.n	8002d32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0304 	and.w	r3, r3, #4
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f000 80a6 	beq.w	8002eac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d60:	2300      	movs	r3, #0
 8002d62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d64:	4b47      	ldr	r3, [pc, #284]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10d      	bne.n	8002d8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d70:	4b44      	ldr	r3, [pc, #272]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d74:	4a43      	ldr	r2, [pc, #268]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d7a:	6593      	str	r3, [r2, #88]	; 0x58
 8002d7c:	4b41      	ldr	r3, [pc, #260]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d84:	60bb      	str	r3, [r7, #8]
 8002d86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d8c:	4b3e      	ldr	r3, [pc, #248]	; (8002e88 <HAL_RCC_OscConfig+0x57c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d118      	bne.n	8002dca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d98:	4b3b      	ldr	r3, [pc, #236]	; (8002e88 <HAL_RCC_OscConfig+0x57c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a3a      	ldr	r2, [pc, #232]	; (8002e88 <HAL_RCC_OscConfig+0x57c>)
 8002d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002da2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002da4:	f7ff f866 	bl	8001e74 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dac:	f7ff f862 	bl	8001e74 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e1c1      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dbe:	4b32      	ldr	r3, [pc, #200]	; (8002e88 <HAL_RCC_OscConfig+0x57c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0f0      	beq.n	8002dac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d108      	bne.n	8002de4 <HAL_RCC_OscConfig+0x4d8>
 8002dd2:	4b2c      	ldr	r3, [pc, #176]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd8:	4a2a      	ldr	r2, [pc, #168]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002de2:	e024      	b.n	8002e2e <HAL_RCC_OscConfig+0x522>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b05      	cmp	r3, #5
 8002dea:	d110      	bne.n	8002e0e <HAL_RCC_OscConfig+0x502>
 8002dec:	4b25      	ldr	r3, [pc, #148]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df2:	4a24      	ldr	r2, [pc, #144]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dfc:	4b21      	ldr	r3, [pc, #132]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e02:	4a20      	ldr	r2, [pc, #128]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e0c:	e00f      	b.n	8002e2e <HAL_RCC_OscConfig+0x522>
 8002e0e:	4b1d      	ldr	r3, [pc, #116]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e14:	4a1b      	ldr	r2, [pc, #108]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002e16:	f023 0301 	bic.w	r3, r3, #1
 8002e1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e1e:	4b19      	ldr	r3, [pc, #100]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e24:	4a17      	ldr	r2, [pc, #92]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002e26:	f023 0304 	bic.w	r3, r3, #4
 8002e2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d016      	beq.n	8002e64 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e36:	f7ff f81d 	bl	8001e74 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e3c:	e00a      	b.n	8002e54 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7ff f819 	bl	8001e74 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e176      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e54:	4b0b      	ldr	r3, [pc, #44]	; (8002e84 <HAL_RCC_OscConfig+0x578>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0ed      	beq.n	8002e3e <HAL_RCC_OscConfig+0x532>
 8002e62:	e01a      	b.n	8002e9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7ff f806 	bl	8001e74 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e6a:	e00f      	b.n	8002e8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7ff f802 	bl	8001e74 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d906      	bls.n	8002e8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e15f      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
 8002e82:	bf00      	nop
 8002e84:	40021000 	.word	0x40021000
 8002e88:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e8c:	4baa      	ldr	r3, [pc, #680]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1e8      	bne.n	8002e6c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e9a:	7ffb      	ldrb	r3, [r7, #31]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d105      	bne.n	8002eac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ea0:	4ba5      	ldr	r3, [pc, #660]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea4:	4aa4      	ldr	r2, [pc, #656]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eaa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0320 	and.w	r3, r3, #32
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d03c      	beq.n	8002f32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d01c      	beq.n	8002efa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ec0:	4b9d      	ldr	r3, [pc, #628]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002ec2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ec6:	4a9c      	ldr	r2, [pc, #624]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed0:	f7fe ffd0 	bl	8001e74 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ed8:	f7fe ffcc 	bl	8001e74 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e12b      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002eea:	4b93      	ldr	r3, [pc, #588]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0ef      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x5cc>
 8002ef8:	e01b      	b.n	8002f32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002efa:	4b8f      	ldr	r3, [pc, #572]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002efc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f00:	4a8d      	ldr	r2, [pc, #564]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002f02:	f023 0301 	bic.w	r3, r3, #1
 8002f06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0a:	f7fe ffb3 	bl	8001e74 <HAL_GetTick>
 8002f0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f10:	e008      	b.n	8002f24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f12:	f7fe ffaf 	bl	8001e74 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e10e      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f24:	4b84      	ldr	r3, [pc, #528]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002f26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1ef      	bne.n	8002f12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 8102 	beq.w	8003140 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	f040 80c5 	bne.w	80030d0 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f46:	4b7c      	ldr	r3, [pc, #496]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	f003 0203 	and.w	r2, r3, #3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d12c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	3b01      	subs	r3, #1
 8002f66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d123      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d11b      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d113      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f96:	085b      	lsrs	r3, r3, #1
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d109      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002faa:	085b      	lsrs	r3, r3, #1
 8002fac:	3b01      	subs	r3, #1
 8002fae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d067      	beq.n	8003084 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2b0c      	cmp	r3, #12
 8002fb8:	d062      	beq.n	8003080 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fba:	4b5f      	ldr	r3, [pc, #380]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e0bb      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fca:	4b5b      	ldr	r3, [pc, #364]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a5a      	ldr	r2, [pc, #360]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002fd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fd4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fd6:	f7fe ff4d 	bl	8001e74 <HAL_GetTick>
 8002fda:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fde:	f7fe ff49 	bl	8001e74 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e0a8      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ff0:	4b51      	ldr	r3, [pc, #324]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f0      	bne.n	8002fde <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ffc:	4b4e      	ldr	r3, [pc, #312]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8002ffe:	68da      	ldr	r2, [r3, #12]
 8003000:	4b4e      	ldr	r3, [pc, #312]	; (800313c <HAL_RCC_OscConfig+0x830>)
 8003002:	4013      	ands	r3, r2
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800300c:	3a01      	subs	r2, #1
 800300e:	0112      	lsls	r2, r2, #4
 8003010:	4311      	orrs	r1, r2
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003016:	0212      	lsls	r2, r2, #8
 8003018:	4311      	orrs	r1, r2
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800301e:	0852      	lsrs	r2, r2, #1
 8003020:	3a01      	subs	r2, #1
 8003022:	0552      	lsls	r2, r2, #21
 8003024:	4311      	orrs	r1, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800302a:	0852      	lsrs	r2, r2, #1
 800302c:	3a01      	subs	r2, #1
 800302e:	0652      	lsls	r2, r2, #25
 8003030:	4311      	orrs	r1, r2
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003036:	06d2      	lsls	r2, r2, #27
 8003038:	430a      	orrs	r2, r1
 800303a:	493f      	ldr	r1, [pc, #252]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 800303c:	4313      	orrs	r3, r2
 800303e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003040:	4b3d      	ldr	r3, [pc, #244]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a3c      	ldr	r2, [pc, #240]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003046:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800304a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800304c:	4b3a      	ldr	r3, [pc, #232]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	4a39      	ldr	r2, [pc, #228]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003052:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003056:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003058:	f7fe ff0c 	bl	8001e74 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003060:	f7fe ff08 	bl	8001e74 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e067      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003072:	4b31      	ldr	r3, [pc, #196]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0f0      	beq.n	8003060 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800307e:	e05f      	b.n	8003140 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e05e      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003084:	4b2c      	ldr	r3, [pc, #176]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d157      	bne.n	8003140 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003090:	4b29      	ldr	r3, [pc, #164]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a28      	ldr	r2, [pc, #160]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003096:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800309a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800309c:	4b26      	ldr	r3, [pc, #152]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4a25      	ldr	r2, [pc, #148]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030a8:	f7fe fee4 	bl	8001e74 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b0:	f7fe fee0 	bl	8001e74 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e03f      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030c2:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d0f0      	beq.n	80030b0 <HAL_RCC_OscConfig+0x7a4>
 80030ce:	e037      	b.n	8003140 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	2b0c      	cmp	r3, #12
 80030d4:	d02d      	beq.n	8003132 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030d6:	4b18      	ldr	r3, [pc, #96]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a17      	ldr	r2, [pc, #92]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030e0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030e2:	4b15      	ldr	r3, [pc, #84]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d105      	bne.n	80030fa <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80030ee:	4b12      	ldr	r3, [pc, #72]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	4a11      	ldr	r2, [pc, #68]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030f4:	f023 0303 	bic.w	r3, r3, #3
 80030f8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80030fa:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	4a0e      	ldr	r2, [pc, #56]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003100:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003104:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003108:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310a:	f7fe feb3 	bl	8001e74 <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003112:	f7fe feaf 	bl	8001e74 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e00e      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003124:	4b04      	ldr	r3, [pc, #16]	; (8003138 <HAL_RCC_OscConfig+0x82c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1f0      	bne.n	8003112 <HAL_RCC_OscConfig+0x806>
 8003130:	e006      	b.n	8003140 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e005      	b.n	8003142 <HAL_RCC_OscConfig+0x836>
 8003136:	bf00      	nop
 8003138:	40021000 	.word	0x40021000
 800313c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3720      	adds	r7, #32
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop

0800314c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0c8      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003160:	4b66      	ldr	r3, [pc, #408]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d910      	bls.n	8003190 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316e:	4b63      	ldr	r3, [pc, #396]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f023 0207 	bic.w	r2, r3, #7
 8003176:	4961      	ldr	r1, [pc, #388]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	4313      	orrs	r3, r2
 800317c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800317e:	4b5f      	ldr	r3, [pc, #380]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d001      	beq.n	8003190 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e0b0      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	2b00      	cmp	r3, #0
 800319a:	d04c      	beq.n	8003236 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b03      	cmp	r3, #3
 80031a2:	d107      	bne.n	80031b4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031a4:	4b56      	ldr	r3, [pc, #344]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d121      	bne.n	80031f4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e09e      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d107      	bne.n	80031cc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031bc:	4b50      	ldr	r3, [pc, #320]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d115      	bne.n	80031f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e092      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d107      	bne.n	80031e4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031d4:	4b4a      	ldr	r3, [pc, #296]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d109      	bne.n	80031f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e086      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031e4:	4b46      	ldr	r3, [pc, #280]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e07e      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031f4:	4b42      	ldr	r3, [pc, #264]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f023 0203 	bic.w	r2, r3, #3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	493f      	ldr	r1, [pc, #252]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 8003202:	4313      	orrs	r3, r2
 8003204:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003206:	f7fe fe35 	bl	8001e74 <HAL_GetTick>
 800320a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320c:	e00a      	b.n	8003224 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800320e:	f7fe fe31 	bl	8001e74 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	f241 3288 	movw	r2, #5000	; 0x1388
 800321c:	4293      	cmp	r3, r2
 800321e:	d901      	bls.n	8003224 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e066      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003224:	4b36      	ldr	r3, [pc, #216]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 020c 	and.w	r2, r3, #12
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	429a      	cmp	r2, r3
 8003234:	d1eb      	bne.n	800320e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d008      	beq.n	8003254 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003242:	4b2f      	ldr	r3, [pc, #188]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	492c      	ldr	r1, [pc, #176]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 8003250:	4313      	orrs	r3, r2
 8003252:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003254:	4b29      	ldr	r3, [pc, #164]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d210      	bcs.n	8003284 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003262:	4b26      	ldr	r3, [pc, #152]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f023 0207 	bic.w	r2, r3, #7
 800326a:	4924      	ldr	r1, [pc, #144]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	4313      	orrs	r3, r2
 8003270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003272:	4b22      	ldr	r3, [pc, #136]	; (80032fc <HAL_RCC_ClockConfig+0x1b0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d001      	beq.n	8003284 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e036      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	d008      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003290:	4b1b      	ldr	r3, [pc, #108]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	4918      	ldr	r1, [pc, #96]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ae:	4b14      	ldr	r3, [pc, #80]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	4910      	ldr	r1, [pc, #64]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032c2:	f000 f825 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 80032c6:	4601      	mov	r1, r0
 80032c8:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <HAL_RCC_ClockConfig+0x1b4>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	4a0c      	ldr	r2, [pc, #48]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 80032d4:	5cd3      	ldrb	r3, [r2, r3]
 80032d6:	f003 031f 	and.w	r3, r3, #31
 80032da:	fa21 f303 	lsr.w	r3, r1, r3
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fe fd74 	bl	8001dd4 <HAL_InitTick>
 80032ec:	4603      	mov	r3, r0
 80032ee:	72fb      	strb	r3, [r7, #11]

  return status;
 80032f0:	7afb      	ldrb	r3, [r7, #11]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	40022000 	.word	0x40022000
 8003300:	40021000 	.word	0x40021000
 8003304:	0800873c 	.word	0x0800873c
 8003308:	20000020 	.word	0x20000020
 800330c:	20000024 	.word	0x20000024

08003310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003310:	b480      	push	{r7}
 8003312:	b089      	sub	sp, #36	; 0x24
 8003314:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003316:	2300      	movs	r3, #0
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	2300      	movs	r3, #0
 800331c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800331e:	4b3d      	ldr	r3, [pc, #244]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003328:	4b3a      	ldr	r3, [pc, #232]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <HAL_RCC_GetSysClockFreq+0x34>
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	2b0c      	cmp	r3, #12
 800333c:	d121      	bne.n	8003382 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d11e      	bne.n	8003382 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003344:	4b33      	ldr	r3, [pc, #204]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d107      	bne.n	8003360 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003350:	4b30      	ldr	r3, [pc, #192]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 8003352:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003356:	0a1b      	lsrs	r3, r3, #8
 8003358:	f003 030f 	and.w	r3, r3, #15
 800335c:	61fb      	str	r3, [r7, #28]
 800335e:	e005      	b.n	800336c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003360:	4b2c      	ldr	r3, [pc, #176]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800336c:	4a2a      	ldr	r2, [pc, #168]	; (8003418 <HAL_RCC_GetSysClockFreq+0x108>)
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003374:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10d      	bne.n	8003398 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003380:	e00a      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	2b04      	cmp	r3, #4
 8003386:	d102      	bne.n	800338e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003388:	4b24      	ldr	r3, [pc, #144]	; (800341c <HAL_RCC_GetSysClockFreq+0x10c>)
 800338a:	61bb      	str	r3, [r7, #24]
 800338c:	e004      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	2b08      	cmp	r3, #8
 8003392:	d101      	bne.n	8003398 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003394:	4b22      	ldr	r3, [pc, #136]	; (8003420 <HAL_RCC_GetSysClockFreq+0x110>)
 8003396:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	2b0c      	cmp	r3, #12
 800339c:	d133      	bne.n	8003406 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800339e:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d002      	beq.n	80033b4 <HAL_RCC_GetSysClockFreq+0xa4>
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	d003      	beq.n	80033ba <HAL_RCC_GetSysClockFreq+0xaa>
 80033b2:	e005      	b.n	80033c0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033b4:	4b19      	ldr	r3, [pc, #100]	; (800341c <HAL_RCC_GetSysClockFreq+0x10c>)
 80033b6:	617b      	str	r3, [r7, #20]
      break;
 80033b8:	e005      	b.n	80033c6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033ba:	4b19      	ldr	r3, [pc, #100]	; (8003420 <HAL_RCC_GetSysClockFreq+0x110>)
 80033bc:	617b      	str	r3, [r7, #20]
      break;
 80033be:	e002      	b.n	80033c6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	617b      	str	r3, [r7, #20]
      break;
 80033c4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033c6:	4b13      	ldr	r3, [pc, #76]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	091b      	lsrs	r3, r3, #4
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	3301      	adds	r3, #1
 80033d2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033d4:	4b0f      	ldr	r3, [pc, #60]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	0a1b      	lsrs	r3, r3, #8
 80033da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	fb02 f203 	mul.w	r2, r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ea:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033ec:	4b09      	ldr	r3, [pc, #36]	; (8003414 <HAL_RCC_GetSysClockFreq+0x104>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	0e5b      	lsrs	r3, r3, #25
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	3301      	adds	r3, #1
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	fbb2 f3f3 	udiv	r3, r2, r3
 8003404:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003406:	69bb      	ldr	r3, [r7, #24]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3724      	adds	r7, #36	; 0x24
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	40021000 	.word	0x40021000
 8003418:	08008754 	.word	0x08008754
 800341c:	00f42400 	.word	0x00f42400
 8003420:	007a1200 	.word	0x007a1200

08003424 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003428:	4b03      	ldr	r3, [pc, #12]	; (8003438 <HAL_RCC_GetHCLKFreq+0x14>)
 800342a:	681b      	ldr	r3, [r3, #0]
}
 800342c:	4618      	mov	r0, r3
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000020 	.word	0x20000020

0800343c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003440:	f7ff fff0 	bl	8003424 <HAL_RCC_GetHCLKFreq>
 8003444:	4601      	mov	r1, r0
 8003446:	4b06      	ldr	r3, [pc, #24]	; (8003460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	0a1b      	lsrs	r3, r3, #8
 800344c:	f003 0307 	and.w	r3, r3, #7
 8003450:	4a04      	ldr	r2, [pc, #16]	; (8003464 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003452:	5cd3      	ldrb	r3, [r2, r3]
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	fa21 f303 	lsr.w	r3, r1, r3
}
 800345c:	4618      	mov	r0, r3
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40021000 	.word	0x40021000
 8003464:	0800874c 	.word	0x0800874c

08003468 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800346c:	f7ff ffda 	bl	8003424 <HAL_RCC_GetHCLKFreq>
 8003470:	4601      	mov	r1, r0
 8003472:	4b06      	ldr	r3, [pc, #24]	; (800348c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	0adb      	lsrs	r3, r3, #11
 8003478:	f003 0307 	and.w	r3, r3, #7
 800347c:	4a04      	ldr	r2, [pc, #16]	; (8003490 <HAL_RCC_GetPCLK2Freq+0x28>)
 800347e:	5cd3      	ldrb	r3, [r2, r3]
 8003480:	f003 031f 	and.w	r3, r3, #31
 8003484:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003488:	4618      	mov	r0, r3
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000
 8003490:	0800874c 	.word	0x0800874c

08003494 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800349c:	2300      	movs	r3, #0
 800349e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80034a0:	4b2a      	ldr	r3, [pc, #168]	; (800354c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80034ac:	f7ff f9ca 	bl	8002844 <HAL_PWREx_GetVoltageRange>
 80034b0:	6178      	str	r0, [r7, #20]
 80034b2:	e014      	b.n	80034de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80034b4:	4b25      	ldr	r3, [pc, #148]	; (800354c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b8:	4a24      	ldr	r2, [pc, #144]	; (800354c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034be:	6593      	str	r3, [r2, #88]	; 0x58
 80034c0:	4b22      	ldr	r3, [pc, #136]	; (800354c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c8:	60fb      	str	r3, [r7, #12]
 80034ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034cc:	f7ff f9ba 	bl	8002844 <HAL_PWREx_GetVoltageRange>
 80034d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034d2:	4b1e      	ldr	r3, [pc, #120]	; (800354c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d6:	4a1d      	ldr	r2, [pc, #116]	; (800354c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034e4:	d10b      	bne.n	80034fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b80      	cmp	r3, #128	; 0x80
 80034ea:	d919      	bls.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2ba0      	cmp	r3, #160	; 0xa0
 80034f0:	d902      	bls.n	80034f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034f2:	2302      	movs	r3, #2
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	e013      	b.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034f8:	2301      	movs	r3, #1
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	e010      	b.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b80      	cmp	r3, #128	; 0x80
 8003502:	d902      	bls.n	800350a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003504:	2303      	movs	r3, #3
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	e00a      	b.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b80      	cmp	r3, #128	; 0x80
 800350e:	d102      	bne.n	8003516 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003510:	2302      	movs	r3, #2
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	e004      	b.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b70      	cmp	r3, #112	; 0x70
 800351a:	d101      	bne.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800351c:	2301      	movs	r3, #1
 800351e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f023 0207 	bic.w	r2, r3, #7
 8003528:	4909      	ldr	r1, [pc, #36]	; (8003550 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003530:	4b07      	ldr	r3, [pc, #28]	; (8003550 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	429a      	cmp	r2, r3
 800353c:	d001      	beq.n	8003542 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40021000 	.word	0x40021000
 8003550:	40022000 	.word	0x40022000

08003554 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800355c:	2300      	movs	r3, #0
 800355e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003560:	2300      	movs	r3, #0
 8003562:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800356c:	2b00      	cmp	r3, #0
 800356e:	d02f      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003574:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003578:	d005      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800357a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800357e:	d015      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x58>
 8003580:	2b00      	cmp	r3, #0
 8003582:	d007      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003584:	e00f      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003586:	4bac      	ldr	r3, [pc, #688]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	4aab      	ldr	r2, [pc, #684]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800358c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003590:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003592:	e00c      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3304      	adds	r3, #4
 8003598:	2100      	movs	r1, #0
 800359a:	4618      	mov	r0, r3
 800359c:	f000 f9dc 	bl	8003958 <RCCEx_PLLSAI1_Config>
 80035a0:	4603      	mov	r3, r0
 80035a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035a4:	e003      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	74fb      	strb	r3, [r7, #19]
      break;
 80035aa:	e000      	b.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 80035ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035ae:	7cfb      	ldrb	r3, [r7, #19]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10b      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035b4:	4ba0      	ldr	r3, [pc, #640]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c2:	499d      	ldr	r1, [pc, #628]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80035ca:	e001      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035cc:	7cfb      	ldrb	r3, [r7, #19]
 80035ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 8099 	beq.w	8003710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035de:	2300      	movs	r3, #0
 80035e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80035e2:	4b95      	ldr	r3, [pc, #596]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80035ee:	2301      	movs	r3, #1
 80035f0:	e000      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80035f2:	2300      	movs	r3, #0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00d      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035f8:	4b8f      	ldr	r3, [pc, #572]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fc:	4a8e      	ldr	r2, [pc, #568]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80035fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003602:	6593      	str	r3, [r2, #88]	; 0x58
 8003604:	4b8c      	ldr	r3, [pc, #560]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003610:	2301      	movs	r3, #1
 8003612:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003614:	4b89      	ldr	r3, [pc, #548]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a88      	ldr	r2, [pc, #544]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800361a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800361e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003620:	f7fe fc28 	bl	8001e74 <HAL_GetTick>
 8003624:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003626:	e009      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003628:	f7fe fc24 	bl	8001e74 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d902      	bls.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	74fb      	strb	r3, [r7, #19]
        break;
 800363a:	e005      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800363c:	4b7f      	ldr	r3, [pc, #508]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003644:	2b00      	cmp	r3, #0
 8003646:	d0ef      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8003648:	7cfb      	ldrb	r3, [r7, #19]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d155      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800364e:	4b7a      	ldr	r3, [pc, #488]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003654:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003658:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d01e      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	429a      	cmp	r2, r3
 8003668:	d019      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800366a:	4b73      	ldr	r3, [pc, #460]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800366c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003674:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003676:	4b70      	ldr	r3, [pc, #448]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367c:	4a6e      	ldr	r2, [pc, #440]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800367e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003682:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003686:	4b6c      	ldr	r3, [pc, #432]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800368c:	4a6a      	ldr	r2, [pc, #424]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800368e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003692:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003696:	4a68      	ldr	r2, [pc, #416]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d016      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a8:	f7fe fbe4 	bl	8001e74 <HAL_GetTick>
 80036ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036ae:	e00b      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036b0:	f7fe fbe0 	bl	8001e74 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80036be:	4293      	cmp	r3, r2
 80036c0:	d902      	bls.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	74fb      	strb	r3, [r7, #19]
            break;
 80036c6:	e006      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036c8:	4b5b      	ldr	r3, [pc, #364]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80036ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d0ec      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 80036d6:	7cfb      	ldrb	r3, [r7, #19]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10b      	bne.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036dc:	4b56      	ldr	r3, [pc, #344]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80036de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ea:	4953      	ldr	r1, [pc, #332]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80036f2:	e004      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036f4:	7cfb      	ldrb	r3, [r7, #19]
 80036f6:	74bb      	strb	r3, [r7, #18]
 80036f8:	e001      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fa:	7cfb      	ldrb	r3, [r7, #19]
 80036fc:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036fe:	7c7b      	ldrb	r3, [r7, #17]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d105      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003704:	4b4c      	ldr	r3, [pc, #304]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003708:	4a4b      	ldr	r2, [pc, #300]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800370a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800370e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00a      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800371c:	4b46      	ldr	r3, [pc, #280]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003722:	f023 0203 	bic.w	r2, r3, #3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	4943      	ldr	r1, [pc, #268]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00a      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800373e:	4b3e      	ldr	r3, [pc, #248]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003744:	f023 020c 	bic.w	r2, r3, #12
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	493a      	ldr	r1, [pc, #232]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800374e:	4313      	orrs	r3, r2
 8003750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00a      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003760:	4b35      	ldr	r3, [pc, #212]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003766:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376e:	4932      	ldr	r1, [pc, #200]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003770:	4313      	orrs	r3, r2
 8003772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00a      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003782:	4b2d      	ldr	r3, [pc, #180]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003788:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003790:	4929      	ldr	r1, [pc, #164]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003792:	4313      	orrs	r3, r2
 8003794:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00a      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037a4:	4b24      	ldr	r3, [pc, #144]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80037a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b2:	4921      	ldr	r1, [pc, #132]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037c6:	4b1c      	ldr	r3, [pc, #112]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80037c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d4:	4918      	ldr	r1, [pc, #96]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00a      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037e8:	4b13      	ldr	r3, [pc, #76]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80037ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	4910      	ldr	r1, [pc, #64]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d02c      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800380a:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800380c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003810:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	4907      	ldr	r1, [pc, #28]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800381a:	4313      	orrs	r3, r2
 800381c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003824:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003828:	d10a      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800382a:	4b03      	ldr	r3, [pc, #12]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	4a02      	ldr	r2, [pc, #8]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003830:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003834:	60d3      	str	r3, [r2, #12]
 8003836:	e015      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003838:	40021000 	.word	0x40021000
 800383c:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003848:	d10c      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	3304      	adds	r3, #4
 800384e:	2101      	movs	r1, #1
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f881 	bl	8003958 <RCCEx_PLLSAI1_Config>
 8003856:	4603      	mov	r3, r0
 8003858:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800385a:	7cfb      	ldrb	r3, [r7, #19]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8003860:	7cfb      	ldrb	r3, [r7, #19]
 8003862:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d028      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003870:	4b30      	ldr	r3, [pc, #192]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003876:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387e:	492d      	ldr	r1, [pc, #180]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003880:	4313      	orrs	r3, r2
 8003882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800388e:	d106      	bne.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003890:	4b28      	ldr	r3, [pc, #160]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4a27      	ldr	r2, [pc, #156]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003896:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800389a:	60d3      	str	r3, [r2, #12]
 800389c:	e011      	b.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038a6:	d10c      	bne.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	3304      	adds	r3, #4
 80038ac:	2101      	movs	r1, #1
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 f852 	bl	8003958 <RCCEx_PLLSAI1_Config>
 80038b4:	4603      	mov	r3, r0
 80038b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 80038be:	7cfb      	ldrb	r3, [r7, #19]
 80038c0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d01c      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038ce:	4b19      	ldr	r3, [pc, #100]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038dc:	4915      	ldr	r1, [pc, #84]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038ec:	d10c      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	3304      	adds	r3, #4
 80038f2:	2102      	movs	r1, #2
 80038f4:	4618      	mov	r0, r3
 80038f6:	f000 f82f 	bl	8003958 <RCCEx_PLLSAI1_Config>
 80038fa:	4603      	mov	r3, r0
 80038fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038fe:	7cfb      	ldrb	r3, [r7, #19]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8003904:	7cfb      	ldrb	r3, [r7, #19]
 8003906:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00a      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003914:	4b07      	ldr	r3, [pc, #28]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003922:	4904      	ldr	r1, [pc, #16]	; (8003934 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003924:	4313      	orrs	r3, r2
 8003926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800392a:	7cbb      	ldrb	r3, [r7, #18]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	40021000 	.word	0x40021000

08003938 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800393c:	4b05      	ldr	r3, [pc, #20]	; (8003954 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a04      	ldr	r2, [pc, #16]	; (8003954 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003942:	f043 0304 	orr.w	r3, r3, #4
 8003946:	6013      	str	r3, [r2, #0]
}
 8003948:	bf00      	nop
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	40021000 	.word	0x40021000

08003958 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003966:	4b73      	ldr	r3, [pc, #460]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d018      	beq.n	80039a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003972:	4b70      	ldr	r3, [pc, #448]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f003 0203 	and.w	r2, r3, #3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d10d      	bne.n	800399e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
       ||
 8003986:	2b00      	cmp	r3, #0
 8003988:	d009      	beq.n	800399e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800398a:	4b6a      	ldr	r3, [pc, #424]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	091b      	lsrs	r3, r3, #4
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	1c5a      	adds	r2, r3, #1
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
       ||
 800399a:	429a      	cmp	r2, r3
 800399c:	d044      	beq.n	8003a28 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	73fb      	strb	r3, [r7, #15]
 80039a2:	e041      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d00c      	beq.n	80039c6 <RCCEx_PLLSAI1_Config+0x6e>
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d013      	beq.n	80039d8 <RCCEx_PLLSAI1_Config+0x80>
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d120      	bne.n	80039f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039b4:	4b5f      	ldr	r3, [pc, #380]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d11d      	bne.n	80039fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c4:	e01a      	b.n	80039fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039c6:	4b5b      	ldr	r3, [pc, #364]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d116      	bne.n	8003a00 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d6:	e013      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039d8:	4b56      	ldr	r3, [pc, #344]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10f      	bne.n	8003a04 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039e4:	4b53      	ldr	r3, [pc, #332]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d109      	bne.n	8003a04 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039f4:	e006      	b.n	8003a04 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	73fb      	strb	r3, [r7, #15]
      break;
 80039fa:	e004      	b.n	8003a06 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80039fc:	bf00      	nop
 80039fe:	e002      	b.n	8003a06 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003a00:	bf00      	nop
 8003a02:	e000      	b.n	8003a06 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003a04:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a06:	7bfb      	ldrb	r3, [r7, #15]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10d      	bne.n	8003a28 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a0c:	4b49      	ldr	r3, [pc, #292]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6819      	ldr	r1, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	430b      	orrs	r3, r1
 8003a22:	4944      	ldr	r1, [pc, #272]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d17c      	bne.n	8003b28 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a2e:	4b41      	ldr	r3, [pc, #260]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a40      	ldr	r2, [pc, #256]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a34:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a3a:	f7fe fa1b 	bl	8001e74 <HAL_GetTick>
 8003a3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a40:	e009      	b.n	8003a56 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a42:	f7fe fa17 	bl	8001e74 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d902      	bls.n	8003a56 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	73fb      	strb	r3, [r7, #15]
        break;
 8003a54:	e005      	b.n	8003a62 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a56:	4b37      	ldr	r3, [pc, #220]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1ef      	bne.n	8003a42 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d15f      	bne.n	8003b28 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d110      	bne.n	8003a90 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a6e:	4b31      	ldr	r3, [pc, #196]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003a76:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6892      	ldr	r2, [r2, #8]
 8003a7e:	0211      	lsls	r1, r2, #8
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	68d2      	ldr	r2, [r2, #12]
 8003a84:	06d2      	lsls	r2, r2, #27
 8003a86:	430a      	orrs	r2, r1
 8003a88:	492a      	ldr	r1, [pc, #168]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	610b      	str	r3, [r1, #16]
 8003a8e:	e027      	b.n	8003ae0 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d112      	bne.n	8003abc <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a96:	4b27      	ldr	r3, [pc, #156]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003a9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6892      	ldr	r2, [r2, #8]
 8003aa6:	0211      	lsls	r1, r2, #8
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6912      	ldr	r2, [r2, #16]
 8003aac:	0852      	lsrs	r2, r2, #1
 8003aae:	3a01      	subs	r2, #1
 8003ab0:	0552      	lsls	r2, r2, #21
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	491f      	ldr	r1, [pc, #124]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	610b      	str	r3, [r1, #16]
 8003aba:	e011      	b.n	8003ae0 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003abc:	4b1d      	ldr	r3, [pc, #116]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ac4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6892      	ldr	r2, [r2, #8]
 8003acc:	0211      	lsls	r1, r2, #8
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6952      	ldr	r2, [r2, #20]
 8003ad2:	0852      	lsrs	r2, r2, #1
 8003ad4:	3a01      	subs	r2, #1
 8003ad6:	0652      	lsls	r2, r2, #25
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	4916      	ldr	r1, [pc, #88]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ae0:	4b14      	ldr	r3, [pc, #80]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a13      	ldr	r2, [pc, #76]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ae6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003aea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aec:	f7fe f9c2 	bl	8001e74 <HAL_GetTick>
 8003af0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003af2:	e009      	b.n	8003b08 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003af4:	f7fe f9be 	bl	8001e74 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d902      	bls.n	8003b08 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	73fb      	strb	r3, [r7, #15]
          break;
 8003b06:	e005      	b.n	8003b14 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b08:	4b0a      	ldr	r3, [pc, #40]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0ef      	beq.n	8003af4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d106      	bne.n	8003b28 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b1a:	4b06      	ldr	r3, [pc, #24]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b1c:	691a      	ldr	r2, [r3, #16]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	4904      	ldr	r1, [pc, #16]	; (8003b34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3710      	adds	r7, #16
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40021000 	.word	0x40021000

08003b38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e040      	b.n	8003bcc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d106      	bne.n	8003b60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7fe f818 	bl	8001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2224      	movs	r2, #36	; 0x24
 8003b64:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f022 0201 	bic.w	r2, r2, #1
 8003b74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 faa6 	bl	80040c8 <UART_SetConfig>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d101      	bne.n	8003b86 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e022      	b.n	8003bcc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fcaa 	bl	80044e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ba2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 fd31 	bl	800462c <UART_CheckIdleState>
 8003bca:	4603      	mov	r3, r0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	4613      	mov	r3, r2
 8003be0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be6:	2b20      	cmp	r3, #32
 8003be8:	d164      	bne.n	8003cb4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d002      	beq.n	8003bf6 <HAL_UART_Transmit_DMA+0x22>
 8003bf0:	88fb      	ldrh	r3, [r7, #6]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e05d      	b.n	8003cb6 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d101      	bne.n	8003c08 <HAL_UART_Transmit_DMA+0x34>
 8003c04:	2302      	movs	r3, #2
 8003c06:	e056      	b.n	8003cb6 <HAL_UART_Transmit_DMA+0xe2>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	88fa      	ldrh	r2, [r7, #6]
 8003c1a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	88fa      	ldrh	r2, [r7, #6]
 8003c22:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2221      	movs	r2, #33	; 0x21
 8003c30:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d02a      	beq.n	8003c90 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c3e:	4a20      	ldr	r2, [pc, #128]	; (8003cc0 <HAL_UART_Transmit_DMA+0xec>)
 8003c40:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c46:	4a1f      	ldr	r2, [pc, #124]	; (8003cc4 <HAL_UART_Transmit_DMA+0xf0>)
 8003c48:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c4e:	4a1e      	ldr	r2, [pc, #120]	; (8003cc8 <HAL_UART_Transmit_DMA+0xf4>)
 8003c50:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c56:	2200      	movs	r2, #0
 8003c58:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c62:	4619      	mov	r1, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	3328      	adds	r3, #40	; 0x28
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	88fb      	ldrh	r3, [r7, #6]
 8003c6e:	f7fe fad7 	bl	8002220 <HAL_DMA_Start_IT>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00b      	beq.n	8003c90 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2210      	movs	r2, #16
 8003c7c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e012      	b.n	8003cb6 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2240      	movs	r2, #64	; 0x40
 8003c96:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cae:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	08004817 	.word	0x08004817
 8003cc4:	0800486b 	.word	0x0800486b
 8003cc8:	0800490b 	.word	0x0800490b

08003ccc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cde:	2b20      	cmp	r3, #32
 8003ce0:	d16c      	bne.n	8003dbc <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d002      	beq.n	8003cee <HAL_UART_Receive_DMA+0x22>
 8003ce8:	88fb      	ldrh	r3, [r7, #6]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e065      	b.n	8003dbe <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_UART_Receive_DMA+0x34>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e05e      	b.n	8003dbe <HAL_UART_Receive_DMA+0xf2>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	88fa      	ldrh	r2, [r7, #6]
 8003d12:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2222      	movs	r2, #34	; 0x22
 8003d20:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d02a      	beq.n	8003d80 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d2e:	4a26      	ldr	r2, [pc, #152]	; (8003dc8 <HAL_UART_Receive_DMA+0xfc>)
 8003d30:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d36:	4a25      	ldr	r2, [pc, #148]	; (8003dcc <HAL_UART_Receive_DMA+0x100>)
 8003d38:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d3e:	4a24      	ldr	r2, [pc, #144]	; (8003dd0 <HAL_UART_Receive_DMA+0x104>)
 8003d40:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d46:	2200      	movs	r2, #0
 8003d48:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	3324      	adds	r3, #36	; 0x24
 8003d54:	4619      	mov	r1, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	88fb      	ldrh	r3, [r7, #6]
 8003d5e:	f7fe fa5f 	bl	8002220 <HAL_DMA_Start_IT>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00b      	beq.n	8003d80 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2210      	movs	r2, #16
 8003d6c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2220      	movs	r2, #32
 8003d7a:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e01e      	b.n	8003dbe <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d96:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689a      	ldr	r2, [r3, #8]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
 8003da6:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003db6:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8003db8:	2300      	movs	r3, #0
 8003dba:	e000      	b.n	8003dbe <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8003dbc:	2302      	movs	r3, #2
  }
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	08004887 	.word	0x08004887
 8003dcc:	080048ef 	.word	0x080048ef
 8003dd0:	0800490b 	.word	0x0800490b

08003dd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003df4:	69fa      	ldr	r2, [r7, #28]
 8003df6:	f640 030f 	movw	r3, #2063	; 0x80f
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d113      	bne.n	8003e2c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	f003 0320 	and.w	r3, r3, #32
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00e      	beq.n	8003e2c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	f003 0320 	and.w	r3, r3, #32
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d009      	beq.n	8003e2c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 8114 	beq.w	800404a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	4798      	blx	r3
      }
      return;
 8003e2a:	e10e      	b.n	800404a <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 80d6 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d105      	bne.n	8003e4a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4b86      	ldr	r3, [pc, #536]	; (800405c <HAL_UART_IRQHandler+0x288>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 80cb 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00e      	beq.n	8003e72 <HAL_UART_IRQHandler+0x9e>
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d009      	beq.n	8003e72 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2201      	movs	r2, #1
 8003e64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e6a:	f043 0201 	orr.w	r2, r3, #1
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00e      	beq.n	8003e9a <HAL_UART_IRQHandler+0xc6>
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d009      	beq.n	8003e9a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e92:	f043 0204 	orr.w	r2, r3, #4
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00e      	beq.n	8003ec2 <HAL_UART_IRQHandler+0xee>
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2204      	movs	r2, #4
 8003eb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eba:	f043 0202 	orr.w	r2, r3, #2
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f003 0308 	and.w	r3, r3, #8
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d013      	beq.n	8003ef4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d104      	bne.n	8003ee0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d009      	beq.n	8003ef4 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2208      	movs	r2, #8
 8003ee6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eec:	f043 0208 	orr.w	r2, r3, #8
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00f      	beq.n	8003f1e <HAL_UART_IRQHandler+0x14a>
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00a      	beq.n	8003f1e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f16:	f043 0220 	orr.w	r2, r3, #32
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 8093 	beq.w	800404e <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f003 0320 	and.w	r3, r3, #32
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00c      	beq.n	8003f4c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d007      	beq.n	8003f4c <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f50:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d004      	beq.n	8003f6a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d031      	beq.n	8003fce <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fc33 	bl	80047d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7a:	2b40      	cmp	r3, #64	; 0x40
 8003f7c:	d123      	bne.n	8003fc6 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f8c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d013      	beq.n	8003fbe <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f9a:	4a31      	ldr	r2, [pc, #196]	; (8004060 <HAL_UART_IRQHandler+0x28c>)
 8003f9c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe f99c 	bl	80022e0 <HAL_DMA_Abort_IT>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d016      	beq.n	8003fdc <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003fb8:	4610      	mov	r0, r2
 8003fba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fbc:	e00e      	b.n	8003fdc <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 f878 	bl	80040b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc4:	e00a      	b.n	8003fdc <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f874 	bl	80040b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fcc:	e006      	b.n	8003fdc <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f870 	bl	80040b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8003fda:	e038      	b.n	800404e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fdc:	bf00      	nop
    return;
 8003fde:	e036      	b.n	800404e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <HAL_UART_IRQHandler+0x232>
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ffc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 fcee 	bl	80049e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004004:	e026      	b.n	8004054 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00d      	beq.n	800402c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004016:	2b00      	cmp	r3, #0
 8004018:	d008      	beq.n	800402c <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800401e:	2b00      	cmp	r3, #0
 8004020:	d017      	beq.n	8004052 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	4798      	blx	r3
    }
    return;
 800402a:	e012      	b.n	8004052 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00e      	beq.n	8004054 <HAL_UART_IRQHandler+0x280>
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800403c:	2b00      	cmp	r3, #0
 800403e:	d009      	beq.n	8004054 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 fcb4 	bl	80049ae <UART_EndTransmit_IT>
    return;
 8004046:	bf00      	nop
 8004048:	e004      	b.n	8004054 <HAL_UART_IRQHandler+0x280>
      return;
 800404a:	bf00      	nop
 800404c:	e002      	b.n	8004054 <HAL_UART_IRQHandler+0x280>
    return;
 800404e:	bf00      	nop
 8004050:	e000      	b.n	8004054 <HAL_UART_IRQHandler+0x280>
    return;
 8004052:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004054:	3720      	adds	r7, #32
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	04000120 	.word	0x04000120
 8004060:	08004983 	.word	0x08004983

08004064 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040c8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80040cc:	b088      	sub	sp, #32
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	4bb0      	ldr	r3, [pc, #704]	; (80043b8 <UART_SetConfig+0x2f0>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	6812      	ldr	r2, [r2, #0]
 80040fc:	69f9      	ldr	r1, [r7, #28]
 80040fe:	430b      	orrs	r3, r1
 8004100:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68da      	ldr	r2, [r3, #12]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4aa6      	ldr	r2, [pc, #664]	; (80043bc <UART_SetConfig+0x2f4>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d004      	beq.n	8004132 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	4313      	orrs	r3, r2
 8004130:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	69fa      	ldr	r2, [r7, #28]
 8004142:	430a      	orrs	r2, r1
 8004144:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a9d      	ldr	r2, [pc, #628]	; (80043c0 <UART_SetConfig+0x2f8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d121      	bne.n	8004194 <UART_SetConfig+0xcc>
 8004150:	4b9c      	ldr	r3, [pc, #624]	; (80043c4 <UART_SetConfig+0x2fc>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	2b03      	cmp	r3, #3
 800415c:	d816      	bhi.n	800418c <UART_SetConfig+0xc4>
 800415e:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <UART_SetConfig+0x9c>)
 8004160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004164:	08004175 	.word	0x08004175
 8004168:	08004181 	.word	0x08004181
 800416c:	0800417b 	.word	0x0800417b
 8004170:	08004187 	.word	0x08004187
 8004174:	2301      	movs	r3, #1
 8004176:	76fb      	strb	r3, [r7, #27]
 8004178:	e072      	b.n	8004260 <UART_SetConfig+0x198>
 800417a:	2302      	movs	r3, #2
 800417c:	76fb      	strb	r3, [r7, #27]
 800417e:	e06f      	b.n	8004260 <UART_SetConfig+0x198>
 8004180:	2304      	movs	r3, #4
 8004182:	76fb      	strb	r3, [r7, #27]
 8004184:	e06c      	b.n	8004260 <UART_SetConfig+0x198>
 8004186:	2308      	movs	r3, #8
 8004188:	76fb      	strb	r3, [r7, #27]
 800418a:	e069      	b.n	8004260 <UART_SetConfig+0x198>
 800418c:	2310      	movs	r3, #16
 800418e:	76fb      	strb	r3, [r7, #27]
 8004190:	bf00      	nop
 8004192:	e065      	b.n	8004260 <UART_SetConfig+0x198>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a8b      	ldr	r2, [pc, #556]	; (80043c8 <UART_SetConfig+0x300>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d134      	bne.n	8004208 <UART_SetConfig+0x140>
 800419e:	4b89      	ldr	r3, [pc, #548]	; (80043c4 <UART_SetConfig+0x2fc>)
 80041a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a4:	f003 030c 	and.w	r3, r3, #12
 80041a8:	2b0c      	cmp	r3, #12
 80041aa:	d829      	bhi.n	8004200 <UART_SetConfig+0x138>
 80041ac:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <UART_SetConfig+0xec>)
 80041ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b2:	bf00      	nop
 80041b4:	080041e9 	.word	0x080041e9
 80041b8:	08004201 	.word	0x08004201
 80041bc:	08004201 	.word	0x08004201
 80041c0:	08004201 	.word	0x08004201
 80041c4:	080041f5 	.word	0x080041f5
 80041c8:	08004201 	.word	0x08004201
 80041cc:	08004201 	.word	0x08004201
 80041d0:	08004201 	.word	0x08004201
 80041d4:	080041ef 	.word	0x080041ef
 80041d8:	08004201 	.word	0x08004201
 80041dc:	08004201 	.word	0x08004201
 80041e0:	08004201 	.word	0x08004201
 80041e4:	080041fb 	.word	0x080041fb
 80041e8:	2300      	movs	r3, #0
 80041ea:	76fb      	strb	r3, [r7, #27]
 80041ec:	e038      	b.n	8004260 <UART_SetConfig+0x198>
 80041ee:	2302      	movs	r3, #2
 80041f0:	76fb      	strb	r3, [r7, #27]
 80041f2:	e035      	b.n	8004260 <UART_SetConfig+0x198>
 80041f4:	2304      	movs	r3, #4
 80041f6:	76fb      	strb	r3, [r7, #27]
 80041f8:	e032      	b.n	8004260 <UART_SetConfig+0x198>
 80041fa:	2308      	movs	r3, #8
 80041fc:	76fb      	strb	r3, [r7, #27]
 80041fe:	e02f      	b.n	8004260 <UART_SetConfig+0x198>
 8004200:	2310      	movs	r3, #16
 8004202:	76fb      	strb	r3, [r7, #27]
 8004204:	bf00      	nop
 8004206:	e02b      	b.n	8004260 <UART_SetConfig+0x198>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a6b      	ldr	r2, [pc, #428]	; (80043bc <UART_SetConfig+0x2f4>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d124      	bne.n	800425c <UART_SetConfig+0x194>
 8004212:	4b6c      	ldr	r3, [pc, #432]	; (80043c4 <UART_SetConfig+0x2fc>)
 8004214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004218:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800421c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004220:	d012      	beq.n	8004248 <UART_SetConfig+0x180>
 8004222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004226:	d802      	bhi.n	800422e <UART_SetConfig+0x166>
 8004228:	2b00      	cmp	r3, #0
 800422a:	d007      	beq.n	800423c <UART_SetConfig+0x174>
 800422c:	e012      	b.n	8004254 <UART_SetConfig+0x18c>
 800422e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004232:	d006      	beq.n	8004242 <UART_SetConfig+0x17a>
 8004234:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004238:	d009      	beq.n	800424e <UART_SetConfig+0x186>
 800423a:	e00b      	b.n	8004254 <UART_SetConfig+0x18c>
 800423c:	2300      	movs	r3, #0
 800423e:	76fb      	strb	r3, [r7, #27]
 8004240:	e00e      	b.n	8004260 <UART_SetConfig+0x198>
 8004242:	2302      	movs	r3, #2
 8004244:	76fb      	strb	r3, [r7, #27]
 8004246:	e00b      	b.n	8004260 <UART_SetConfig+0x198>
 8004248:	2304      	movs	r3, #4
 800424a:	76fb      	strb	r3, [r7, #27]
 800424c:	e008      	b.n	8004260 <UART_SetConfig+0x198>
 800424e:	2308      	movs	r3, #8
 8004250:	76fb      	strb	r3, [r7, #27]
 8004252:	e005      	b.n	8004260 <UART_SetConfig+0x198>
 8004254:	2310      	movs	r3, #16
 8004256:	76fb      	strb	r3, [r7, #27]
 8004258:	bf00      	nop
 800425a:	e001      	b.n	8004260 <UART_SetConfig+0x198>
 800425c:	2310      	movs	r3, #16
 800425e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a55      	ldr	r2, [pc, #340]	; (80043bc <UART_SetConfig+0x2f4>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d174      	bne.n	8004354 <UART_SetConfig+0x28c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800426a:	7efb      	ldrb	r3, [r7, #27]
 800426c:	2b08      	cmp	r3, #8
 800426e:	d824      	bhi.n	80042ba <UART_SetConfig+0x1f2>
 8004270:	a201      	add	r2, pc, #4	; (adr r2, 8004278 <UART_SetConfig+0x1b0>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	0800429d 	.word	0x0800429d
 800427c:	080042bb 	.word	0x080042bb
 8004280:	080042a5 	.word	0x080042a5
 8004284:	080042bb 	.word	0x080042bb
 8004288:	080042ab 	.word	0x080042ab
 800428c:	080042bb 	.word	0x080042bb
 8004290:	080042bb 	.word	0x080042bb
 8004294:	080042bb 	.word	0x080042bb
 8004298:	080042b3 	.word	0x080042b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800429c:	f7ff f8ce 	bl	800343c <HAL_RCC_GetPCLK1Freq>
 80042a0:	6178      	str	r0, [r7, #20]
        break;
 80042a2:	e00f      	b.n	80042c4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a4:	4b49      	ldr	r3, [pc, #292]	; (80043cc <UART_SetConfig+0x304>)
 80042a6:	617b      	str	r3, [r7, #20]
        break;
 80042a8:	e00c      	b.n	80042c4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042aa:	f7ff f831 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 80042ae:	6178      	str	r0, [r7, #20]
        break;
 80042b0:	e008      	b.n	80042c4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042b6:	617b      	str	r3, [r7, #20]
        break;
 80042b8:	e004      	b.n	80042c4 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	76bb      	strb	r3, [r7, #26]
        break;
 80042c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 8100 	beq.w	80044cc <UART_SetConfig+0x404>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	4413      	add	r3, r2
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d305      	bcc.n	80042e8 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d902      	bls.n	80042ee <UART_SetConfig+0x226>
      {
        ret = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	76bb      	strb	r3, [r7, #26]
 80042ec:	e0ee      	b.n	80044cc <UART_SetConfig+0x404>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	4619      	mov	r1, r3
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	f04f 0400 	mov.w	r4, #0
 80042fe:	0214      	lsls	r4, r2, #8
 8004300:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004304:	020b      	lsls	r3, r1, #8
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6852      	ldr	r2, [r2, #4]
 800430a:	0852      	lsrs	r2, r2, #1
 800430c:	4611      	mov	r1, r2
 800430e:	f04f 0200 	mov.w	r2, #0
 8004312:	eb13 0b01 	adds.w	fp, r3, r1
 8004316:	eb44 0c02 	adc.w	ip, r4, r2
 800431a:	4658      	mov	r0, fp
 800431c:	4661      	mov	r1, ip
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f04f 0400 	mov.w	r4, #0
 8004326:	461a      	mov	r2, r3
 8004328:	4623      	mov	r3, r4
 800432a:	f7fc fcbd 	bl	8000ca8 <__aeabi_uldivmod>
 800432e:	4603      	mov	r3, r0
 8004330:	460c      	mov	r4, r1
 8004332:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800433a:	d308      	bcc.n	800434e <UART_SetConfig+0x286>
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004342:	d204      	bcs.n	800434e <UART_SetConfig+0x286>
        {
          huart->Instance->BRR = usartdiv;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	60da      	str	r2, [r3, #12]
 800434c:	e0be      	b.n	80044cc <UART_SetConfig+0x404>
        }
        else
        {
          ret = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	76bb      	strb	r3, [r7, #26]
 8004352:	e0bb      	b.n	80044cc <UART_SetConfig+0x404>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800435c:	d169      	bne.n	8004432 <UART_SetConfig+0x36a>
  {
    switch (clocksource)
 800435e:	7efb      	ldrb	r3, [r7, #27]
 8004360:	2b08      	cmp	r3, #8
 8004362:	d835      	bhi.n	80043d0 <UART_SetConfig+0x308>
 8004364:	a201      	add	r2, pc, #4	; (adr r2, 800436c <UART_SetConfig+0x2a4>)
 8004366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800436a:	bf00      	nop
 800436c:	08004391 	.word	0x08004391
 8004370:	08004399 	.word	0x08004399
 8004374:	080043a1 	.word	0x080043a1
 8004378:	080043d1 	.word	0x080043d1
 800437c:	080043a7 	.word	0x080043a7
 8004380:	080043d1 	.word	0x080043d1
 8004384:	080043d1 	.word	0x080043d1
 8004388:	080043d1 	.word	0x080043d1
 800438c:	080043af 	.word	0x080043af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004390:	f7ff f854 	bl	800343c <HAL_RCC_GetPCLK1Freq>
 8004394:	6178      	str	r0, [r7, #20]
        break;
 8004396:	e020      	b.n	80043da <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004398:	f7ff f866 	bl	8003468 <HAL_RCC_GetPCLK2Freq>
 800439c:	6178      	str	r0, [r7, #20]
        break;
 800439e:	e01c      	b.n	80043da <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043a0:	4b0a      	ldr	r3, [pc, #40]	; (80043cc <UART_SetConfig+0x304>)
 80043a2:	617b      	str	r3, [r7, #20]
        break;
 80043a4:	e019      	b.n	80043da <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043a6:	f7fe ffb3 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 80043aa:	6178      	str	r0, [r7, #20]
        break;
 80043ac:	e015      	b.n	80043da <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043b2:	617b      	str	r3, [r7, #20]
        break;
 80043b4:	e011      	b.n	80043da <UART_SetConfig+0x312>
 80043b6:	bf00      	nop
 80043b8:	efff69f3 	.word	0xefff69f3
 80043bc:	40008000 	.word	0x40008000
 80043c0:	40013800 	.word	0x40013800
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40004400 	.word	0x40004400
 80043cc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80043d0:	2300      	movs	r3, #0
 80043d2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	76bb      	strb	r3, [r7, #26]
        break;
 80043d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d075      	beq.n	80044cc <UART_SetConfig+0x404>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	005a      	lsls	r2, r3, #1
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	085b      	lsrs	r3, r3, #1
 80043ea:	441a      	add	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	2b0f      	cmp	r3, #15
 80043fc:	d916      	bls.n	800442c <UART_SetConfig+0x364>
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004404:	d212      	bcs.n	800442c <UART_SetConfig+0x364>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	b29b      	uxth	r3, r3
 800440a:	f023 030f 	bic.w	r3, r3, #15
 800440e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	085b      	lsrs	r3, r3, #1
 8004414:	b29b      	uxth	r3, r3
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	b29a      	uxth	r2, r3
 800441c:	89fb      	ldrh	r3, [r7, #14]
 800441e:	4313      	orrs	r3, r2
 8004420:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	89fa      	ldrh	r2, [r7, #14]
 8004428:	60da      	str	r2, [r3, #12]
 800442a:	e04f      	b.n	80044cc <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	76bb      	strb	r3, [r7, #26]
 8004430:	e04c      	b.n	80044cc <UART_SetConfig+0x404>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004432:	7efb      	ldrb	r3, [r7, #27]
 8004434:	2b08      	cmp	r3, #8
 8004436:	d828      	bhi.n	800448a <UART_SetConfig+0x3c2>
 8004438:	a201      	add	r2, pc, #4	; (adr r2, 8004440 <UART_SetConfig+0x378>)
 800443a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443e:	bf00      	nop
 8004440:	08004465 	.word	0x08004465
 8004444:	0800446d 	.word	0x0800446d
 8004448:	08004475 	.word	0x08004475
 800444c:	0800448b 	.word	0x0800448b
 8004450:	0800447b 	.word	0x0800447b
 8004454:	0800448b 	.word	0x0800448b
 8004458:	0800448b 	.word	0x0800448b
 800445c:	0800448b 	.word	0x0800448b
 8004460:	08004483 	.word	0x08004483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004464:	f7fe ffea 	bl	800343c <HAL_RCC_GetPCLK1Freq>
 8004468:	6178      	str	r0, [r7, #20]
        break;
 800446a:	e013      	b.n	8004494 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800446c:	f7fe fffc 	bl	8003468 <HAL_RCC_GetPCLK2Freq>
 8004470:	6178      	str	r0, [r7, #20]
        break;
 8004472:	e00f      	b.n	8004494 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004474:	4b1b      	ldr	r3, [pc, #108]	; (80044e4 <UART_SetConfig+0x41c>)
 8004476:	617b      	str	r3, [r7, #20]
        break;
 8004478:	e00c      	b.n	8004494 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800447a:	f7fe ff49 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 800447e:	6178      	str	r0, [r7, #20]
        break;
 8004480:	e008      	b.n	8004494 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004486:	617b      	str	r3, [r7, #20]
        break;
 8004488:	e004      	b.n	8004494 <UART_SetConfig+0x3cc>
      default:
        pclk = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	76bb      	strb	r3, [r7, #26]
        break;
 8004492:	bf00      	nop
    }

    if (pclk != 0U)
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d018      	beq.n	80044cc <UART_SetConfig+0x404>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	085a      	lsrs	r2, r3, #1
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	441a      	add	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	2b0f      	cmp	r3, #15
 80044b4:	d908      	bls.n	80044c8 <UART_SetConfig+0x400>
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044bc:	d204      	bcs.n	80044c8 <UART_SetConfig+0x400>
      {
        huart->Instance->BRR = usartdiv;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	60da      	str	r2, [r3, #12]
 80044c6:	e001      	b.n	80044cc <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80044d8:	7ebb      	ldrb	r3, [r7, #26]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3720      	adds	r7, #32
 80044de:	46bd      	mov	sp, r7
 80044e0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80044e4:	00f42400 	.word	0x00f42400

080044e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00a      	beq.n	8004512 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00a      	beq.n	8004534 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004538:	f003 0304 	and.w	r3, r3, #4
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	f003 0310 	and.w	r3, r3, #16
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01a      	beq.n	80045fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045e6:	d10a      	bne.n	80045fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00a      	beq.n	8004620 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	605a      	str	r2, [r3, #4]
  }
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af02      	add	r7, sp, #8
 8004632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800463a:	f7fd fc1b 	bl	8001e74 <HAL_GetTick>
 800463e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b08      	cmp	r3, #8
 800464c:	d10e      	bne.n	800466c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800464e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 f82a 	bl	80046b6 <UART_WaitOnFlagUntilTimeout>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e020      	b.n	80046ae <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0304 	and.w	r3, r3, #4
 8004676:	2b04      	cmp	r3, #4
 8004678:	d10e      	bne.n	8004698 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800467a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800467e:	9300      	str	r3, [sp, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f814 	bl	80046b6 <UART_WaitOnFlagUntilTimeout>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e00a      	b.n	80046ae <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2220      	movs	r2, #32
 800469c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2220      	movs	r2, #32
 80046a2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046b6:	b580      	push	{r7, lr}
 80046b8:	b084      	sub	sp, #16
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	60f8      	str	r0, [r7, #12]
 80046be:	60b9      	str	r1, [r7, #8]
 80046c0:	603b      	str	r3, [r7, #0]
 80046c2:	4613      	mov	r3, r2
 80046c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046c6:	e05d      	b.n	8004784 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ce:	d059      	beq.n	8004784 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d0:	f7fd fbd0 	bl	8001e74 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d302      	bcc.n	80046e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d11b      	bne.n	800471e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80046f4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0201 	bic.w	r2, r2, #1
 8004704:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2220      	movs	r2, #32
 800470a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2220      	movs	r2, #32
 8004710:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e042      	b.n	80047a4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	d02b      	beq.n	8004784 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004736:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800473a:	d123      	bne.n	8004784 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004744:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004754:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0201 	bic.w	r2, r2, #1
 8004764:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2220      	movs	r2, #32
 800476a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2220      	movs	r2, #32
 8004776:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e00f      	b.n	80047a4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	69da      	ldr	r2, [r3, #28]
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	4013      	ands	r3, r2
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	429a      	cmp	r2, r3
 8004792:	bf0c      	ite	eq
 8004794:	2301      	moveq	r3, #1
 8004796:	2300      	movne	r3, #0
 8004798:	b2db      	uxtb	r3, r3
 800479a:	461a      	mov	r2, r3
 800479c:	79fb      	ldrb	r3, [r7, #7]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d092      	beq.n	80046c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80047c2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	675a      	str	r2, [r3, #116]	; 0x74
}
 80047ca:	bf00      	nop
 80047cc:	370c      	adds	r7, #12
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr

080047d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047d6:	b480      	push	{r7}
 80047d8:	b083      	sub	sp, #12
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80047ec:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689a      	ldr	r2, [r3, #8]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0201 	bic.w	r2, r2, #1
 80047fc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2220      	movs	r2, #32
 8004802:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	661a      	str	r2, [r3, #96]	; 0x60
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b084      	sub	sp, #16
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b00      	cmp	r3, #0
 8004830:	d114      	bne.n	800485c <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004848:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004858:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800485a:	e002      	b.n	8004862 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f7ff fc01 	bl	8004064 <HAL_UART_TxCpltCallback>
}
 8004862:	bf00      	nop
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b084      	sub	sp, #16
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004876:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f7ff fbfd 	bl	8004078 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800487e:	bf00      	nop
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b084      	sub	sp, #16
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004892:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0320 	and.w	r3, r3, #32
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d11e      	bne.n	80048e0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048b8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0201 	bic.w	r2, r2, #1
 80048c8:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048d8:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2220      	movs	r2, #32
 80048de:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f7ff fbd3 	bl	800408c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048e6:	bf00      	nop
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b084      	sub	sp, #16
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f7ff fbcf 	bl	80040a0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004902:	bf00      	nop
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b086      	sub	sp, #24
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004916:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800491c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004922:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800492e:	2b80      	cmp	r3, #128	; 0x80
 8004930:	d109      	bne.n	8004946 <UART_DMAError+0x3c>
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b21      	cmp	r3, #33	; 0x21
 8004936:	d106      	bne.n	8004946 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	2200      	movs	r2, #0
 800493c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004940:	6978      	ldr	r0, [r7, #20]
 8004942:	f7ff ff33 	bl	80047ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004950:	2b40      	cmp	r3, #64	; 0x40
 8004952:	d109      	bne.n	8004968 <UART_DMAError+0x5e>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2b22      	cmp	r3, #34	; 0x22
 8004958:	d106      	bne.n	8004968 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2200      	movs	r2, #0
 800495e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004962:	6978      	ldr	r0, [r7, #20]
 8004964:	f7ff ff37 	bl	80047d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800496c:	f043 0210 	orr.w	r2, r3, #16
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004974:	6978      	ldr	r0, [r7, #20]
 8004976:	f7ff fb9d 	bl	80040b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800497a:	bf00      	nop
 800497c:	3718      	adds	r7, #24
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b084      	sub	sp, #16
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800498e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f7ff fb87 	bl	80040b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049a6:	bf00      	nop
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b082      	sub	sp, #8
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049c4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2220      	movs	r2, #32
 80049ca:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff fb46 	bl	8004064 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049d8:	bf00      	nop
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <atof>:
 80049f4:	2100      	movs	r1, #0
 80049f6:	f001 bcc3 	b.w	8006380 <strtod>

080049fa <atoi>:
 80049fa:	220a      	movs	r2, #10
 80049fc:	2100      	movs	r1, #0
 80049fe:	f001 bdb5 	b.w	800656c <strtol>
	...

08004a04 <__errno>:
 8004a04:	4b01      	ldr	r3, [pc, #4]	; (8004a0c <__errno+0x8>)
 8004a06:	6818      	ldr	r0, [r3, #0]
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	2000002c 	.word	0x2000002c

08004a10 <__libc_init_array>:
 8004a10:	b570      	push	{r4, r5, r6, lr}
 8004a12:	4e0d      	ldr	r6, [pc, #52]	; (8004a48 <__libc_init_array+0x38>)
 8004a14:	4c0d      	ldr	r4, [pc, #52]	; (8004a4c <__libc_init_array+0x3c>)
 8004a16:	1ba4      	subs	r4, r4, r6
 8004a18:	10a4      	asrs	r4, r4, #2
 8004a1a:	2500      	movs	r5, #0
 8004a1c:	42a5      	cmp	r5, r4
 8004a1e:	d109      	bne.n	8004a34 <__libc_init_array+0x24>
 8004a20:	4e0b      	ldr	r6, [pc, #44]	; (8004a50 <__libc_init_array+0x40>)
 8004a22:	4c0c      	ldr	r4, [pc, #48]	; (8004a54 <__libc_init_array+0x44>)
 8004a24:	f003 fdda 	bl	80085dc <_init>
 8004a28:	1ba4      	subs	r4, r4, r6
 8004a2a:	10a4      	asrs	r4, r4, #2
 8004a2c:	2500      	movs	r5, #0
 8004a2e:	42a5      	cmp	r5, r4
 8004a30:	d105      	bne.n	8004a3e <__libc_init_array+0x2e>
 8004a32:	bd70      	pop	{r4, r5, r6, pc}
 8004a34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a38:	4798      	blx	r3
 8004a3a:	3501      	adds	r5, #1
 8004a3c:	e7ee      	b.n	8004a1c <__libc_init_array+0xc>
 8004a3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a42:	4798      	blx	r3
 8004a44:	3501      	adds	r5, #1
 8004a46:	e7f2      	b.n	8004a2e <__libc_init_array+0x1e>
 8004a48:	08008a40 	.word	0x08008a40
 8004a4c:	08008a40 	.word	0x08008a40
 8004a50:	08008a40 	.word	0x08008a40
 8004a54:	08008a44 	.word	0x08008a44

08004a58 <memset>:
 8004a58:	4402      	add	r2, r0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d100      	bne.n	8004a62 <memset+0xa>
 8004a60:	4770      	bx	lr
 8004a62:	f803 1b01 	strb.w	r1, [r3], #1
 8004a66:	e7f9      	b.n	8004a5c <memset+0x4>

08004a68 <__cvt>:
 8004a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a6c:	ec55 4b10 	vmov	r4, r5, d0
 8004a70:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004a72:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004a76:	2d00      	cmp	r5, #0
 8004a78:	460e      	mov	r6, r1
 8004a7a:	4691      	mov	r9, r2
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	bfb8      	it	lt
 8004a80:	4622      	movlt	r2, r4
 8004a82:	462b      	mov	r3, r5
 8004a84:	f027 0720 	bic.w	r7, r7, #32
 8004a88:	bfbb      	ittet	lt
 8004a8a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004a8e:	461d      	movlt	r5, r3
 8004a90:	2300      	movge	r3, #0
 8004a92:	232d      	movlt	r3, #45	; 0x2d
 8004a94:	bfb8      	it	lt
 8004a96:	4614      	movlt	r4, r2
 8004a98:	2f46      	cmp	r7, #70	; 0x46
 8004a9a:	700b      	strb	r3, [r1, #0]
 8004a9c:	d004      	beq.n	8004aa8 <__cvt+0x40>
 8004a9e:	2f45      	cmp	r7, #69	; 0x45
 8004aa0:	d100      	bne.n	8004aa4 <__cvt+0x3c>
 8004aa2:	3601      	adds	r6, #1
 8004aa4:	2102      	movs	r1, #2
 8004aa6:	e000      	b.n	8004aaa <__cvt+0x42>
 8004aa8:	2103      	movs	r1, #3
 8004aaa:	ab03      	add	r3, sp, #12
 8004aac:	9301      	str	r3, [sp, #4]
 8004aae:	ab02      	add	r3, sp, #8
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	4632      	mov	r2, r6
 8004ab4:	4653      	mov	r3, sl
 8004ab6:	ec45 4b10 	vmov	d0, r4, r5
 8004aba:	f001 fdf9 	bl	80066b0 <_dtoa_r>
 8004abe:	2f47      	cmp	r7, #71	; 0x47
 8004ac0:	4680      	mov	r8, r0
 8004ac2:	d102      	bne.n	8004aca <__cvt+0x62>
 8004ac4:	f019 0f01 	tst.w	r9, #1
 8004ac8:	d026      	beq.n	8004b18 <__cvt+0xb0>
 8004aca:	2f46      	cmp	r7, #70	; 0x46
 8004acc:	eb08 0906 	add.w	r9, r8, r6
 8004ad0:	d111      	bne.n	8004af6 <__cvt+0x8e>
 8004ad2:	f898 3000 	ldrb.w	r3, [r8]
 8004ad6:	2b30      	cmp	r3, #48	; 0x30
 8004ad8:	d10a      	bne.n	8004af0 <__cvt+0x88>
 8004ada:	2200      	movs	r2, #0
 8004adc:	2300      	movs	r3, #0
 8004ade:	4620      	mov	r0, r4
 8004ae0:	4629      	mov	r1, r5
 8004ae2:	f7fc f801 	bl	8000ae8 <__aeabi_dcmpeq>
 8004ae6:	b918      	cbnz	r0, 8004af0 <__cvt+0x88>
 8004ae8:	f1c6 0601 	rsb	r6, r6, #1
 8004aec:	f8ca 6000 	str.w	r6, [sl]
 8004af0:	f8da 3000 	ldr.w	r3, [sl]
 8004af4:	4499      	add	r9, r3
 8004af6:	2200      	movs	r2, #0
 8004af8:	2300      	movs	r3, #0
 8004afa:	4620      	mov	r0, r4
 8004afc:	4629      	mov	r1, r5
 8004afe:	f7fb fff3 	bl	8000ae8 <__aeabi_dcmpeq>
 8004b02:	b938      	cbnz	r0, 8004b14 <__cvt+0xac>
 8004b04:	2230      	movs	r2, #48	; 0x30
 8004b06:	9b03      	ldr	r3, [sp, #12]
 8004b08:	454b      	cmp	r3, r9
 8004b0a:	d205      	bcs.n	8004b18 <__cvt+0xb0>
 8004b0c:	1c59      	adds	r1, r3, #1
 8004b0e:	9103      	str	r1, [sp, #12]
 8004b10:	701a      	strb	r2, [r3, #0]
 8004b12:	e7f8      	b.n	8004b06 <__cvt+0x9e>
 8004b14:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b18:	9b03      	ldr	r3, [sp, #12]
 8004b1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b1c:	eba3 0308 	sub.w	r3, r3, r8
 8004b20:	4640      	mov	r0, r8
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	b004      	add	sp, #16
 8004b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004b2a <__exponent>:
 8004b2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b2c:	2900      	cmp	r1, #0
 8004b2e:	4604      	mov	r4, r0
 8004b30:	bfba      	itte	lt
 8004b32:	4249      	neglt	r1, r1
 8004b34:	232d      	movlt	r3, #45	; 0x2d
 8004b36:	232b      	movge	r3, #43	; 0x2b
 8004b38:	2909      	cmp	r1, #9
 8004b3a:	f804 2b02 	strb.w	r2, [r4], #2
 8004b3e:	7043      	strb	r3, [r0, #1]
 8004b40:	dd20      	ble.n	8004b84 <__exponent+0x5a>
 8004b42:	f10d 0307 	add.w	r3, sp, #7
 8004b46:	461f      	mov	r7, r3
 8004b48:	260a      	movs	r6, #10
 8004b4a:	fb91 f5f6 	sdiv	r5, r1, r6
 8004b4e:	fb06 1115 	mls	r1, r6, r5, r1
 8004b52:	3130      	adds	r1, #48	; 0x30
 8004b54:	2d09      	cmp	r5, #9
 8004b56:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004b5a:	f103 32ff 	add.w	r2, r3, #4294967295
 8004b5e:	4629      	mov	r1, r5
 8004b60:	dc09      	bgt.n	8004b76 <__exponent+0x4c>
 8004b62:	3130      	adds	r1, #48	; 0x30
 8004b64:	3b02      	subs	r3, #2
 8004b66:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004b6a:	42bb      	cmp	r3, r7
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	d304      	bcc.n	8004b7a <__exponent+0x50>
 8004b70:	1a10      	subs	r0, r2, r0
 8004b72:	b003      	add	sp, #12
 8004b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b76:	4613      	mov	r3, r2
 8004b78:	e7e7      	b.n	8004b4a <__exponent+0x20>
 8004b7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b7e:	f804 2b01 	strb.w	r2, [r4], #1
 8004b82:	e7f2      	b.n	8004b6a <__exponent+0x40>
 8004b84:	2330      	movs	r3, #48	; 0x30
 8004b86:	4419      	add	r1, r3
 8004b88:	7083      	strb	r3, [r0, #2]
 8004b8a:	1d02      	adds	r2, r0, #4
 8004b8c:	70c1      	strb	r1, [r0, #3]
 8004b8e:	e7ef      	b.n	8004b70 <__exponent+0x46>

08004b90 <_printf_float>:
 8004b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	b08d      	sub	sp, #52	; 0x34
 8004b96:	460c      	mov	r4, r1
 8004b98:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004b9c:	4616      	mov	r6, r2
 8004b9e:	461f      	mov	r7, r3
 8004ba0:	4605      	mov	r5, r0
 8004ba2:	f002 fe69 	bl	8007878 <_localeconv_r>
 8004ba6:	6803      	ldr	r3, [r0, #0]
 8004ba8:	9304      	str	r3, [sp, #16]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fb fb1a 	bl	80001e4 <strlen>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	930a      	str	r3, [sp, #40]	; 0x28
 8004bb4:	f8d8 3000 	ldr.w	r3, [r8]
 8004bb8:	9005      	str	r0, [sp, #20]
 8004bba:	3307      	adds	r3, #7
 8004bbc:	f023 0307 	bic.w	r3, r3, #7
 8004bc0:	f103 0208 	add.w	r2, r3, #8
 8004bc4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004bc8:	f8d4 b000 	ldr.w	fp, [r4]
 8004bcc:	f8c8 2000 	str.w	r2, [r8]
 8004bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004bd8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004bdc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004be0:	9307      	str	r3, [sp, #28]
 8004be2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004be6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bea:	4ba7      	ldr	r3, [pc, #668]	; (8004e88 <_printf_float+0x2f8>)
 8004bec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bf0:	f7fb ffac 	bl	8000b4c <__aeabi_dcmpun>
 8004bf4:	bb70      	cbnz	r0, 8004c54 <_printf_float+0xc4>
 8004bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bfa:	4ba3      	ldr	r3, [pc, #652]	; (8004e88 <_printf_float+0x2f8>)
 8004bfc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c00:	f7fb ff86 	bl	8000b10 <__aeabi_dcmple>
 8004c04:	bb30      	cbnz	r0, 8004c54 <_printf_float+0xc4>
 8004c06:	2200      	movs	r2, #0
 8004c08:	2300      	movs	r3, #0
 8004c0a:	4640      	mov	r0, r8
 8004c0c:	4649      	mov	r1, r9
 8004c0e:	f7fb ff75 	bl	8000afc <__aeabi_dcmplt>
 8004c12:	b110      	cbz	r0, 8004c1a <_printf_float+0x8a>
 8004c14:	232d      	movs	r3, #45	; 0x2d
 8004c16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c1a:	4a9c      	ldr	r2, [pc, #624]	; (8004e8c <_printf_float+0x2fc>)
 8004c1c:	4b9c      	ldr	r3, [pc, #624]	; (8004e90 <_printf_float+0x300>)
 8004c1e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c22:	bf8c      	ite	hi
 8004c24:	4690      	movhi	r8, r2
 8004c26:	4698      	movls	r8, r3
 8004c28:	2303      	movs	r3, #3
 8004c2a:	f02b 0204 	bic.w	r2, fp, #4
 8004c2e:	6123      	str	r3, [r4, #16]
 8004c30:	6022      	str	r2, [r4, #0]
 8004c32:	f04f 0900 	mov.w	r9, #0
 8004c36:	9700      	str	r7, [sp, #0]
 8004c38:	4633      	mov	r3, r6
 8004c3a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c3c:	4621      	mov	r1, r4
 8004c3e:	4628      	mov	r0, r5
 8004c40:	f000 f9e6 	bl	8005010 <_printf_common>
 8004c44:	3001      	adds	r0, #1
 8004c46:	f040 808d 	bne.w	8004d64 <_printf_float+0x1d4>
 8004c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c4e:	b00d      	add	sp, #52	; 0x34
 8004c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c54:	4642      	mov	r2, r8
 8004c56:	464b      	mov	r3, r9
 8004c58:	4640      	mov	r0, r8
 8004c5a:	4649      	mov	r1, r9
 8004c5c:	f7fb ff76 	bl	8000b4c <__aeabi_dcmpun>
 8004c60:	b110      	cbz	r0, 8004c68 <_printf_float+0xd8>
 8004c62:	4a8c      	ldr	r2, [pc, #560]	; (8004e94 <_printf_float+0x304>)
 8004c64:	4b8c      	ldr	r3, [pc, #560]	; (8004e98 <_printf_float+0x308>)
 8004c66:	e7da      	b.n	8004c1e <_printf_float+0x8e>
 8004c68:	6861      	ldr	r1, [r4, #4]
 8004c6a:	1c4b      	adds	r3, r1, #1
 8004c6c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004c70:	a80a      	add	r0, sp, #40	; 0x28
 8004c72:	d13e      	bne.n	8004cf2 <_printf_float+0x162>
 8004c74:	2306      	movs	r3, #6
 8004c76:	6063      	str	r3, [r4, #4]
 8004c78:	2300      	movs	r3, #0
 8004c7a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004c7e:	ab09      	add	r3, sp, #36	; 0x24
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	ec49 8b10 	vmov	d0, r8, r9
 8004c86:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c8a:	6022      	str	r2, [r4, #0]
 8004c8c:	f8cd a004 	str.w	sl, [sp, #4]
 8004c90:	6861      	ldr	r1, [r4, #4]
 8004c92:	4628      	mov	r0, r5
 8004c94:	f7ff fee8 	bl	8004a68 <__cvt>
 8004c98:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004c9c:	2b47      	cmp	r3, #71	; 0x47
 8004c9e:	4680      	mov	r8, r0
 8004ca0:	d109      	bne.n	8004cb6 <_printf_float+0x126>
 8004ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ca4:	1cd8      	adds	r0, r3, #3
 8004ca6:	db02      	blt.n	8004cae <_printf_float+0x11e>
 8004ca8:	6862      	ldr	r2, [r4, #4]
 8004caa:	4293      	cmp	r3, r2
 8004cac:	dd47      	ble.n	8004d3e <_printf_float+0x1ae>
 8004cae:	f1aa 0a02 	sub.w	sl, sl, #2
 8004cb2:	fa5f fa8a 	uxtb.w	sl, sl
 8004cb6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004cba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004cbc:	d824      	bhi.n	8004d08 <_printf_float+0x178>
 8004cbe:	3901      	subs	r1, #1
 8004cc0:	4652      	mov	r2, sl
 8004cc2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004cc6:	9109      	str	r1, [sp, #36]	; 0x24
 8004cc8:	f7ff ff2f 	bl	8004b2a <__exponent>
 8004ccc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cce:	1813      	adds	r3, r2, r0
 8004cd0:	2a01      	cmp	r2, #1
 8004cd2:	4681      	mov	r9, r0
 8004cd4:	6123      	str	r3, [r4, #16]
 8004cd6:	dc02      	bgt.n	8004cde <_printf_float+0x14e>
 8004cd8:	6822      	ldr	r2, [r4, #0]
 8004cda:	07d1      	lsls	r1, r2, #31
 8004cdc:	d501      	bpl.n	8004ce2 <_printf_float+0x152>
 8004cde:	3301      	adds	r3, #1
 8004ce0:	6123      	str	r3, [r4, #16]
 8004ce2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d0a5      	beq.n	8004c36 <_printf_float+0xa6>
 8004cea:	232d      	movs	r3, #45	; 0x2d
 8004cec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cf0:	e7a1      	b.n	8004c36 <_printf_float+0xa6>
 8004cf2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004cf6:	f000 8177 	beq.w	8004fe8 <_printf_float+0x458>
 8004cfa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004cfe:	d1bb      	bne.n	8004c78 <_printf_float+0xe8>
 8004d00:	2900      	cmp	r1, #0
 8004d02:	d1b9      	bne.n	8004c78 <_printf_float+0xe8>
 8004d04:	2301      	movs	r3, #1
 8004d06:	e7b6      	b.n	8004c76 <_printf_float+0xe6>
 8004d08:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004d0c:	d119      	bne.n	8004d42 <_printf_float+0x1b2>
 8004d0e:	2900      	cmp	r1, #0
 8004d10:	6863      	ldr	r3, [r4, #4]
 8004d12:	dd0c      	ble.n	8004d2e <_printf_float+0x19e>
 8004d14:	6121      	str	r1, [r4, #16]
 8004d16:	b913      	cbnz	r3, 8004d1e <_printf_float+0x18e>
 8004d18:	6822      	ldr	r2, [r4, #0]
 8004d1a:	07d2      	lsls	r2, r2, #31
 8004d1c:	d502      	bpl.n	8004d24 <_printf_float+0x194>
 8004d1e:	3301      	adds	r3, #1
 8004d20:	440b      	add	r3, r1
 8004d22:	6123      	str	r3, [r4, #16]
 8004d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d26:	65a3      	str	r3, [r4, #88]	; 0x58
 8004d28:	f04f 0900 	mov.w	r9, #0
 8004d2c:	e7d9      	b.n	8004ce2 <_printf_float+0x152>
 8004d2e:	b913      	cbnz	r3, 8004d36 <_printf_float+0x1a6>
 8004d30:	6822      	ldr	r2, [r4, #0]
 8004d32:	07d0      	lsls	r0, r2, #31
 8004d34:	d501      	bpl.n	8004d3a <_printf_float+0x1aa>
 8004d36:	3302      	adds	r3, #2
 8004d38:	e7f3      	b.n	8004d22 <_printf_float+0x192>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e7f1      	b.n	8004d22 <_printf_float+0x192>
 8004d3e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004d42:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004d46:	4293      	cmp	r3, r2
 8004d48:	db05      	blt.n	8004d56 <_printf_float+0x1c6>
 8004d4a:	6822      	ldr	r2, [r4, #0]
 8004d4c:	6123      	str	r3, [r4, #16]
 8004d4e:	07d1      	lsls	r1, r2, #31
 8004d50:	d5e8      	bpl.n	8004d24 <_printf_float+0x194>
 8004d52:	3301      	adds	r3, #1
 8004d54:	e7e5      	b.n	8004d22 <_printf_float+0x192>
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	bfd4      	ite	le
 8004d5a:	f1c3 0302 	rsble	r3, r3, #2
 8004d5e:	2301      	movgt	r3, #1
 8004d60:	4413      	add	r3, r2
 8004d62:	e7de      	b.n	8004d22 <_printf_float+0x192>
 8004d64:	6823      	ldr	r3, [r4, #0]
 8004d66:	055a      	lsls	r2, r3, #21
 8004d68:	d407      	bmi.n	8004d7a <_printf_float+0x1ea>
 8004d6a:	6923      	ldr	r3, [r4, #16]
 8004d6c:	4642      	mov	r2, r8
 8004d6e:	4631      	mov	r1, r6
 8004d70:	4628      	mov	r0, r5
 8004d72:	47b8      	blx	r7
 8004d74:	3001      	adds	r0, #1
 8004d76:	d12b      	bne.n	8004dd0 <_printf_float+0x240>
 8004d78:	e767      	b.n	8004c4a <_printf_float+0xba>
 8004d7a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004d7e:	f240 80dc 	bls.w	8004f3a <_printf_float+0x3aa>
 8004d82:	2200      	movs	r2, #0
 8004d84:	2300      	movs	r3, #0
 8004d86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d8a:	f7fb fead 	bl	8000ae8 <__aeabi_dcmpeq>
 8004d8e:	2800      	cmp	r0, #0
 8004d90:	d033      	beq.n	8004dfa <_printf_float+0x26a>
 8004d92:	2301      	movs	r3, #1
 8004d94:	4a41      	ldr	r2, [pc, #260]	; (8004e9c <_printf_float+0x30c>)
 8004d96:	4631      	mov	r1, r6
 8004d98:	4628      	mov	r0, r5
 8004d9a:	47b8      	blx	r7
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	f43f af54 	beq.w	8004c4a <_printf_float+0xba>
 8004da2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004da6:	429a      	cmp	r2, r3
 8004da8:	db02      	blt.n	8004db0 <_printf_float+0x220>
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	07d8      	lsls	r0, r3, #31
 8004dae:	d50f      	bpl.n	8004dd0 <_printf_float+0x240>
 8004db0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004db4:	4631      	mov	r1, r6
 8004db6:	4628      	mov	r0, r5
 8004db8:	47b8      	blx	r7
 8004dba:	3001      	adds	r0, #1
 8004dbc:	f43f af45 	beq.w	8004c4a <_printf_float+0xba>
 8004dc0:	f04f 0800 	mov.w	r8, #0
 8004dc4:	f104 091a 	add.w	r9, r4, #26
 8004dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	4543      	cmp	r3, r8
 8004dce:	dc09      	bgt.n	8004de4 <_printf_float+0x254>
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	079b      	lsls	r3, r3, #30
 8004dd4:	f100 8103 	bmi.w	8004fde <_printf_float+0x44e>
 8004dd8:	68e0      	ldr	r0, [r4, #12]
 8004dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ddc:	4298      	cmp	r0, r3
 8004dde:	bfb8      	it	lt
 8004de0:	4618      	movlt	r0, r3
 8004de2:	e734      	b.n	8004c4e <_printf_float+0xbe>
 8004de4:	2301      	movs	r3, #1
 8004de6:	464a      	mov	r2, r9
 8004de8:	4631      	mov	r1, r6
 8004dea:	4628      	mov	r0, r5
 8004dec:	47b8      	blx	r7
 8004dee:	3001      	adds	r0, #1
 8004df0:	f43f af2b 	beq.w	8004c4a <_printf_float+0xba>
 8004df4:	f108 0801 	add.w	r8, r8, #1
 8004df8:	e7e6      	b.n	8004dc8 <_printf_float+0x238>
 8004dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	dc2b      	bgt.n	8004e58 <_printf_float+0x2c8>
 8004e00:	2301      	movs	r3, #1
 8004e02:	4a26      	ldr	r2, [pc, #152]	; (8004e9c <_printf_float+0x30c>)
 8004e04:	4631      	mov	r1, r6
 8004e06:	4628      	mov	r0, r5
 8004e08:	47b8      	blx	r7
 8004e0a:	3001      	adds	r0, #1
 8004e0c:	f43f af1d 	beq.w	8004c4a <_printf_float+0xba>
 8004e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e12:	b923      	cbnz	r3, 8004e1e <_printf_float+0x28e>
 8004e14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e16:	b913      	cbnz	r3, 8004e1e <_printf_float+0x28e>
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	07d9      	lsls	r1, r3, #31
 8004e1c:	d5d8      	bpl.n	8004dd0 <_printf_float+0x240>
 8004e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e22:	4631      	mov	r1, r6
 8004e24:	4628      	mov	r0, r5
 8004e26:	47b8      	blx	r7
 8004e28:	3001      	adds	r0, #1
 8004e2a:	f43f af0e 	beq.w	8004c4a <_printf_float+0xba>
 8004e2e:	f04f 0900 	mov.w	r9, #0
 8004e32:	f104 0a1a 	add.w	sl, r4, #26
 8004e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e38:	425b      	negs	r3, r3
 8004e3a:	454b      	cmp	r3, r9
 8004e3c:	dc01      	bgt.n	8004e42 <_printf_float+0x2b2>
 8004e3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e40:	e794      	b.n	8004d6c <_printf_float+0x1dc>
 8004e42:	2301      	movs	r3, #1
 8004e44:	4652      	mov	r2, sl
 8004e46:	4631      	mov	r1, r6
 8004e48:	4628      	mov	r0, r5
 8004e4a:	47b8      	blx	r7
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	f43f aefc 	beq.w	8004c4a <_printf_float+0xba>
 8004e52:	f109 0901 	add.w	r9, r9, #1
 8004e56:	e7ee      	b.n	8004e36 <_printf_float+0x2a6>
 8004e58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	bfa8      	it	ge
 8004e60:	461a      	movge	r2, r3
 8004e62:	2a00      	cmp	r2, #0
 8004e64:	4691      	mov	r9, r2
 8004e66:	dd07      	ble.n	8004e78 <_printf_float+0x2e8>
 8004e68:	4613      	mov	r3, r2
 8004e6a:	4631      	mov	r1, r6
 8004e6c:	4642      	mov	r2, r8
 8004e6e:	4628      	mov	r0, r5
 8004e70:	47b8      	blx	r7
 8004e72:	3001      	adds	r0, #1
 8004e74:	f43f aee9 	beq.w	8004c4a <_printf_float+0xba>
 8004e78:	f104 031a 	add.w	r3, r4, #26
 8004e7c:	f04f 0b00 	mov.w	fp, #0
 8004e80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004e84:	9306      	str	r3, [sp, #24]
 8004e86:	e015      	b.n	8004eb4 <_printf_float+0x324>
 8004e88:	7fefffff 	.word	0x7fefffff
 8004e8c:	08008788 	.word	0x08008788
 8004e90:	08008784 	.word	0x08008784
 8004e94:	08008790 	.word	0x08008790
 8004e98:	0800878c 	.word	0x0800878c
 8004e9c:	08008794 	.word	0x08008794
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	9a06      	ldr	r2, [sp, #24]
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	47b8      	blx	r7
 8004eaa:	3001      	adds	r0, #1
 8004eac:	f43f aecd 	beq.w	8004c4a <_printf_float+0xba>
 8004eb0:	f10b 0b01 	add.w	fp, fp, #1
 8004eb4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004eb8:	ebaa 0309 	sub.w	r3, sl, r9
 8004ebc:	455b      	cmp	r3, fp
 8004ebe:	dcef      	bgt.n	8004ea0 <_printf_float+0x310>
 8004ec0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	44d0      	add	r8, sl
 8004ec8:	db15      	blt.n	8004ef6 <_printf_float+0x366>
 8004eca:	6823      	ldr	r3, [r4, #0]
 8004ecc:	07da      	lsls	r2, r3, #31
 8004ece:	d412      	bmi.n	8004ef6 <_printf_float+0x366>
 8004ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ed2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ed4:	eba3 020a 	sub.w	r2, r3, sl
 8004ed8:	eba3 0a01 	sub.w	sl, r3, r1
 8004edc:	4592      	cmp	sl, r2
 8004ede:	bfa8      	it	ge
 8004ee0:	4692      	movge	sl, r2
 8004ee2:	f1ba 0f00 	cmp.w	sl, #0
 8004ee6:	dc0e      	bgt.n	8004f06 <_printf_float+0x376>
 8004ee8:	f04f 0800 	mov.w	r8, #0
 8004eec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004ef0:	f104 091a 	add.w	r9, r4, #26
 8004ef4:	e019      	b.n	8004f2a <_printf_float+0x39a>
 8004ef6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004efa:	4631      	mov	r1, r6
 8004efc:	4628      	mov	r0, r5
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	d1e5      	bne.n	8004ed0 <_printf_float+0x340>
 8004f04:	e6a1      	b.n	8004c4a <_printf_float+0xba>
 8004f06:	4653      	mov	r3, sl
 8004f08:	4642      	mov	r2, r8
 8004f0a:	4631      	mov	r1, r6
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	47b8      	blx	r7
 8004f10:	3001      	adds	r0, #1
 8004f12:	d1e9      	bne.n	8004ee8 <_printf_float+0x358>
 8004f14:	e699      	b.n	8004c4a <_printf_float+0xba>
 8004f16:	2301      	movs	r3, #1
 8004f18:	464a      	mov	r2, r9
 8004f1a:	4631      	mov	r1, r6
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	47b8      	blx	r7
 8004f20:	3001      	adds	r0, #1
 8004f22:	f43f ae92 	beq.w	8004c4a <_printf_float+0xba>
 8004f26:	f108 0801 	add.w	r8, r8, #1
 8004f2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f2e:	1a9b      	subs	r3, r3, r2
 8004f30:	eba3 030a 	sub.w	r3, r3, sl
 8004f34:	4543      	cmp	r3, r8
 8004f36:	dcee      	bgt.n	8004f16 <_printf_float+0x386>
 8004f38:	e74a      	b.n	8004dd0 <_printf_float+0x240>
 8004f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f3c:	2a01      	cmp	r2, #1
 8004f3e:	dc01      	bgt.n	8004f44 <_printf_float+0x3b4>
 8004f40:	07db      	lsls	r3, r3, #31
 8004f42:	d53a      	bpl.n	8004fba <_printf_float+0x42a>
 8004f44:	2301      	movs	r3, #1
 8004f46:	4642      	mov	r2, r8
 8004f48:	4631      	mov	r1, r6
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	47b8      	blx	r7
 8004f4e:	3001      	adds	r0, #1
 8004f50:	f43f ae7b 	beq.w	8004c4a <_printf_float+0xba>
 8004f54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f58:	4631      	mov	r1, r6
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	47b8      	blx	r7
 8004f5e:	3001      	adds	r0, #1
 8004f60:	f108 0801 	add.w	r8, r8, #1
 8004f64:	f43f ae71 	beq.w	8004c4a <_printf_float+0xba>
 8004f68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004f70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f74:	2300      	movs	r3, #0
 8004f76:	f7fb fdb7 	bl	8000ae8 <__aeabi_dcmpeq>
 8004f7a:	b9c8      	cbnz	r0, 8004fb0 <_printf_float+0x420>
 8004f7c:	4653      	mov	r3, sl
 8004f7e:	4642      	mov	r2, r8
 8004f80:	4631      	mov	r1, r6
 8004f82:	4628      	mov	r0, r5
 8004f84:	47b8      	blx	r7
 8004f86:	3001      	adds	r0, #1
 8004f88:	d10e      	bne.n	8004fa8 <_printf_float+0x418>
 8004f8a:	e65e      	b.n	8004c4a <_printf_float+0xba>
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	4652      	mov	r2, sl
 8004f90:	4631      	mov	r1, r6
 8004f92:	4628      	mov	r0, r5
 8004f94:	47b8      	blx	r7
 8004f96:	3001      	adds	r0, #1
 8004f98:	f43f ae57 	beq.w	8004c4a <_printf_float+0xba>
 8004f9c:	f108 0801 	add.w	r8, r8, #1
 8004fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	4543      	cmp	r3, r8
 8004fa6:	dcf1      	bgt.n	8004f8c <_printf_float+0x3fc>
 8004fa8:	464b      	mov	r3, r9
 8004faa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004fae:	e6de      	b.n	8004d6e <_printf_float+0x1de>
 8004fb0:	f04f 0800 	mov.w	r8, #0
 8004fb4:	f104 0a1a 	add.w	sl, r4, #26
 8004fb8:	e7f2      	b.n	8004fa0 <_printf_float+0x410>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e7df      	b.n	8004f7e <_printf_float+0x3ee>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	464a      	mov	r2, r9
 8004fc2:	4631      	mov	r1, r6
 8004fc4:	4628      	mov	r0, r5
 8004fc6:	47b8      	blx	r7
 8004fc8:	3001      	adds	r0, #1
 8004fca:	f43f ae3e 	beq.w	8004c4a <_printf_float+0xba>
 8004fce:	f108 0801 	add.w	r8, r8, #1
 8004fd2:	68e3      	ldr	r3, [r4, #12]
 8004fd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fd6:	1a9b      	subs	r3, r3, r2
 8004fd8:	4543      	cmp	r3, r8
 8004fda:	dcf0      	bgt.n	8004fbe <_printf_float+0x42e>
 8004fdc:	e6fc      	b.n	8004dd8 <_printf_float+0x248>
 8004fde:	f04f 0800 	mov.w	r8, #0
 8004fe2:	f104 0919 	add.w	r9, r4, #25
 8004fe6:	e7f4      	b.n	8004fd2 <_printf_float+0x442>
 8004fe8:	2900      	cmp	r1, #0
 8004fea:	f43f ae8b 	beq.w	8004d04 <_printf_float+0x174>
 8004fee:	2300      	movs	r3, #0
 8004ff0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004ff4:	ab09      	add	r3, sp, #36	; 0x24
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	ec49 8b10 	vmov	d0, r8, r9
 8004ffc:	6022      	str	r2, [r4, #0]
 8004ffe:	f8cd a004 	str.w	sl, [sp, #4]
 8005002:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005006:	4628      	mov	r0, r5
 8005008:	f7ff fd2e 	bl	8004a68 <__cvt>
 800500c:	4680      	mov	r8, r0
 800500e:	e648      	b.n	8004ca2 <_printf_float+0x112>

08005010 <_printf_common>:
 8005010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005014:	4691      	mov	r9, r2
 8005016:	461f      	mov	r7, r3
 8005018:	688a      	ldr	r2, [r1, #8]
 800501a:	690b      	ldr	r3, [r1, #16]
 800501c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005020:	4293      	cmp	r3, r2
 8005022:	bfb8      	it	lt
 8005024:	4613      	movlt	r3, r2
 8005026:	f8c9 3000 	str.w	r3, [r9]
 800502a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800502e:	4606      	mov	r6, r0
 8005030:	460c      	mov	r4, r1
 8005032:	b112      	cbz	r2, 800503a <_printf_common+0x2a>
 8005034:	3301      	adds	r3, #1
 8005036:	f8c9 3000 	str.w	r3, [r9]
 800503a:	6823      	ldr	r3, [r4, #0]
 800503c:	0699      	lsls	r1, r3, #26
 800503e:	bf42      	ittt	mi
 8005040:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005044:	3302      	addmi	r3, #2
 8005046:	f8c9 3000 	strmi.w	r3, [r9]
 800504a:	6825      	ldr	r5, [r4, #0]
 800504c:	f015 0506 	ands.w	r5, r5, #6
 8005050:	d107      	bne.n	8005062 <_printf_common+0x52>
 8005052:	f104 0a19 	add.w	sl, r4, #25
 8005056:	68e3      	ldr	r3, [r4, #12]
 8005058:	f8d9 2000 	ldr.w	r2, [r9]
 800505c:	1a9b      	subs	r3, r3, r2
 800505e:	42ab      	cmp	r3, r5
 8005060:	dc28      	bgt.n	80050b4 <_printf_common+0xa4>
 8005062:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005066:	6822      	ldr	r2, [r4, #0]
 8005068:	3300      	adds	r3, #0
 800506a:	bf18      	it	ne
 800506c:	2301      	movne	r3, #1
 800506e:	0692      	lsls	r2, r2, #26
 8005070:	d42d      	bmi.n	80050ce <_printf_common+0xbe>
 8005072:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005076:	4639      	mov	r1, r7
 8005078:	4630      	mov	r0, r6
 800507a:	47c0      	blx	r8
 800507c:	3001      	adds	r0, #1
 800507e:	d020      	beq.n	80050c2 <_printf_common+0xb2>
 8005080:	6823      	ldr	r3, [r4, #0]
 8005082:	68e5      	ldr	r5, [r4, #12]
 8005084:	f8d9 2000 	ldr.w	r2, [r9]
 8005088:	f003 0306 	and.w	r3, r3, #6
 800508c:	2b04      	cmp	r3, #4
 800508e:	bf08      	it	eq
 8005090:	1aad      	subeq	r5, r5, r2
 8005092:	68a3      	ldr	r3, [r4, #8]
 8005094:	6922      	ldr	r2, [r4, #16]
 8005096:	bf0c      	ite	eq
 8005098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800509c:	2500      	movne	r5, #0
 800509e:	4293      	cmp	r3, r2
 80050a0:	bfc4      	itt	gt
 80050a2:	1a9b      	subgt	r3, r3, r2
 80050a4:	18ed      	addgt	r5, r5, r3
 80050a6:	f04f 0900 	mov.w	r9, #0
 80050aa:	341a      	adds	r4, #26
 80050ac:	454d      	cmp	r5, r9
 80050ae:	d11a      	bne.n	80050e6 <_printf_common+0xd6>
 80050b0:	2000      	movs	r0, #0
 80050b2:	e008      	b.n	80050c6 <_printf_common+0xb6>
 80050b4:	2301      	movs	r3, #1
 80050b6:	4652      	mov	r2, sl
 80050b8:	4639      	mov	r1, r7
 80050ba:	4630      	mov	r0, r6
 80050bc:	47c0      	blx	r8
 80050be:	3001      	adds	r0, #1
 80050c0:	d103      	bne.n	80050ca <_printf_common+0xba>
 80050c2:	f04f 30ff 	mov.w	r0, #4294967295
 80050c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ca:	3501      	adds	r5, #1
 80050cc:	e7c3      	b.n	8005056 <_printf_common+0x46>
 80050ce:	18e1      	adds	r1, r4, r3
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	2030      	movs	r0, #48	; 0x30
 80050d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050d8:	4422      	add	r2, r4
 80050da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050e2:	3302      	adds	r3, #2
 80050e4:	e7c5      	b.n	8005072 <_printf_common+0x62>
 80050e6:	2301      	movs	r3, #1
 80050e8:	4622      	mov	r2, r4
 80050ea:	4639      	mov	r1, r7
 80050ec:	4630      	mov	r0, r6
 80050ee:	47c0      	blx	r8
 80050f0:	3001      	adds	r0, #1
 80050f2:	d0e6      	beq.n	80050c2 <_printf_common+0xb2>
 80050f4:	f109 0901 	add.w	r9, r9, #1
 80050f8:	e7d8      	b.n	80050ac <_printf_common+0x9c>
	...

080050fc <_printf_i>:
 80050fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005100:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005104:	460c      	mov	r4, r1
 8005106:	7e09      	ldrb	r1, [r1, #24]
 8005108:	b085      	sub	sp, #20
 800510a:	296e      	cmp	r1, #110	; 0x6e
 800510c:	4617      	mov	r7, r2
 800510e:	4606      	mov	r6, r0
 8005110:	4698      	mov	r8, r3
 8005112:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005114:	f000 80b3 	beq.w	800527e <_printf_i+0x182>
 8005118:	d822      	bhi.n	8005160 <_printf_i+0x64>
 800511a:	2963      	cmp	r1, #99	; 0x63
 800511c:	d036      	beq.n	800518c <_printf_i+0x90>
 800511e:	d80a      	bhi.n	8005136 <_printf_i+0x3a>
 8005120:	2900      	cmp	r1, #0
 8005122:	f000 80b9 	beq.w	8005298 <_printf_i+0x19c>
 8005126:	2958      	cmp	r1, #88	; 0x58
 8005128:	f000 8083 	beq.w	8005232 <_printf_i+0x136>
 800512c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005130:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005134:	e032      	b.n	800519c <_printf_i+0xa0>
 8005136:	2964      	cmp	r1, #100	; 0x64
 8005138:	d001      	beq.n	800513e <_printf_i+0x42>
 800513a:	2969      	cmp	r1, #105	; 0x69
 800513c:	d1f6      	bne.n	800512c <_printf_i+0x30>
 800513e:	6820      	ldr	r0, [r4, #0]
 8005140:	6813      	ldr	r3, [r2, #0]
 8005142:	0605      	lsls	r5, r0, #24
 8005144:	f103 0104 	add.w	r1, r3, #4
 8005148:	d52a      	bpl.n	80051a0 <_printf_i+0xa4>
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6011      	str	r1, [r2, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	da03      	bge.n	800515a <_printf_i+0x5e>
 8005152:	222d      	movs	r2, #45	; 0x2d
 8005154:	425b      	negs	r3, r3
 8005156:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800515a:	486f      	ldr	r0, [pc, #444]	; (8005318 <_printf_i+0x21c>)
 800515c:	220a      	movs	r2, #10
 800515e:	e039      	b.n	80051d4 <_printf_i+0xd8>
 8005160:	2973      	cmp	r1, #115	; 0x73
 8005162:	f000 809d 	beq.w	80052a0 <_printf_i+0x1a4>
 8005166:	d808      	bhi.n	800517a <_printf_i+0x7e>
 8005168:	296f      	cmp	r1, #111	; 0x6f
 800516a:	d020      	beq.n	80051ae <_printf_i+0xb2>
 800516c:	2970      	cmp	r1, #112	; 0x70
 800516e:	d1dd      	bne.n	800512c <_printf_i+0x30>
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	f043 0320 	orr.w	r3, r3, #32
 8005176:	6023      	str	r3, [r4, #0]
 8005178:	e003      	b.n	8005182 <_printf_i+0x86>
 800517a:	2975      	cmp	r1, #117	; 0x75
 800517c:	d017      	beq.n	80051ae <_printf_i+0xb2>
 800517e:	2978      	cmp	r1, #120	; 0x78
 8005180:	d1d4      	bne.n	800512c <_printf_i+0x30>
 8005182:	2378      	movs	r3, #120	; 0x78
 8005184:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005188:	4864      	ldr	r0, [pc, #400]	; (800531c <_printf_i+0x220>)
 800518a:	e055      	b.n	8005238 <_printf_i+0x13c>
 800518c:	6813      	ldr	r3, [r2, #0]
 800518e:	1d19      	adds	r1, r3, #4
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6011      	str	r1, [r2, #0]
 8005194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005198:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800519c:	2301      	movs	r3, #1
 800519e:	e08c      	b.n	80052ba <_printf_i+0x1be>
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	6011      	str	r1, [r2, #0]
 80051a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80051a8:	bf18      	it	ne
 80051aa:	b21b      	sxthne	r3, r3
 80051ac:	e7cf      	b.n	800514e <_printf_i+0x52>
 80051ae:	6813      	ldr	r3, [r2, #0]
 80051b0:	6825      	ldr	r5, [r4, #0]
 80051b2:	1d18      	adds	r0, r3, #4
 80051b4:	6010      	str	r0, [r2, #0]
 80051b6:	0628      	lsls	r0, r5, #24
 80051b8:	d501      	bpl.n	80051be <_printf_i+0xc2>
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	e002      	b.n	80051c4 <_printf_i+0xc8>
 80051be:	0668      	lsls	r0, r5, #25
 80051c0:	d5fb      	bpl.n	80051ba <_printf_i+0xbe>
 80051c2:	881b      	ldrh	r3, [r3, #0]
 80051c4:	4854      	ldr	r0, [pc, #336]	; (8005318 <_printf_i+0x21c>)
 80051c6:	296f      	cmp	r1, #111	; 0x6f
 80051c8:	bf14      	ite	ne
 80051ca:	220a      	movne	r2, #10
 80051cc:	2208      	moveq	r2, #8
 80051ce:	2100      	movs	r1, #0
 80051d0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051d4:	6865      	ldr	r5, [r4, #4]
 80051d6:	60a5      	str	r5, [r4, #8]
 80051d8:	2d00      	cmp	r5, #0
 80051da:	f2c0 8095 	blt.w	8005308 <_printf_i+0x20c>
 80051de:	6821      	ldr	r1, [r4, #0]
 80051e0:	f021 0104 	bic.w	r1, r1, #4
 80051e4:	6021      	str	r1, [r4, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d13d      	bne.n	8005266 <_printf_i+0x16a>
 80051ea:	2d00      	cmp	r5, #0
 80051ec:	f040 808e 	bne.w	800530c <_printf_i+0x210>
 80051f0:	4665      	mov	r5, ip
 80051f2:	2a08      	cmp	r2, #8
 80051f4:	d10b      	bne.n	800520e <_printf_i+0x112>
 80051f6:	6823      	ldr	r3, [r4, #0]
 80051f8:	07db      	lsls	r3, r3, #31
 80051fa:	d508      	bpl.n	800520e <_printf_i+0x112>
 80051fc:	6923      	ldr	r3, [r4, #16]
 80051fe:	6862      	ldr	r2, [r4, #4]
 8005200:	429a      	cmp	r2, r3
 8005202:	bfde      	ittt	le
 8005204:	2330      	movle	r3, #48	; 0x30
 8005206:	f805 3c01 	strble.w	r3, [r5, #-1]
 800520a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800520e:	ebac 0305 	sub.w	r3, ip, r5
 8005212:	6123      	str	r3, [r4, #16]
 8005214:	f8cd 8000 	str.w	r8, [sp]
 8005218:	463b      	mov	r3, r7
 800521a:	aa03      	add	r2, sp, #12
 800521c:	4621      	mov	r1, r4
 800521e:	4630      	mov	r0, r6
 8005220:	f7ff fef6 	bl	8005010 <_printf_common>
 8005224:	3001      	adds	r0, #1
 8005226:	d14d      	bne.n	80052c4 <_printf_i+0x1c8>
 8005228:	f04f 30ff 	mov.w	r0, #4294967295
 800522c:	b005      	add	sp, #20
 800522e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005232:	4839      	ldr	r0, [pc, #228]	; (8005318 <_printf_i+0x21c>)
 8005234:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005238:	6813      	ldr	r3, [r2, #0]
 800523a:	6821      	ldr	r1, [r4, #0]
 800523c:	1d1d      	adds	r5, r3, #4
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6015      	str	r5, [r2, #0]
 8005242:	060a      	lsls	r2, r1, #24
 8005244:	d50b      	bpl.n	800525e <_printf_i+0x162>
 8005246:	07ca      	lsls	r2, r1, #31
 8005248:	bf44      	itt	mi
 800524a:	f041 0120 	orrmi.w	r1, r1, #32
 800524e:	6021      	strmi	r1, [r4, #0]
 8005250:	b91b      	cbnz	r3, 800525a <_printf_i+0x15e>
 8005252:	6822      	ldr	r2, [r4, #0]
 8005254:	f022 0220 	bic.w	r2, r2, #32
 8005258:	6022      	str	r2, [r4, #0]
 800525a:	2210      	movs	r2, #16
 800525c:	e7b7      	b.n	80051ce <_printf_i+0xd2>
 800525e:	064d      	lsls	r5, r1, #25
 8005260:	bf48      	it	mi
 8005262:	b29b      	uxthmi	r3, r3
 8005264:	e7ef      	b.n	8005246 <_printf_i+0x14a>
 8005266:	4665      	mov	r5, ip
 8005268:	fbb3 f1f2 	udiv	r1, r3, r2
 800526c:	fb02 3311 	mls	r3, r2, r1, r3
 8005270:	5cc3      	ldrb	r3, [r0, r3]
 8005272:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005276:	460b      	mov	r3, r1
 8005278:	2900      	cmp	r1, #0
 800527a:	d1f5      	bne.n	8005268 <_printf_i+0x16c>
 800527c:	e7b9      	b.n	80051f2 <_printf_i+0xf6>
 800527e:	6813      	ldr	r3, [r2, #0]
 8005280:	6825      	ldr	r5, [r4, #0]
 8005282:	6961      	ldr	r1, [r4, #20]
 8005284:	1d18      	adds	r0, r3, #4
 8005286:	6010      	str	r0, [r2, #0]
 8005288:	0628      	lsls	r0, r5, #24
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	d501      	bpl.n	8005292 <_printf_i+0x196>
 800528e:	6019      	str	r1, [r3, #0]
 8005290:	e002      	b.n	8005298 <_printf_i+0x19c>
 8005292:	066a      	lsls	r2, r5, #25
 8005294:	d5fb      	bpl.n	800528e <_printf_i+0x192>
 8005296:	8019      	strh	r1, [r3, #0]
 8005298:	2300      	movs	r3, #0
 800529a:	6123      	str	r3, [r4, #16]
 800529c:	4665      	mov	r5, ip
 800529e:	e7b9      	b.n	8005214 <_printf_i+0x118>
 80052a0:	6813      	ldr	r3, [r2, #0]
 80052a2:	1d19      	adds	r1, r3, #4
 80052a4:	6011      	str	r1, [r2, #0]
 80052a6:	681d      	ldr	r5, [r3, #0]
 80052a8:	6862      	ldr	r2, [r4, #4]
 80052aa:	2100      	movs	r1, #0
 80052ac:	4628      	mov	r0, r5
 80052ae:	f7fa ffa7 	bl	8000200 <memchr>
 80052b2:	b108      	cbz	r0, 80052b8 <_printf_i+0x1bc>
 80052b4:	1b40      	subs	r0, r0, r5
 80052b6:	6060      	str	r0, [r4, #4]
 80052b8:	6863      	ldr	r3, [r4, #4]
 80052ba:	6123      	str	r3, [r4, #16]
 80052bc:	2300      	movs	r3, #0
 80052be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052c2:	e7a7      	b.n	8005214 <_printf_i+0x118>
 80052c4:	6923      	ldr	r3, [r4, #16]
 80052c6:	462a      	mov	r2, r5
 80052c8:	4639      	mov	r1, r7
 80052ca:	4630      	mov	r0, r6
 80052cc:	47c0      	blx	r8
 80052ce:	3001      	adds	r0, #1
 80052d0:	d0aa      	beq.n	8005228 <_printf_i+0x12c>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	079b      	lsls	r3, r3, #30
 80052d6:	d413      	bmi.n	8005300 <_printf_i+0x204>
 80052d8:	68e0      	ldr	r0, [r4, #12]
 80052da:	9b03      	ldr	r3, [sp, #12]
 80052dc:	4298      	cmp	r0, r3
 80052de:	bfb8      	it	lt
 80052e0:	4618      	movlt	r0, r3
 80052e2:	e7a3      	b.n	800522c <_printf_i+0x130>
 80052e4:	2301      	movs	r3, #1
 80052e6:	464a      	mov	r2, r9
 80052e8:	4639      	mov	r1, r7
 80052ea:	4630      	mov	r0, r6
 80052ec:	47c0      	blx	r8
 80052ee:	3001      	adds	r0, #1
 80052f0:	d09a      	beq.n	8005228 <_printf_i+0x12c>
 80052f2:	3501      	adds	r5, #1
 80052f4:	68e3      	ldr	r3, [r4, #12]
 80052f6:	9a03      	ldr	r2, [sp, #12]
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	42ab      	cmp	r3, r5
 80052fc:	dcf2      	bgt.n	80052e4 <_printf_i+0x1e8>
 80052fe:	e7eb      	b.n	80052d8 <_printf_i+0x1dc>
 8005300:	2500      	movs	r5, #0
 8005302:	f104 0919 	add.w	r9, r4, #25
 8005306:	e7f5      	b.n	80052f4 <_printf_i+0x1f8>
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1ac      	bne.n	8005266 <_printf_i+0x16a>
 800530c:	7803      	ldrb	r3, [r0, #0]
 800530e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005312:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005316:	e76c      	b.n	80051f2 <_printf_i+0xf6>
 8005318:	08008796 	.word	0x08008796
 800531c:	080087a7 	.word	0x080087a7

08005320 <_scanf_float>:
 8005320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005324:	469a      	mov	sl, r3
 8005326:	688b      	ldr	r3, [r1, #8]
 8005328:	4616      	mov	r6, r2
 800532a:	1e5a      	subs	r2, r3, #1
 800532c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005330:	b087      	sub	sp, #28
 8005332:	bf83      	ittte	hi
 8005334:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005338:	189b      	addhi	r3, r3, r2
 800533a:	9301      	strhi	r3, [sp, #4]
 800533c:	2300      	movls	r3, #0
 800533e:	bf86      	itte	hi
 8005340:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005344:	608b      	strhi	r3, [r1, #8]
 8005346:	9301      	strls	r3, [sp, #4]
 8005348:	680b      	ldr	r3, [r1, #0]
 800534a:	4688      	mov	r8, r1
 800534c:	f04f 0b00 	mov.w	fp, #0
 8005350:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005354:	f848 3b1c 	str.w	r3, [r8], #28
 8005358:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800535c:	4607      	mov	r7, r0
 800535e:	460c      	mov	r4, r1
 8005360:	4645      	mov	r5, r8
 8005362:	465a      	mov	r2, fp
 8005364:	46d9      	mov	r9, fp
 8005366:	f8cd b008 	str.w	fp, [sp, #8]
 800536a:	68a1      	ldr	r1, [r4, #8]
 800536c:	b181      	cbz	r1, 8005390 <_scanf_float+0x70>
 800536e:	6833      	ldr	r3, [r6, #0]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	2b49      	cmp	r3, #73	; 0x49
 8005374:	d071      	beq.n	800545a <_scanf_float+0x13a>
 8005376:	d84d      	bhi.n	8005414 <_scanf_float+0xf4>
 8005378:	2b39      	cmp	r3, #57	; 0x39
 800537a:	d840      	bhi.n	80053fe <_scanf_float+0xde>
 800537c:	2b31      	cmp	r3, #49	; 0x31
 800537e:	f080 8088 	bcs.w	8005492 <_scanf_float+0x172>
 8005382:	2b2d      	cmp	r3, #45	; 0x2d
 8005384:	f000 8090 	beq.w	80054a8 <_scanf_float+0x188>
 8005388:	d815      	bhi.n	80053b6 <_scanf_float+0x96>
 800538a:	2b2b      	cmp	r3, #43	; 0x2b
 800538c:	f000 808c 	beq.w	80054a8 <_scanf_float+0x188>
 8005390:	f1b9 0f00 	cmp.w	r9, #0
 8005394:	d003      	beq.n	800539e <_scanf_float+0x7e>
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	3a01      	subs	r2, #1
 80053a0:	2a01      	cmp	r2, #1
 80053a2:	f200 80ea 	bhi.w	800557a <_scanf_float+0x25a>
 80053a6:	4545      	cmp	r5, r8
 80053a8:	f200 80dc 	bhi.w	8005564 <_scanf_float+0x244>
 80053ac:	2601      	movs	r6, #1
 80053ae:	4630      	mov	r0, r6
 80053b0:	b007      	add	sp, #28
 80053b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b6:	2b2e      	cmp	r3, #46	; 0x2e
 80053b8:	f000 809f 	beq.w	80054fa <_scanf_float+0x1da>
 80053bc:	2b30      	cmp	r3, #48	; 0x30
 80053be:	d1e7      	bne.n	8005390 <_scanf_float+0x70>
 80053c0:	6820      	ldr	r0, [r4, #0]
 80053c2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80053c6:	d064      	beq.n	8005492 <_scanf_float+0x172>
 80053c8:	9b01      	ldr	r3, [sp, #4]
 80053ca:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80053ce:	6020      	str	r0, [r4, #0]
 80053d0:	f109 0901 	add.w	r9, r9, #1
 80053d4:	b11b      	cbz	r3, 80053de <_scanf_float+0xbe>
 80053d6:	3b01      	subs	r3, #1
 80053d8:	3101      	adds	r1, #1
 80053da:	9301      	str	r3, [sp, #4]
 80053dc:	60a1      	str	r1, [r4, #8]
 80053de:	68a3      	ldr	r3, [r4, #8]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	60a3      	str	r3, [r4, #8]
 80053e4:	6923      	ldr	r3, [r4, #16]
 80053e6:	3301      	adds	r3, #1
 80053e8:	6123      	str	r3, [r4, #16]
 80053ea:	6873      	ldr	r3, [r6, #4]
 80053ec:	3b01      	subs	r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	6073      	str	r3, [r6, #4]
 80053f2:	f340 80ac 	ble.w	800554e <_scanf_float+0x22e>
 80053f6:	6833      	ldr	r3, [r6, #0]
 80053f8:	3301      	adds	r3, #1
 80053fa:	6033      	str	r3, [r6, #0]
 80053fc:	e7b5      	b.n	800536a <_scanf_float+0x4a>
 80053fe:	2b45      	cmp	r3, #69	; 0x45
 8005400:	f000 8085 	beq.w	800550e <_scanf_float+0x1ee>
 8005404:	2b46      	cmp	r3, #70	; 0x46
 8005406:	d06a      	beq.n	80054de <_scanf_float+0x1be>
 8005408:	2b41      	cmp	r3, #65	; 0x41
 800540a:	d1c1      	bne.n	8005390 <_scanf_float+0x70>
 800540c:	2a01      	cmp	r2, #1
 800540e:	d1bf      	bne.n	8005390 <_scanf_float+0x70>
 8005410:	2202      	movs	r2, #2
 8005412:	e046      	b.n	80054a2 <_scanf_float+0x182>
 8005414:	2b65      	cmp	r3, #101	; 0x65
 8005416:	d07a      	beq.n	800550e <_scanf_float+0x1ee>
 8005418:	d818      	bhi.n	800544c <_scanf_float+0x12c>
 800541a:	2b54      	cmp	r3, #84	; 0x54
 800541c:	d066      	beq.n	80054ec <_scanf_float+0x1cc>
 800541e:	d811      	bhi.n	8005444 <_scanf_float+0x124>
 8005420:	2b4e      	cmp	r3, #78	; 0x4e
 8005422:	d1b5      	bne.n	8005390 <_scanf_float+0x70>
 8005424:	2a00      	cmp	r2, #0
 8005426:	d146      	bne.n	80054b6 <_scanf_float+0x196>
 8005428:	f1b9 0f00 	cmp.w	r9, #0
 800542c:	d145      	bne.n	80054ba <_scanf_float+0x19a>
 800542e:	6821      	ldr	r1, [r4, #0]
 8005430:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005434:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005438:	d13f      	bne.n	80054ba <_scanf_float+0x19a>
 800543a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800543e:	6021      	str	r1, [r4, #0]
 8005440:	2201      	movs	r2, #1
 8005442:	e02e      	b.n	80054a2 <_scanf_float+0x182>
 8005444:	2b59      	cmp	r3, #89	; 0x59
 8005446:	d01e      	beq.n	8005486 <_scanf_float+0x166>
 8005448:	2b61      	cmp	r3, #97	; 0x61
 800544a:	e7de      	b.n	800540a <_scanf_float+0xea>
 800544c:	2b6e      	cmp	r3, #110	; 0x6e
 800544e:	d0e9      	beq.n	8005424 <_scanf_float+0x104>
 8005450:	d815      	bhi.n	800547e <_scanf_float+0x15e>
 8005452:	2b66      	cmp	r3, #102	; 0x66
 8005454:	d043      	beq.n	80054de <_scanf_float+0x1be>
 8005456:	2b69      	cmp	r3, #105	; 0x69
 8005458:	d19a      	bne.n	8005390 <_scanf_float+0x70>
 800545a:	f1bb 0f00 	cmp.w	fp, #0
 800545e:	d138      	bne.n	80054d2 <_scanf_float+0x1b2>
 8005460:	f1b9 0f00 	cmp.w	r9, #0
 8005464:	d197      	bne.n	8005396 <_scanf_float+0x76>
 8005466:	6821      	ldr	r1, [r4, #0]
 8005468:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800546c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005470:	d195      	bne.n	800539e <_scanf_float+0x7e>
 8005472:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005476:	6021      	str	r1, [r4, #0]
 8005478:	f04f 0b01 	mov.w	fp, #1
 800547c:	e011      	b.n	80054a2 <_scanf_float+0x182>
 800547e:	2b74      	cmp	r3, #116	; 0x74
 8005480:	d034      	beq.n	80054ec <_scanf_float+0x1cc>
 8005482:	2b79      	cmp	r3, #121	; 0x79
 8005484:	d184      	bne.n	8005390 <_scanf_float+0x70>
 8005486:	f1bb 0f07 	cmp.w	fp, #7
 800548a:	d181      	bne.n	8005390 <_scanf_float+0x70>
 800548c:	f04f 0b08 	mov.w	fp, #8
 8005490:	e007      	b.n	80054a2 <_scanf_float+0x182>
 8005492:	eb12 0f0b 	cmn.w	r2, fp
 8005496:	f47f af7b 	bne.w	8005390 <_scanf_float+0x70>
 800549a:	6821      	ldr	r1, [r4, #0]
 800549c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80054a0:	6021      	str	r1, [r4, #0]
 80054a2:	702b      	strb	r3, [r5, #0]
 80054a4:	3501      	adds	r5, #1
 80054a6:	e79a      	b.n	80053de <_scanf_float+0xbe>
 80054a8:	6821      	ldr	r1, [r4, #0]
 80054aa:	0608      	lsls	r0, r1, #24
 80054ac:	f57f af70 	bpl.w	8005390 <_scanf_float+0x70>
 80054b0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80054b4:	e7f4      	b.n	80054a0 <_scanf_float+0x180>
 80054b6:	2a02      	cmp	r2, #2
 80054b8:	d047      	beq.n	800554a <_scanf_float+0x22a>
 80054ba:	f1bb 0f01 	cmp.w	fp, #1
 80054be:	d003      	beq.n	80054c8 <_scanf_float+0x1a8>
 80054c0:	f1bb 0f04 	cmp.w	fp, #4
 80054c4:	f47f af64 	bne.w	8005390 <_scanf_float+0x70>
 80054c8:	f10b 0b01 	add.w	fp, fp, #1
 80054cc:	fa5f fb8b 	uxtb.w	fp, fp
 80054d0:	e7e7      	b.n	80054a2 <_scanf_float+0x182>
 80054d2:	f1bb 0f03 	cmp.w	fp, #3
 80054d6:	d0f7      	beq.n	80054c8 <_scanf_float+0x1a8>
 80054d8:	f1bb 0f05 	cmp.w	fp, #5
 80054dc:	e7f2      	b.n	80054c4 <_scanf_float+0x1a4>
 80054de:	f1bb 0f02 	cmp.w	fp, #2
 80054e2:	f47f af55 	bne.w	8005390 <_scanf_float+0x70>
 80054e6:	f04f 0b03 	mov.w	fp, #3
 80054ea:	e7da      	b.n	80054a2 <_scanf_float+0x182>
 80054ec:	f1bb 0f06 	cmp.w	fp, #6
 80054f0:	f47f af4e 	bne.w	8005390 <_scanf_float+0x70>
 80054f4:	f04f 0b07 	mov.w	fp, #7
 80054f8:	e7d3      	b.n	80054a2 <_scanf_float+0x182>
 80054fa:	6821      	ldr	r1, [r4, #0]
 80054fc:	0588      	lsls	r0, r1, #22
 80054fe:	f57f af47 	bpl.w	8005390 <_scanf_float+0x70>
 8005502:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005506:	6021      	str	r1, [r4, #0]
 8005508:	f8cd 9008 	str.w	r9, [sp, #8]
 800550c:	e7c9      	b.n	80054a2 <_scanf_float+0x182>
 800550e:	6821      	ldr	r1, [r4, #0]
 8005510:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005514:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005518:	d006      	beq.n	8005528 <_scanf_float+0x208>
 800551a:	0548      	lsls	r0, r1, #21
 800551c:	f57f af38 	bpl.w	8005390 <_scanf_float+0x70>
 8005520:	f1b9 0f00 	cmp.w	r9, #0
 8005524:	f43f af3b 	beq.w	800539e <_scanf_float+0x7e>
 8005528:	0588      	lsls	r0, r1, #22
 800552a:	bf58      	it	pl
 800552c:	9802      	ldrpl	r0, [sp, #8]
 800552e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005532:	bf58      	it	pl
 8005534:	eba9 0000 	subpl.w	r0, r9, r0
 8005538:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800553c:	bf58      	it	pl
 800553e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005542:	6021      	str	r1, [r4, #0]
 8005544:	f04f 0900 	mov.w	r9, #0
 8005548:	e7ab      	b.n	80054a2 <_scanf_float+0x182>
 800554a:	2203      	movs	r2, #3
 800554c:	e7a9      	b.n	80054a2 <_scanf_float+0x182>
 800554e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005552:	9205      	str	r2, [sp, #20]
 8005554:	4631      	mov	r1, r6
 8005556:	4638      	mov	r0, r7
 8005558:	4798      	blx	r3
 800555a:	9a05      	ldr	r2, [sp, #20]
 800555c:	2800      	cmp	r0, #0
 800555e:	f43f af04 	beq.w	800536a <_scanf_float+0x4a>
 8005562:	e715      	b.n	8005390 <_scanf_float+0x70>
 8005564:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005568:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800556c:	4632      	mov	r2, r6
 800556e:	4638      	mov	r0, r7
 8005570:	4798      	blx	r3
 8005572:	6923      	ldr	r3, [r4, #16]
 8005574:	3b01      	subs	r3, #1
 8005576:	6123      	str	r3, [r4, #16]
 8005578:	e715      	b.n	80053a6 <_scanf_float+0x86>
 800557a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800557e:	2b06      	cmp	r3, #6
 8005580:	d80a      	bhi.n	8005598 <_scanf_float+0x278>
 8005582:	f1bb 0f02 	cmp.w	fp, #2
 8005586:	d968      	bls.n	800565a <_scanf_float+0x33a>
 8005588:	f1ab 0b03 	sub.w	fp, fp, #3
 800558c:	fa5f fb8b 	uxtb.w	fp, fp
 8005590:	eba5 0b0b 	sub.w	fp, r5, fp
 8005594:	455d      	cmp	r5, fp
 8005596:	d14b      	bne.n	8005630 <_scanf_float+0x310>
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	05da      	lsls	r2, r3, #23
 800559c:	d51f      	bpl.n	80055de <_scanf_float+0x2be>
 800559e:	055b      	lsls	r3, r3, #21
 80055a0:	d468      	bmi.n	8005674 <_scanf_float+0x354>
 80055a2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80055a6:	6923      	ldr	r3, [r4, #16]
 80055a8:	2965      	cmp	r1, #101	; 0x65
 80055aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80055ae:	f105 3bff 	add.w	fp, r5, #4294967295
 80055b2:	6123      	str	r3, [r4, #16]
 80055b4:	d00d      	beq.n	80055d2 <_scanf_float+0x2b2>
 80055b6:	2945      	cmp	r1, #69	; 0x45
 80055b8:	d00b      	beq.n	80055d2 <_scanf_float+0x2b2>
 80055ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055be:	4632      	mov	r2, r6
 80055c0:	4638      	mov	r0, r7
 80055c2:	4798      	blx	r3
 80055c4:	6923      	ldr	r3, [r4, #16]
 80055c6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	f1a5 0b02 	sub.w	fp, r5, #2
 80055d0:	6123      	str	r3, [r4, #16]
 80055d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80055d6:	4632      	mov	r2, r6
 80055d8:	4638      	mov	r0, r7
 80055da:	4798      	blx	r3
 80055dc:	465d      	mov	r5, fp
 80055de:	6826      	ldr	r6, [r4, #0]
 80055e0:	f016 0610 	ands.w	r6, r6, #16
 80055e4:	d17a      	bne.n	80056dc <_scanf_float+0x3bc>
 80055e6:	702e      	strb	r6, [r5, #0]
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80055ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055f2:	d142      	bne.n	800567a <_scanf_float+0x35a>
 80055f4:	9b02      	ldr	r3, [sp, #8]
 80055f6:	eba9 0303 	sub.w	r3, r9, r3
 80055fa:	425a      	negs	r2, r3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d149      	bne.n	8005694 <_scanf_float+0x374>
 8005600:	2200      	movs	r2, #0
 8005602:	4641      	mov	r1, r8
 8005604:	4638      	mov	r0, r7
 8005606:	f000 feab 	bl	8006360 <_strtod_r>
 800560a:	6825      	ldr	r5, [r4, #0]
 800560c:	f8da 3000 	ldr.w	r3, [sl]
 8005610:	f015 0f02 	tst.w	r5, #2
 8005614:	f103 0204 	add.w	r2, r3, #4
 8005618:	ec59 8b10 	vmov	r8, r9, d0
 800561c:	f8ca 2000 	str.w	r2, [sl]
 8005620:	d043      	beq.n	80056aa <_scanf_float+0x38a>
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	e9c3 8900 	strd	r8, r9, [r3]
 8005628:	68e3      	ldr	r3, [r4, #12]
 800562a:	3301      	adds	r3, #1
 800562c:	60e3      	str	r3, [r4, #12]
 800562e:	e6be      	b.n	80053ae <_scanf_float+0x8e>
 8005630:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005634:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005638:	4632      	mov	r2, r6
 800563a:	4638      	mov	r0, r7
 800563c:	4798      	blx	r3
 800563e:	6923      	ldr	r3, [r4, #16]
 8005640:	3b01      	subs	r3, #1
 8005642:	6123      	str	r3, [r4, #16]
 8005644:	e7a6      	b.n	8005594 <_scanf_float+0x274>
 8005646:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800564a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800564e:	4632      	mov	r2, r6
 8005650:	4638      	mov	r0, r7
 8005652:	4798      	blx	r3
 8005654:	6923      	ldr	r3, [r4, #16]
 8005656:	3b01      	subs	r3, #1
 8005658:	6123      	str	r3, [r4, #16]
 800565a:	4545      	cmp	r5, r8
 800565c:	d8f3      	bhi.n	8005646 <_scanf_float+0x326>
 800565e:	e6a5      	b.n	80053ac <_scanf_float+0x8c>
 8005660:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005664:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005668:	4632      	mov	r2, r6
 800566a:	4638      	mov	r0, r7
 800566c:	4798      	blx	r3
 800566e:	6923      	ldr	r3, [r4, #16]
 8005670:	3b01      	subs	r3, #1
 8005672:	6123      	str	r3, [r4, #16]
 8005674:	4545      	cmp	r5, r8
 8005676:	d8f3      	bhi.n	8005660 <_scanf_float+0x340>
 8005678:	e698      	b.n	80053ac <_scanf_float+0x8c>
 800567a:	9b03      	ldr	r3, [sp, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0bf      	beq.n	8005600 <_scanf_float+0x2e0>
 8005680:	9904      	ldr	r1, [sp, #16]
 8005682:	230a      	movs	r3, #10
 8005684:	4632      	mov	r2, r6
 8005686:	3101      	adds	r1, #1
 8005688:	4638      	mov	r0, r7
 800568a:	f000 ff5d 	bl	8006548 <_strtol_r>
 800568e:	9b03      	ldr	r3, [sp, #12]
 8005690:	9d04      	ldr	r5, [sp, #16]
 8005692:	1ac2      	subs	r2, r0, r3
 8005694:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005698:	429d      	cmp	r5, r3
 800569a:	bf28      	it	cs
 800569c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80056a0:	490f      	ldr	r1, [pc, #60]	; (80056e0 <_scanf_float+0x3c0>)
 80056a2:	4628      	mov	r0, r5
 80056a4:	f000 f824 	bl	80056f0 <siprintf>
 80056a8:	e7aa      	b.n	8005600 <_scanf_float+0x2e0>
 80056aa:	f015 0504 	ands.w	r5, r5, #4
 80056ae:	d1b8      	bne.n	8005622 <_scanf_float+0x302>
 80056b0:	681f      	ldr	r7, [r3, #0]
 80056b2:	ee10 2a10 	vmov	r2, s0
 80056b6:	464b      	mov	r3, r9
 80056b8:	ee10 0a10 	vmov	r0, s0
 80056bc:	4649      	mov	r1, r9
 80056be:	f7fb fa45 	bl	8000b4c <__aeabi_dcmpun>
 80056c2:	b128      	cbz	r0, 80056d0 <_scanf_float+0x3b0>
 80056c4:	4628      	mov	r0, r5
 80056c6:	f000 f80d 	bl	80056e4 <nanf>
 80056ca:	ed87 0a00 	vstr	s0, [r7]
 80056ce:	e7ab      	b.n	8005628 <_scanf_float+0x308>
 80056d0:	4640      	mov	r0, r8
 80056d2:	4649      	mov	r1, r9
 80056d4:	f7fb fa98 	bl	8000c08 <__aeabi_d2f>
 80056d8:	6038      	str	r0, [r7, #0]
 80056da:	e7a5      	b.n	8005628 <_scanf_float+0x308>
 80056dc:	2600      	movs	r6, #0
 80056de:	e666      	b.n	80053ae <_scanf_float+0x8e>
 80056e0:	080087b8 	.word	0x080087b8

080056e4 <nanf>:
 80056e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80056ec <nanf+0x8>
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	7fc00000 	.word	0x7fc00000

080056f0 <siprintf>:
 80056f0:	b40e      	push	{r1, r2, r3}
 80056f2:	b500      	push	{lr}
 80056f4:	b09c      	sub	sp, #112	; 0x70
 80056f6:	ab1d      	add	r3, sp, #116	; 0x74
 80056f8:	9002      	str	r0, [sp, #8]
 80056fa:	9006      	str	r0, [sp, #24]
 80056fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005700:	4809      	ldr	r0, [pc, #36]	; (8005728 <siprintf+0x38>)
 8005702:	9107      	str	r1, [sp, #28]
 8005704:	9104      	str	r1, [sp, #16]
 8005706:	4909      	ldr	r1, [pc, #36]	; (800572c <siprintf+0x3c>)
 8005708:	f853 2b04 	ldr.w	r2, [r3], #4
 800570c:	9105      	str	r1, [sp, #20]
 800570e:	6800      	ldr	r0, [r0, #0]
 8005710:	9301      	str	r3, [sp, #4]
 8005712:	a902      	add	r1, sp, #8
 8005714:	f002 fdf2 	bl	80082fc <_svfiprintf_r>
 8005718:	9b02      	ldr	r3, [sp, #8]
 800571a:	2200      	movs	r2, #0
 800571c:	701a      	strb	r2, [r3, #0]
 800571e:	b01c      	add	sp, #112	; 0x70
 8005720:	f85d eb04 	ldr.w	lr, [sp], #4
 8005724:	b003      	add	sp, #12
 8005726:	4770      	bx	lr
 8005728:	2000002c 	.word	0x2000002c
 800572c:	ffff0208 	.word	0xffff0208

08005730 <strcpy>:
 8005730:	4603      	mov	r3, r0
 8005732:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005736:	f803 2b01 	strb.w	r2, [r3], #1
 800573a:	2a00      	cmp	r2, #0
 800573c:	d1f9      	bne.n	8005732 <strcpy+0x2>
 800573e:	4770      	bx	lr

08005740 <sulp>:
 8005740:	b570      	push	{r4, r5, r6, lr}
 8005742:	4604      	mov	r4, r0
 8005744:	460d      	mov	r5, r1
 8005746:	ec45 4b10 	vmov	d0, r4, r5
 800574a:	4616      	mov	r6, r2
 800574c:	f002 fb92 	bl	8007e74 <__ulp>
 8005750:	ec51 0b10 	vmov	r0, r1, d0
 8005754:	b17e      	cbz	r6, 8005776 <sulp+0x36>
 8005756:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800575a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800575e:	2b00      	cmp	r3, #0
 8005760:	dd09      	ble.n	8005776 <sulp+0x36>
 8005762:	051b      	lsls	r3, r3, #20
 8005764:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005768:	2400      	movs	r4, #0
 800576a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800576e:	4622      	mov	r2, r4
 8005770:	462b      	mov	r3, r5
 8005772:	f7fa ff51 	bl	8000618 <__aeabi_dmul>
 8005776:	bd70      	pop	{r4, r5, r6, pc}

08005778 <_strtod_l>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	461f      	mov	r7, r3
 800577e:	b0a1      	sub	sp, #132	; 0x84
 8005780:	2300      	movs	r3, #0
 8005782:	4681      	mov	r9, r0
 8005784:	4638      	mov	r0, r7
 8005786:	460e      	mov	r6, r1
 8005788:	9217      	str	r2, [sp, #92]	; 0x5c
 800578a:	931c      	str	r3, [sp, #112]	; 0x70
 800578c:	f002 f871 	bl	8007872 <__localeconv_l>
 8005790:	4680      	mov	r8, r0
 8005792:	6800      	ldr	r0, [r0, #0]
 8005794:	f7fa fd26 	bl	80001e4 <strlen>
 8005798:	f04f 0a00 	mov.w	sl, #0
 800579c:	4604      	mov	r4, r0
 800579e:	f04f 0b00 	mov.w	fp, #0
 80057a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80057a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057a6:	781a      	ldrb	r2, [r3, #0]
 80057a8:	2a0d      	cmp	r2, #13
 80057aa:	d832      	bhi.n	8005812 <_strtod_l+0x9a>
 80057ac:	2a09      	cmp	r2, #9
 80057ae:	d236      	bcs.n	800581e <_strtod_l+0xa6>
 80057b0:	2a00      	cmp	r2, #0
 80057b2:	d03e      	beq.n	8005832 <_strtod_l+0xba>
 80057b4:	2300      	movs	r3, #0
 80057b6:	930d      	str	r3, [sp, #52]	; 0x34
 80057b8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80057ba:	782b      	ldrb	r3, [r5, #0]
 80057bc:	2b30      	cmp	r3, #48	; 0x30
 80057be:	f040 80ac 	bne.w	800591a <_strtod_l+0x1a2>
 80057c2:	786b      	ldrb	r3, [r5, #1]
 80057c4:	2b58      	cmp	r3, #88	; 0x58
 80057c6:	d001      	beq.n	80057cc <_strtod_l+0x54>
 80057c8:	2b78      	cmp	r3, #120	; 0x78
 80057ca:	d167      	bne.n	800589c <_strtod_l+0x124>
 80057cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057ce:	9301      	str	r3, [sp, #4]
 80057d0:	ab1c      	add	r3, sp, #112	; 0x70
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	9702      	str	r7, [sp, #8]
 80057d6:	ab1d      	add	r3, sp, #116	; 0x74
 80057d8:	4a88      	ldr	r2, [pc, #544]	; (80059fc <_strtod_l+0x284>)
 80057da:	a91b      	add	r1, sp, #108	; 0x6c
 80057dc:	4648      	mov	r0, r9
 80057de:	f001 fd6e 	bl	80072be <__gethex>
 80057e2:	f010 0407 	ands.w	r4, r0, #7
 80057e6:	4606      	mov	r6, r0
 80057e8:	d005      	beq.n	80057f6 <_strtod_l+0x7e>
 80057ea:	2c06      	cmp	r4, #6
 80057ec:	d12b      	bne.n	8005846 <_strtod_l+0xce>
 80057ee:	3501      	adds	r5, #1
 80057f0:	2300      	movs	r3, #0
 80057f2:	951b      	str	r5, [sp, #108]	; 0x6c
 80057f4:	930d      	str	r3, [sp, #52]	; 0x34
 80057f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f040 859a 	bne.w	8006332 <_strtod_l+0xbba>
 80057fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005800:	b1e3      	cbz	r3, 800583c <_strtod_l+0xc4>
 8005802:	4652      	mov	r2, sl
 8005804:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005808:	ec43 2b10 	vmov	d0, r2, r3
 800580c:	b021      	add	sp, #132	; 0x84
 800580e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005812:	2a2b      	cmp	r2, #43	; 0x2b
 8005814:	d015      	beq.n	8005842 <_strtod_l+0xca>
 8005816:	2a2d      	cmp	r2, #45	; 0x2d
 8005818:	d004      	beq.n	8005824 <_strtod_l+0xac>
 800581a:	2a20      	cmp	r2, #32
 800581c:	d1ca      	bne.n	80057b4 <_strtod_l+0x3c>
 800581e:	3301      	adds	r3, #1
 8005820:	931b      	str	r3, [sp, #108]	; 0x6c
 8005822:	e7bf      	b.n	80057a4 <_strtod_l+0x2c>
 8005824:	2201      	movs	r2, #1
 8005826:	920d      	str	r2, [sp, #52]	; 0x34
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	921b      	str	r2, [sp, #108]	; 0x6c
 800582c:	785b      	ldrb	r3, [r3, #1]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1c2      	bne.n	80057b8 <_strtod_l+0x40>
 8005832:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005834:	961b      	str	r6, [sp, #108]	; 0x6c
 8005836:	2b00      	cmp	r3, #0
 8005838:	f040 8579 	bne.w	800632e <_strtod_l+0xbb6>
 800583c:	4652      	mov	r2, sl
 800583e:	465b      	mov	r3, fp
 8005840:	e7e2      	b.n	8005808 <_strtod_l+0x90>
 8005842:	2200      	movs	r2, #0
 8005844:	e7ef      	b.n	8005826 <_strtod_l+0xae>
 8005846:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005848:	b13a      	cbz	r2, 800585a <_strtod_l+0xe2>
 800584a:	2135      	movs	r1, #53	; 0x35
 800584c:	a81e      	add	r0, sp, #120	; 0x78
 800584e:	f002 fc09 	bl	8008064 <__copybits>
 8005852:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005854:	4648      	mov	r0, r9
 8005856:	f002 f876 	bl	8007946 <_Bfree>
 800585a:	3c01      	subs	r4, #1
 800585c:	2c04      	cmp	r4, #4
 800585e:	d806      	bhi.n	800586e <_strtod_l+0xf6>
 8005860:	e8df f004 	tbb	[pc, r4]
 8005864:	1714030a 	.word	0x1714030a
 8005868:	0a          	.byte	0x0a
 8005869:	00          	.byte	0x00
 800586a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800586e:	0730      	lsls	r0, r6, #28
 8005870:	d5c1      	bpl.n	80057f6 <_strtod_l+0x7e>
 8005872:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005876:	e7be      	b.n	80057f6 <_strtod_l+0x7e>
 8005878:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800587c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800587e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005882:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005886:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800588a:	e7f0      	b.n	800586e <_strtod_l+0xf6>
 800588c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005a00 <_strtod_l+0x288>
 8005890:	e7ed      	b.n	800586e <_strtod_l+0xf6>
 8005892:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005896:	f04f 3aff 	mov.w	sl, #4294967295
 800589a:	e7e8      	b.n	800586e <_strtod_l+0xf6>
 800589c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800589e:	1c5a      	adds	r2, r3, #1
 80058a0:	921b      	str	r2, [sp, #108]	; 0x6c
 80058a2:	785b      	ldrb	r3, [r3, #1]
 80058a4:	2b30      	cmp	r3, #48	; 0x30
 80058a6:	d0f9      	beq.n	800589c <_strtod_l+0x124>
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0a4      	beq.n	80057f6 <_strtod_l+0x7e>
 80058ac:	2301      	movs	r3, #1
 80058ae:	2500      	movs	r5, #0
 80058b0:	9306      	str	r3, [sp, #24]
 80058b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058b4:	9308      	str	r3, [sp, #32]
 80058b6:	9507      	str	r5, [sp, #28]
 80058b8:	9505      	str	r5, [sp, #20]
 80058ba:	220a      	movs	r2, #10
 80058bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80058be:	7807      	ldrb	r7, [r0, #0]
 80058c0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80058c4:	b2d9      	uxtb	r1, r3
 80058c6:	2909      	cmp	r1, #9
 80058c8:	d929      	bls.n	800591e <_strtod_l+0x1a6>
 80058ca:	4622      	mov	r2, r4
 80058cc:	f8d8 1000 	ldr.w	r1, [r8]
 80058d0:	f002 fe1c 	bl	800850c <strncmp>
 80058d4:	2800      	cmp	r0, #0
 80058d6:	d031      	beq.n	800593c <_strtod_l+0x1c4>
 80058d8:	2000      	movs	r0, #0
 80058da:	9c05      	ldr	r4, [sp, #20]
 80058dc:	9004      	str	r0, [sp, #16]
 80058de:	463b      	mov	r3, r7
 80058e0:	4602      	mov	r2, r0
 80058e2:	2b65      	cmp	r3, #101	; 0x65
 80058e4:	d001      	beq.n	80058ea <_strtod_l+0x172>
 80058e6:	2b45      	cmp	r3, #69	; 0x45
 80058e8:	d114      	bne.n	8005914 <_strtod_l+0x19c>
 80058ea:	b924      	cbnz	r4, 80058f6 <_strtod_l+0x17e>
 80058ec:	b910      	cbnz	r0, 80058f4 <_strtod_l+0x17c>
 80058ee:	9b06      	ldr	r3, [sp, #24]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d09e      	beq.n	8005832 <_strtod_l+0xba>
 80058f4:	2400      	movs	r4, #0
 80058f6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80058f8:	1c73      	adds	r3, r6, #1
 80058fa:	931b      	str	r3, [sp, #108]	; 0x6c
 80058fc:	7873      	ldrb	r3, [r6, #1]
 80058fe:	2b2b      	cmp	r3, #43	; 0x2b
 8005900:	d078      	beq.n	80059f4 <_strtod_l+0x27c>
 8005902:	2b2d      	cmp	r3, #45	; 0x2d
 8005904:	d070      	beq.n	80059e8 <_strtod_l+0x270>
 8005906:	f04f 0c00 	mov.w	ip, #0
 800590a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800590e:	2f09      	cmp	r7, #9
 8005910:	d97c      	bls.n	8005a0c <_strtod_l+0x294>
 8005912:	961b      	str	r6, [sp, #108]	; 0x6c
 8005914:	f04f 0e00 	mov.w	lr, #0
 8005918:	e09a      	b.n	8005a50 <_strtod_l+0x2d8>
 800591a:	2300      	movs	r3, #0
 800591c:	e7c7      	b.n	80058ae <_strtod_l+0x136>
 800591e:	9905      	ldr	r1, [sp, #20]
 8005920:	2908      	cmp	r1, #8
 8005922:	bfdd      	ittte	le
 8005924:	9907      	ldrle	r1, [sp, #28]
 8005926:	fb02 3301 	mlale	r3, r2, r1, r3
 800592a:	9307      	strle	r3, [sp, #28]
 800592c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005930:	9b05      	ldr	r3, [sp, #20]
 8005932:	3001      	adds	r0, #1
 8005934:	3301      	adds	r3, #1
 8005936:	9305      	str	r3, [sp, #20]
 8005938:	901b      	str	r0, [sp, #108]	; 0x6c
 800593a:	e7bf      	b.n	80058bc <_strtod_l+0x144>
 800593c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800593e:	191a      	adds	r2, r3, r4
 8005940:	921b      	str	r2, [sp, #108]	; 0x6c
 8005942:	9a05      	ldr	r2, [sp, #20]
 8005944:	5d1b      	ldrb	r3, [r3, r4]
 8005946:	2a00      	cmp	r2, #0
 8005948:	d037      	beq.n	80059ba <_strtod_l+0x242>
 800594a:	9c05      	ldr	r4, [sp, #20]
 800594c:	4602      	mov	r2, r0
 800594e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005952:	2909      	cmp	r1, #9
 8005954:	d913      	bls.n	800597e <_strtod_l+0x206>
 8005956:	2101      	movs	r1, #1
 8005958:	9104      	str	r1, [sp, #16]
 800595a:	e7c2      	b.n	80058e2 <_strtod_l+0x16a>
 800595c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800595e:	1c5a      	adds	r2, r3, #1
 8005960:	921b      	str	r2, [sp, #108]	; 0x6c
 8005962:	785b      	ldrb	r3, [r3, #1]
 8005964:	3001      	adds	r0, #1
 8005966:	2b30      	cmp	r3, #48	; 0x30
 8005968:	d0f8      	beq.n	800595c <_strtod_l+0x1e4>
 800596a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800596e:	2a08      	cmp	r2, #8
 8005970:	f200 84e4 	bhi.w	800633c <_strtod_l+0xbc4>
 8005974:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005976:	9208      	str	r2, [sp, #32]
 8005978:	4602      	mov	r2, r0
 800597a:	2000      	movs	r0, #0
 800597c:	4604      	mov	r4, r0
 800597e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005982:	f100 0101 	add.w	r1, r0, #1
 8005986:	d012      	beq.n	80059ae <_strtod_l+0x236>
 8005988:	440a      	add	r2, r1
 800598a:	eb00 0c04 	add.w	ip, r0, r4
 800598e:	4621      	mov	r1, r4
 8005990:	270a      	movs	r7, #10
 8005992:	458c      	cmp	ip, r1
 8005994:	d113      	bne.n	80059be <_strtod_l+0x246>
 8005996:	1821      	adds	r1, r4, r0
 8005998:	2908      	cmp	r1, #8
 800599a:	f104 0401 	add.w	r4, r4, #1
 800599e:	4404      	add	r4, r0
 80059a0:	dc19      	bgt.n	80059d6 <_strtod_l+0x25e>
 80059a2:	9b07      	ldr	r3, [sp, #28]
 80059a4:	210a      	movs	r1, #10
 80059a6:	fb01 e303 	mla	r3, r1, r3, lr
 80059aa:	9307      	str	r3, [sp, #28]
 80059ac:	2100      	movs	r1, #0
 80059ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80059b0:	1c58      	adds	r0, r3, #1
 80059b2:	901b      	str	r0, [sp, #108]	; 0x6c
 80059b4:	785b      	ldrb	r3, [r3, #1]
 80059b6:	4608      	mov	r0, r1
 80059b8:	e7c9      	b.n	800594e <_strtod_l+0x1d6>
 80059ba:	9805      	ldr	r0, [sp, #20]
 80059bc:	e7d3      	b.n	8005966 <_strtod_l+0x1ee>
 80059be:	2908      	cmp	r1, #8
 80059c0:	f101 0101 	add.w	r1, r1, #1
 80059c4:	dc03      	bgt.n	80059ce <_strtod_l+0x256>
 80059c6:	9b07      	ldr	r3, [sp, #28]
 80059c8:	437b      	muls	r3, r7
 80059ca:	9307      	str	r3, [sp, #28]
 80059cc:	e7e1      	b.n	8005992 <_strtod_l+0x21a>
 80059ce:	2910      	cmp	r1, #16
 80059d0:	bfd8      	it	le
 80059d2:	437d      	mulle	r5, r7
 80059d4:	e7dd      	b.n	8005992 <_strtod_l+0x21a>
 80059d6:	2c10      	cmp	r4, #16
 80059d8:	bfdc      	itt	le
 80059da:	210a      	movle	r1, #10
 80059dc:	fb01 e505 	mlale	r5, r1, r5, lr
 80059e0:	e7e4      	b.n	80059ac <_strtod_l+0x234>
 80059e2:	2301      	movs	r3, #1
 80059e4:	9304      	str	r3, [sp, #16]
 80059e6:	e781      	b.n	80058ec <_strtod_l+0x174>
 80059e8:	f04f 0c01 	mov.w	ip, #1
 80059ec:	1cb3      	adds	r3, r6, #2
 80059ee:	931b      	str	r3, [sp, #108]	; 0x6c
 80059f0:	78b3      	ldrb	r3, [r6, #2]
 80059f2:	e78a      	b.n	800590a <_strtod_l+0x192>
 80059f4:	f04f 0c00 	mov.w	ip, #0
 80059f8:	e7f8      	b.n	80059ec <_strtod_l+0x274>
 80059fa:	bf00      	nop
 80059fc:	080087c0 	.word	0x080087c0
 8005a00:	7ff00000 	.word	0x7ff00000
 8005a04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a06:	1c5f      	adds	r7, r3, #1
 8005a08:	971b      	str	r7, [sp, #108]	; 0x6c
 8005a0a:	785b      	ldrb	r3, [r3, #1]
 8005a0c:	2b30      	cmp	r3, #48	; 0x30
 8005a0e:	d0f9      	beq.n	8005a04 <_strtod_l+0x28c>
 8005a10:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005a14:	2f08      	cmp	r7, #8
 8005a16:	f63f af7d 	bhi.w	8005914 <_strtod_l+0x19c>
 8005a1a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005a1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a20:	930a      	str	r3, [sp, #40]	; 0x28
 8005a22:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a24:	1c5f      	adds	r7, r3, #1
 8005a26:	971b      	str	r7, [sp, #108]	; 0x6c
 8005a28:	785b      	ldrb	r3, [r3, #1]
 8005a2a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005a2e:	f1b8 0f09 	cmp.w	r8, #9
 8005a32:	d937      	bls.n	8005aa4 <_strtod_l+0x32c>
 8005a34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005a36:	1a7f      	subs	r7, r7, r1
 8005a38:	2f08      	cmp	r7, #8
 8005a3a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005a3e:	dc37      	bgt.n	8005ab0 <_strtod_l+0x338>
 8005a40:	45be      	cmp	lr, r7
 8005a42:	bfa8      	it	ge
 8005a44:	46be      	movge	lr, r7
 8005a46:	f1bc 0f00 	cmp.w	ip, #0
 8005a4a:	d001      	beq.n	8005a50 <_strtod_l+0x2d8>
 8005a4c:	f1ce 0e00 	rsb	lr, lr, #0
 8005a50:	2c00      	cmp	r4, #0
 8005a52:	d151      	bne.n	8005af8 <_strtod_l+0x380>
 8005a54:	2800      	cmp	r0, #0
 8005a56:	f47f aece 	bne.w	80057f6 <_strtod_l+0x7e>
 8005a5a:	9a06      	ldr	r2, [sp, #24]
 8005a5c:	2a00      	cmp	r2, #0
 8005a5e:	f47f aeca 	bne.w	80057f6 <_strtod_l+0x7e>
 8005a62:	9a04      	ldr	r2, [sp, #16]
 8005a64:	2a00      	cmp	r2, #0
 8005a66:	f47f aee4 	bne.w	8005832 <_strtod_l+0xba>
 8005a6a:	2b4e      	cmp	r3, #78	; 0x4e
 8005a6c:	d027      	beq.n	8005abe <_strtod_l+0x346>
 8005a6e:	dc21      	bgt.n	8005ab4 <_strtod_l+0x33c>
 8005a70:	2b49      	cmp	r3, #73	; 0x49
 8005a72:	f47f aede 	bne.w	8005832 <_strtod_l+0xba>
 8005a76:	49a0      	ldr	r1, [pc, #640]	; (8005cf8 <_strtod_l+0x580>)
 8005a78:	a81b      	add	r0, sp, #108	; 0x6c
 8005a7a:	f001 fe53 	bl	8007724 <__match>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f43f aed7 	beq.w	8005832 <_strtod_l+0xba>
 8005a84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a86:	499d      	ldr	r1, [pc, #628]	; (8005cfc <_strtod_l+0x584>)
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	a81b      	add	r0, sp, #108	; 0x6c
 8005a8c:	931b      	str	r3, [sp, #108]	; 0x6c
 8005a8e:	f001 fe49 	bl	8007724 <__match>
 8005a92:	b910      	cbnz	r0, 8005a9a <_strtod_l+0x322>
 8005a94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a96:	3301      	adds	r3, #1
 8005a98:	931b      	str	r3, [sp, #108]	; 0x6c
 8005a9a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005d10 <_strtod_l+0x598>
 8005a9e:	f04f 0a00 	mov.w	sl, #0
 8005aa2:	e6a8      	b.n	80057f6 <_strtod_l+0x7e>
 8005aa4:	210a      	movs	r1, #10
 8005aa6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005aaa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005aae:	e7b8      	b.n	8005a22 <_strtod_l+0x2aa>
 8005ab0:	46be      	mov	lr, r7
 8005ab2:	e7c8      	b.n	8005a46 <_strtod_l+0x2ce>
 8005ab4:	2b69      	cmp	r3, #105	; 0x69
 8005ab6:	d0de      	beq.n	8005a76 <_strtod_l+0x2fe>
 8005ab8:	2b6e      	cmp	r3, #110	; 0x6e
 8005aba:	f47f aeba 	bne.w	8005832 <_strtod_l+0xba>
 8005abe:	4990      	ldr	r1, [pc, #576]	; (8005d00 <_strtod_l+0x588>)
 8005ac0:	a81b      	add	r0, sp, #108	; 0x6c
 8005ac2:	f001 fe2f 	bl	8007724 <__match>
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	f43f aeb3 	beq.w	8005832 <_strtod_l+0xba>
 8005acc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	2b28      	cmp	r3, #40	; 0x28
 8005ad2:	d10e      	bne.n	8005af2 <_strtod_l+0x37a>
 8005ad4:	aa1e      	add	r2, sp, #120	; 0x78
 8005ad6:	498b      	ldr	r1, [pc, #556]	; (8005d04 <_strtod_l+0x58c>)
 8005ad8:	a81b      	add	r0, sp, #108	; 0x6c
 8005ada:	f001 fe37 	bl	800774c <__hexnan>
 8005ade:	2805      	cmp	r0, #5
 8005ae0:	d107      	bne.n	8005af2 <_strtod_l+0x37a>
 8005ae2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005ae4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005ae8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005aec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005af0:	e681      	b.n	80057f6 <_strtod_l+0x7e>
 8005af2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005d18 <_strtod_l+0x5a0>
 8005af6:	e7d2      	b.n	8005a9e <_strtod_l+0x326>
 8005af8:	ebae 0302 	sub.w	r3, lr, r2
 8005afc:	9306      	str	r3, [sp, #24]
 8005afe:	9b05      	ldr	r3, [sp, #20]
 8005b00:	9807      	ldr	r0, [sp, #28]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	bf08      	it	eq
 8005b06:	4623      	moveq	r3, r4
 8005b08:	2c10      	cmp	r4, #16
 8005b0a:	9305      	str	r3, [sp, #20]
 8005b0c:	46a0      	mov	r8, r4
 8005b0e:	bfa8      	it	ge
 8005b10:	f04f 0810 	movge.w	r8, #16
 8005b14:	f7fa fd06 	bl	8000524 <__aeabi_ui2d>
 8005b18:	2c09      	cmp	r4, #9
 8005b1a:	4682      	mov	sl, r0
 8005b1c:	468b      	mov	fp, r1
 8005b1e:	dc13      	bgt.n	8005b48 <_strtod_l+0x3d0>
 8005b20:	9b06      	ldr	r3, [sp, #24]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f43f ae67 	beq.w	80057f6 <_strtod_l+0x7e>
 8005b28:	9b06      	ldr	r3, [sp, #24]
 8005b2a:	dd7a      	ble.n	8005c22 <_strtod_l+0x4aa>
 8005b2c:	2b16      	cmp	r3, #22
 8005b2e:	dc61      	bgt.n	8005bf4 <_strtod_l+0x47c>
 8005b30:	4a75      	ldr	r2, [pc, #468]	; (8005d08 <_strtod_l+0x590>)
 8005b32:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005b36:	e9de 0100 	ldrd	r0, r1, [lr]
 8005b3a:	4652      	mov	r2, sl
 8005b3c:	465b      	mov	r3, fp
 8005b3e:	f7fa fd6b 	bl	8000618 <__aeabi_dmul>
 8005b42:	4682      	mov	sl, r0
 8005b44:	468b      	mov	fp, r1
 8005b46:	e656      	b.n	80057f6 <_strtod_l+0x7e>
 8005b48:	4b6f      	ldr	r3, [pc, #444]	; (8005d08 <_strtod_l+0x590>)
 8005b4a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005b4e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005b52:	f7fa fd61 	bl	8000618 <__aeabi_dmul>
 8005b56:	4606      	mov	r6, r0
 8005b58:	4628      	mov	r0, r5
 8005b5a:	460f      	mov	r7, r1
 8005b5c:	f7fa fce2 	bl	8000524 <__aeabi_ui2d>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4630      	mov	r0, r6
 8005b66:	4639      	mov	r1, r7
 8005b68:	f7fa fba0 	bl	80002ac <__adddf3>
 8005b6c:	2c0f      	cmp	r4, #15
 8005b6e:	4682      	mov	sl, r0
 8005b70:	468b      	mov	fp, r1
 8005b72:	ddd5      	ble.n	8005b20 <_strtod_l+0x3a8>
 8005b74:	9b06      	ldr	r3, [sp, #24]
 8005b76:	eba4 0808 	sub.w	r8, r4, r8
 8005b7a:	4498      	add	r8, r3
 8005b7c:	f1b8 0f00 	cmp.w	r8, #0
 8005b80:	f340 8096 	ble.w	8005cb0 <_strtod_l+0x538>
 8005b84:	f018 030f 	ands.w	r3, r8, #15
 8005b88:	d00a      	beq.n	8005ba0 <_strtod_l+0x428>
 8005b8a:	495f      	ldr	r1, [pc, #380]	; (8005d08 <_strtod_l+0x590>)
 8005b8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005b90:	4652      	mov	r2, sl
 8005b92:	465b      	mov	r3, fp
 8005b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b98:	f7fa fd3e 	bl	8000618 <__aeabi_dmul>
 8005b9c:	4682      	mov	sl, r0
 8005b9e:	468b      	mov	fp, r1
 8005ba0:	f038 080f 	bics.w	r8, r8, #15
 8005ba4:	d073      	beq.n	8005c8e <_strtod_l+0x516>
 8005ba6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005baa:	dd47      	ble.n	8005c3c <_strtod_l+0x4c4>
 8005bac:	2400      	movs	r4, #0
 8005bae:	46a0      	mov	r8, r4
 8005bb0:	9407      	str	r4, [sp, #28]
 8005bb2:	9405      	str	r4, [sp, #20]
 8005bb4:	2322      	movs	r3, #34	; 0x22
 8005bb6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005d10 <_strtod_l+0x598>
 8005bba:	f8c9 3000 	str.w	r3, [r9]
 8005bbe:	f04f 0a00 	mov.w	sl, #0
 8005bc2:	9b07      	ldr	r3, [sp, #28]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f43f ae16 	beq.w	80057f6 <_strtod_l+0x7e>
 8005bca:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005bcc:	4648      	mov	r0, r9
 8005bce:	f001 feba 	bl	8007946 <_Bfree>
 8005bd2:	9905      	ldr	r1, [sp, #20]
 8005bd4:	4648      	mov	r0, r9
 8005bd6:	f001 feb6 	bl	8007946 <_Bfree>
 8005bda:	4641      	mov	r1, r8
 8005bdc:	4648      	mov	r0, r9
 8005bde:	f001 feb2 	bl	8007946 <_Bfree>
 8005be2:	9907      	ldr	r1, [sp, #28]
 8005be4:	4648      	mov	r0, r9
 8005be6:	f001 feae 	bl	8007946 <_Bfree>
 8005bea:	4621      	mov	r1, r4
 8005bec:	4648      	mov	r0, r9
 8005bee:	f001 feaa 	bl	8007946 <_Bfree>
 8005bf2:	e600      	b.n	80057f6 <_strtod_l+0x7e>
 8005bf4:	9a06      	ldr	r2, [sp, #24]
 8005bf6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	dbba      	blt.n	8005b74 <_strtod_l+0x3fc>
 8005bfe:	4d42      	ldr	r5, [pc, #264]	; (8005d08 <_strtod_l+0x590>)
 8005c00:	f1c4 040f 	rsb	r4, r4, #15
 8005c04:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005c08:	4652      	mov	r2, sl
 8005c0a:	465b      	mov	r3, fp
 8005c0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c10:	f7fa fd02 	bl	8000618 <__aeabi_dmul>
 8005c14:	9b06      	ldr	r3, [sp, #24]
 8005c16:	1b1c      	subs	r4, r3, r4
 8005c18:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005c1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c20:	e78d      	b.n	8005b3e <_strtod_l+0x3c6>
 8005c22:	f113 0f16 	cmn.w	r3, #22
 8005c26:	dba5      	blt.n	8005b74 <_strtod_l+0x3fc>
 8005c28:	4a37      	ldr	r2, [pc, #220]	; (8005d08 <_strtod_l+0x590>)
 8005c2a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005c2e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005c32:	4650      	mov	r0, sl
 8005c34:	4659      	mov	r1, fp
 8005c36:	f7fa fe19 	bl	800086c <__aeabi_ddiv>
 8005c3a:	e782      	b.n	8005b42 <_strtod_l+0x3ca>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	4e33      	ldr	r6, [pc, #204]	; (8005d0c <_strtod_l+0x594>)
 8005c40:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005c44:	4650      	mov	r0, sl
 8005c46:	4659      	mov	r1, fp
 8005c48:	461d      	mov	r5, r3
 8005c4a:	f1b8 0f01 	cmp.w	r8, #1
 8005c4e:	dc21      	bgt.n	8005c94 <_strtod_l+0x51c>
 8005c50:	b10b      	cbz	r3, 8005c56 <_strtod_l+0x4de>
 8005c52:	4682      	mov	sl, r0
 8005c54:	468b      	mov	fp, r1
 8005c56:	4b2d      	ldr	r3, [pc, #180]	; (8005d0c <_strtod_l+0x594>)
 8005c58:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005c5c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005c60:	4652      	mov	r2, sl
 8005c62:	465b      	mov	r3, fp
 8005c64:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005c68:	f7fa fcd6 	bl	8000618 <__aeabi_dmul>
 8005c6c:	4b28      	ldr	r3, [pc, #160]	; (8005d10 <_strtod_l+0x598>)
 8005c6e:	460a      	mov	r2, r1
 8005c70:	400b      	ands	r3, r1
 8005c72:	4928      	ldr	r1, [pc, #160]	; (8005d14 <_strtod_l+0x59c>)
 8005c74:	428b      	cmp	r3, r1
 8005c76:	4682      	mov	sl, r0
 8005c78:	d898      	bhi.n	8005bac <_strtod_l+0x434>
 8005c7a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005c7e:	428b      	cmp	r3, r1
 8005c80:	bf86      	itte	hi
 8005c82:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005d1c <_strtod_l+0x5a4>
 8005c86:	f04f 3aff 	movhi.w	sl, #4294967295
 8005c8a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005c8e:	2300      	movs	r3, #0
 8005c90:	9304      	str	r3, [sp, #16]
 8005c92:	e077      	b.n	8005d84 <_strtod_l+0x60c>
 8005c94:	f018 0f01 	tst.w	r8, #1
 8005c98:	d006      	beq.n	8005ca8 <_strtod_l+0x530>
 8005c9a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca2:	f7fa fcb9 	bl	8000618 <__aeabi_dmul>
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	3501      	adds	r5, #1
 8005caa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005cae:	e7cc      	b.n	8005c4a <_strtod_l+0x4d2>
 8005cb0:	d0ed      	beq.n	8005c8e <_strtod_l+0x516>
 8005cb2:	f1c8 0800 	rsb	r8, r8, #0
 8005cb6:	f018 020f 	ands.w	r2, r8, #15
 8005cba:	d00a      	beq.n	8005cd2 <_strtod_l+0x55a>
 8005cbc:	4b12      	ldr	r3, [pc, #72]	; (8005d08 <_strtod_l+0x590>)
 8005cbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cc2:	4650      	mov	r0, sl
 8005cc4:	4659      	mov	r1, fp
 8005cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cca:	f7fa fdcf 	bl	800086c <__aeabi_ddiv>
 8005cce:	4682      	mov	sl, r0
 8005cd0:	468b      	mov	fp, r1
 8005cd2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005cd6:	d0da      	beq.n	8005c8e <_strtod_l+0x516>
 8005cd8:	f1b8 0f1f 	cmp.w	r8, #31
 8005cdc:	dd20      	ble.n	8005d20 <_strtod_l+0x5a8>
 8005cde:	2400      	movs	r4, #0
 8005ce0:	46a0      	mov	r8, r4
 8005ce2:	9407      	str	r4, [sp, #28]
 8005ce4:	9405      	str	r4, [sp, #20]
 8005ce6:	2322      	movs	r3, #34	; 0x22
 8005ce8:	f04f 0a00 	mov.w	sl, #0
 8005cec:	f04f 0b00 	mov.w	fp, #0
 8005cf0:	f8c9 3000 	str.w	r3, [r9]
 8005cf4:	e765      	b.n	8005bc2 <_strtod_l+0x44a>
 8005cf6:	bf00      	nop
 8005cf8:	08008789 	.word	0x08008789
 8005cfc:	08008813 	.word	0x08008813
 8005d00:	08008791 	.word	0x08008791
 8005d04:	080087d4 	.word	0x080087d4
 8005d08:	08008850 	.word	0x08008850
 8005d0c:	08008828 	.word	0x08008828
 8005d10:	7ff00000 	.word	0x7ff00000
 8005d14:	7ca00000 	.word	0x7ca00000
 8005d18:	fff80000 	.word	0xfff80000
 8005d1c:	7fefffff 	.word	0x7fefffff
 8005d20:	f018 0310 	ands.w	r3, r8, #16
 8005d24:	bf18      	it	ne
 8005d26:	236a      	movne	r3, #106	; 0x6a
 8005d28:	4da0      	ldr	r5, [pc, #640]	; (8005fac <_strtod_l+0x834>)
 8005d2a:	9304      	str	r3, [sp, #16]
 8005d2c:	4650      	mov	r0, sl
 8005d2e:	4659      	mov	r1, fp
 8005d30:	2300      	movs	r3, #0
 8005d32:	f1b8 0f00 	cmp.w	r8, #0
 8005d36:	f300 810a 	bgt.w	8005f4e <_strtod_l+0x7d6>
 8005d3a:	b10b      	cbz	r3, 8005d40 <_strtod_l+0x5c8>
 8005d3c:	4682      	mov	sl, r0
 8005d3e:	468b      	mov	fp, r1
 8005d40:	9b04      	ldr	r3, [sp, #16]
 8005d42:	b1bb      	cbz	r3, 8005d74 <_strtod_l+0x5fc>
 8005d44:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005d48:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	4659      	mov	r1, fp
 8005d50:	dd10      	ble.n	8005d74 <_strtod_l+0x5fc>
 8005d52:	2b1f      	cmp	r3, #31
 8005d54:	f340 8107 	ble.w	8005f66 <_strtod_l+0x7ee>
 8005d58:	2b34      	cmp	r3, #52	; 0x34
 8005d5a:	bfde      	ittt	le
 8005d5c:	3b20      	suble	r3, #32
 8005d5e:	f04f 32ff 	movle.w	r2, #4294967295
 8005d62:	fa02 f303 	lslle.w	r3, r2, r3
 8005d66:	f04f 0a00 	mov.w	sl, #0
 8005d6a:	bfcc      	ite	gt
 8005d6c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005d70:	ea03 0b01 	andle.w	fp, r3, r1
 8005d74:	2200      	movs	r2, #0
 8005d76:	2300      	movs	r3, #0
 8005d78:	4650      	mov	r0, sl
 8005d7a:	4659      	mov	r1, fp
 8005d7c:	f7fa feb4 	bl	8000ae8 <__aeabi_dcmpeq>
 8005d80:	2800      	cmp	r0, #0
 8005d82:	d1ac      	bne.n	8005cde <_strtod_l+0x566>
 8005d84:	9b07      	ldr	r3, [sp, #28]
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	9a05      	ldr	r2, [sp, #20]
 8005d8a:	9908      	ldr	r1, [sp, #32]
 8005d8c:	4623      	mov	r3, r4
 8005d8e:	4648      	mov	r0, r9
 8005d90:	f001 fe2b 	bl	80079ea <__s2b>
 8005d94:	9007      	str	r0, [sp, #28]
 8005d96:	2800      	cmp	r0, #0
 8005d98:	f43f af08 	beq.w	8005bac <_strtod_l+0x434>
 8005d9c:	9a06      	ldr	r2, [sp, #24]
 8005d9e:	9b06      	ldr	r3, [sp, #24]
 8005da0:	2a00      	cmp	r2, #0
 8005da2:	f1c3 0300 	rsb	r3, r3, #0
 8005da6:	bfa8      	it	ge
 8005da8:	2300      	movge	r3, #0
 8005daa:	930e      	str	r3, [sp, #56]	; 0x38
 8005dac:	2400      	movs	r4, #0
 8005dae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005db2:	9316      	str	r3, [sp, #88]	; 0x58
 8005db4:	46a0      	mov	r8, r4
 8005db6:	9b07      	ldr	r3, [sp, #28]
 8005db8:	4648      	mov	r0, r9
 8005dba:	6859      	ldr	r1, [r3, #4]
 8005dbc:	f001 fd8f 	bl	80078de <_Balloc>
 8005dc0:	9005      	str	r0, [sp, #20]
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	f43f aef6 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005dc8:	9b07      	ldr	r3, [sp, #28]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	3202      	adds	r2, #2
 8005dce:	f103 010c 	add.w	r1, r3, #12
 8005dd2:	0092      	lsls	r2, r2, #2
 8005dd4:	300c      	adds	r0, #12
 8005dd6:	f001 fd77 	bl	80078c8 <memcpy>
 8005dda:	aa1e      	add	r2, sp, #120	; 0x78
 8005ddc:	a91d      	add	r1, sp, #116	; 0x74
 8005dde:	ec4b ab10 	vmov	d0, sl, fp
 8005de2:	4648      	mov	r0, r9
 8005de4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005de8:	f002 f8ba 	bl	8007f60 <__d2b>
 8005dec:	901c      	str	r0, [sp, #112]	; 0x70
 8005dee:	2800      	cmp	r0, #0
 8005df0:	f43f aee0 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005df4:	2101      	movs	r1, #1
 8005df6:	4648      	mov	r0, r9
 8005df8:	f001 fe83 	bl	8007b02 <__i2b>
 8005dfc:	4680      	mov	r8, r0
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	f43f aed8 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005e04:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005e06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005e08:	2e00      	cmp	r6, #0
 8005e0a:	bfab      	itete	ge
 8005e0c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005e0e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005e10:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005e12:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8005e14:	bfac      	ite	ge
 8005e16:	18f7      	addge	r7, r6, r3
 8005e18:	1b9d      	sublt	r5, r3, r6
 8005e1a:	9b04      	ldr	r3, [sp, #16]
 8005e1c:	1af6      	subs	r6, r6, r3
 8005e1e:	4416      	add	r6, r2
 8005e20:	4b63      	ldr	r3, [pc, #396]	; (8005fb0 <_strtod_l+0x838>)
 8005e22:	3e01      	subs	r6, #1
 8005e24:	429e      	cmp	r6, r3
 8005e26:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005e2a:	f280 80af 	bge.w	8005f8c <_strtod_l+0x814>
 8005e2e:	1b9b      	subs	r3, r3, r6
 8005e30:	2b1f      	cmp	r3, #31
 8005e32:	eba2 0203 	sub.w	r2, r2, r3
 8005e36:	f04f 0101 	mov.w	r1, #1
 8005e3a:	f300 809b 	bgt.w	8005f74 <_strtod_l+0x7fc>
 8005e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e42:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e44:	2300      	movs	r3, #0
 8005e46:	930a      	str	r3, [sp, #40]	; 0x28
 8005e48:	18be      	adds	r6, r7, r2
 8005e4a:	9b04      	ldr	r3, [sp, #16]
 8005e4c:	42b7      	cmp	r7, r6
 8005e4e:	4415      	add	r5, r2
 8005e50:	441d      	add	r5, r3
 8005e52:	463b      	mov	r3, r7
 8005e54:	bfa8      	it	ge
 8005e56:	4633      	movge	r3, r6
 8005e58:	42ab      	cmp	r3, r5
 8005e5a:	bfa8      	it	ge
 8005e5c:	462b      	movge	r3, r5
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	bfc2      	ittt	gt
 8005e62:	1af6      	subgt	r6, r6, r3
 8005e64:	1aed      	subgt	r5, r5, r3
 8005e66:	1aff      	subgt	r7, r7, r3
 8005e68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e6a:	b1bb      	cbz	r3, 8005e9c <_strtod_l+0x724>
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	461a      	mov	r2, r3
 8005e70:	4648      	mov	r0, r9
 8005e72:	f001 fee5 	bl	8007c40 <__pow5mult>
 8005e76:	4680      	mov	r8, r0
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	f43f ae9b 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005e7e:	4601      	mov	r1, r0
 8005e80:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005e82:	4648      	mov	r0, r9
 8005e84:	f001 fe46 	bl	8007b14 <__multiply>
 8005e88:	900c      	str	r0, [sp, #48]	; 0x30
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f43f ae92 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005e90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005e92:	4648      	mov	r0, r9
 8005e94:	f001 fd57 	bl	8007946 <_Bfree>
 8005e98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e9a:	931c      	str	r3, [sp, #112]	; 0x70
 8005e9c:	2e00      	cmp	r6, #0
 8005e9e:	dc7a      	bgt.n	8005f96 <_strtod_l+0x81e>
 8005ea0:	9b06      	ldr	r3, [sp, #24]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	dd08      	ble.n	8005eb8 <_strtod_l+0x740>
 8005ea6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005ea8:	9905      	ldr	r1, [sp, #20]
 8005eaa:	4648      	mov	r0, r9
 8005eac:	f001 fec8 	bl	8007c40 <__pow5mult>
 8005eb0:	9005      	str	r0, [sp, #20]
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	f43f ae7e 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005eb8:	2d00      	cmp	r5, #0
 8005eba:	dd08      	ble.n	8005ece <_strtod_l+0x756>
 8005ebc:	462a      	mov	r2, r5
 8005ebe:	9905      	ldr	r1, [sp, #20]
 8005ec0:	4648      	mov	r0, r9
 8005ec2:	f001 ff0b 	bl	8007cdc <__lshift>
 8005ec6:	9005      	str	r0, [sp, #20]
 8005ec8:	2800      	cmp	r0, #0
 8005eca:	f43f ae73 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005ece:	2f00      	cmp	r7, #0
 8005ed0:	dd08      	ble.n	8005ee4 <_strtod_l+0x76c>
 8005ed2:	4641      	mov	r1, r8
 8005ed4:	463a      	mov	r2, r7
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	f001 ff00 	bl	8007cdc <__lshift>
 8005edc:	4680      	mov	r8, r0
 8005ede:	2800      	cmp	r0, #0
 8005ee0:	f43f ae68 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005ee4:	9a05      	ldr	r2, [sp, #20]
 8005ee6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005ee8:	4648      	mov	r0, r9
 8005eea:	f001 ff65 	bl	8007db8 <__mdiff>
 8005eee:	4604      	mov	r4, r0
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	f43f ae5f 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005ef6:	68c3      	ldr	r3, [r0, #12]
 8005ef8:	930c      	str	r3, [sp, #48]	; 0x30
 8005efa:	2300      	movs	r3, #0
 8005efc:	60c3      	str	r3, [r0, #12]
 8005efe:	4641      	mov	r1, r8
 8005f00:	f001 ff40 	bl	8007d84 <__mcmp>
 8005f04:	2800      	cmp	r0, #0
 8005f06:	da55      	bge.n	8005fb4 <_strtod_l+0x83c>
 8005f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f0a:	b9e3      	cbnz	r3, 8005f46 <_strtod_l+0x7ce>
 8005f0c:	f1ba 0f00 	cmp.w	sl, #0
 8005f10:	d119      	bne.n	8005f46 <_strtod_l+0x7ce>
 8005f12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f16:	b9b3      	cbnz	r3, 8005f46 <_strtod_l+0x7ce>
 8005f18:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005f1c:	0d1b      	lsrs	r3, r3, #20
 8005f1e:	051b      	lsls	r3, r3, #20
 8005f20:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005f24:	d90f      	bls.n	8005f46 <_strtod_l+0x7ce>
 8005f26:	6963      	ldr	r3, [r4, #20]
 8005f28:	b913      	cbnz	r3, 8005f30 <_strtod_l+0x7b8>
 8005f2a:	6923      	ldr	r3, [r4, #16]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	dd0a      	ble.n	8005f46 <_strtod_l+0x7ce>
 8005f30:	4621      	mov	r1, r4
 8005f32:	2201      	movs	r2, #1
 8005f34:	4648      	mov	r0, r9
 8005f36:	f001 fed1 	bl	8007cdc <__lshift>
 8005f3a:	4641      	mov	r1, r8
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	f001 ff21 	bl	8007d84 <__mcmp>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	dc67      	bgt.n	8006016 <_strtod_l+0x89e>
 8005f46:	9b04      	ldr	r3, [sp, #16]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d171      	bne.n	8006030 <_strtod_l+0x8b8>
 8005f4c:	e63d      	b.n	8005bca <_strtod_l+0x452>
 8005f4e:	f018 0f01 	tst.w	r8, #1
 8005f52:	d004      	beq.n	8005f5e <_strtod_l+0x7e6>
 8005f54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f58:	f7fa fb5e 	bl	8000618 <__aeabi_dmul>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005f62:	3508      	adds	r5, #8
 8005f64:	e6e5      	b.n	8005d32 <_strtod_l+0x5ba>
 8005f66:	f04f 32ff 	mov.w	r2, #4294967295
 8005f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6e:	ea03 0a0a 	and.w	sl, r3, sl
 8005f72:	e6ff      	b.n	8005d74 <_strtod_l+0x5fc>
 8005f74:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005f78:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005f7c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005f80:	36e2      	adds	r6, #226	; 0xe2
 8005f82:	fa01 f306 	lsl.w	r3, r1, r6
 8005f86:	930a      	str	r3, [sp, #40]	; 0x28
 8005f88:	910f      	str	r1, [sp, #60]	; 0x3c
 8005f8a:	e75d      	b.n	8005e48 <_strtod_l+0x6d0>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f90:	2301      	movs	r3, #1
 8005f92:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f94:	e758      	b.n	8005e48 <_strtod_l+0x6d0>
 8005f96:	4632      	mov	r2, r6
 8005f98:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005f9a:	4648      	mov	r0, r9
 8005f9c:	f001 fe9e 	bl	8007cdc <__lshift>
 8005fa0:	901c      	str	r0, [sp, #112]	; 0x70
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	f47f af7c 	bne.w	8005ea0 <_strtod_l+0x728>
 8005fa8:	e604      	b.n	8005bb4 <_strtod_l+0x43c>
 8005faa:	bf00      	nop
 8005fac:	080087e8 	.word	0x080087e8
 8005fb0:	fffffc02 	.word	0xfffffc02
 8005fb4:	465d      	mov	r5, fp
 8005fb6:	f040 8086 	bne.w	80060c6 <_strtod_l+0x94e>
 8005fba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005fc0:	b32a      	cbz	r2, 800600e <_strtod_l+0x896>
 8005fc2:	4aaf      	ldr	r2, [pc, #700]	; (8006280 <_strtod_l+0xb08>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d153      	bne.n	8006070 <_strtod_l+0x8f8>
 8005fc8:	9b04      	ldr	r3, [sp, #16]
 8005fca:	4650      	mov	r0, sl
 8005fcc:	b1d3      	cbz	r3, 8006004 <_strtod_l+0x88c>
 8005fce:	4aad      	ldr	r2, [pc, #692]	; (8006284 <_strtod_l+0xb0c>)
 8005fd0:	402a      	ands	r2, r5
 8005fd2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005fd6:	f04f 31ff 	mov.w	r1, #4294967295
 8005fda:	d816      	bhi.n	800600a <_strtod_l+0x892>
 8005fdc:	0d12      	lsrs	r2, r2, #20
 8005fde:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fe6:	4298      	cmp	r0, r3
 8005fe8:	d142      	bne.n	8006070 <_strtod_l+0x8f8>
 8005fea:	4ba7      	ldr	r3, [pc, #668]	; (8006288 <_strtod_l+0xb10>)
 8005fec:	429d      	cmp	r5, r3
 8005fee:	d102      	bne.n	8005ff6 <_strtod_l+0x87e>
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	f43f addf 	beq.w	8005bb4 <_strtod_l+0x43c>
 8005ff6:	4ba3      	ldr	r3, [pc, #652]	; (8006284 <_strtod_l+0xb0c>)
 8005ff8:	402b      	ands	r3, r5
 8005ffa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005ffe:	f04f 0a00 	mov.w	sl, #0
 8006002:	e7a0      	b.n	8005f46 <_strtod_l+0x7ce>
 8006004:	f04f 33ff 	mov.w	r3, #4294967295
 8006008:	e7ed      	b.n	8005fe6 <_strtod_l+0x86e>
 800600a:	460b      	mov	r3, r1
 800600c:	e7eb      	b.n	8005fe6 <_strtod_l+0x86e>
 800600e:	bb7b      	cbnz	r3, 8006070 <_strtod_l+0x8f8>
 8006010:	f1ba 0f00 	cmp.w	sl, #0
 8006014:	d12c      	bne.n	8006070 <_strtod_l+0x8f8>
 8006016:	9904      	ldr	r1, [sp, #16]
 8006018:	4a9a      	ldr	r2, [pc, #616]	; (8006284 <_strtod_l+0xb0c>)
 800601a:	465b      	mov	r3, fp
 800601c:	b1f1      	cbz	r1, 800605c <_strtod_l+0x8e4>
 800601e:	ea02 010b 	and.w	r1, r2, fp
 8006022:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006026:	dc19      	bgt.n	800605c <_strtod_l+0x8e4>
 8006028:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800602c:	f77f ae5b 	ble.w	8005ce6 <_strtod_l+0x56e>
 8006030:	4a96      	ldr	r2, [pc, #600]	; (800628c <_strtod_l+0xb14>)
 8006032:	2300      	movs	r3, #0
 8006034:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006038:	4650      	mov	r0, sl
 800603a:	4659      	mov	r1, fp
 800603c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006040:	f7fa faea 	bl	8000618 <__aeabi_dmul>
 8006044:	4682      	mov	sl, r0
 8006046:	468b      	mov	fp, r1
 8006048:	2900      	cmp	r1, #0
 800604a:	f47f adbe 	bne.w	8005bca <_strtod_l+0x452>
 800604e:	2800      	cmp	r0, #0
 8006050:	f47f adbb 	bne.w	8005bca <_strtod_l+0x452>
 8006054:	2322      	movs	r3, #34	; 0x22
 8006056:	f8c9 3000 	str.w	r3, [r9]
 800605a:	e5b6      	b.n	8005bca <_strtod_l+0x452>
 800605c:	4013      	ands	r3, r2
 800605e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006062:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006066:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800606a:	f04f 3aff 	mov.w	sl, #4294967295
 800606e:	e76a      	b.n	8005f46 <_strtod_l+0x7ce>
 8006070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006072:	b193      	cbz	r3, 800609a <_strtod_l+0x922>
 8006074:	422b      	tst	r3, r5
 8006076:	f43f af66 	beq.w	8005f46 <_strtod_l+0x7ce>
 800607a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800607c:	9a04      	ldr	r2, [sp, #16]
 800607e:	4650      	mov	r0, sl
 8006080:	4659      	mov	r1, fp
 8006082:	b173      	cbz	r3, 80060a2 <_strtod_l+0x92a>
 8006084:	f7ff fb5c 	bl	8005740 <sulp>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006090:	f7fa f90c 	bl	80002ac <__adddf3>
 8006094:	4682      	mov	sl, r0
 8006096:	468b      	mov	fp, r1
 8006098:	e755      	b.n	8005f46 <_strtod_l+0x7ce>
 800609a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800609c:	ea13 0f0a 	tst.w	r3, sl
 80060a0:	e7e9      	b.n	8006076 <_strtod_l+0x8fe>
 80060a2:	f7ff fb4d 	bl	8005740 <sulp>
 80060a6:	4602      	mov	r2, r0
 80060a8:	460b      	mov	r3, r1
 80060aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80060ae:	f7fa f8fb 	bl	80002a8 <__aeabi_dsub>
 80060b2:	2200      	movs	r2, #0
 80060b4:	2300      	movs	r3, #0
 80060b6:	4682      	mov	sl, r0
 80060b8:	468b      	mov	fp, r1
 80060ba:	f7fa fd15 	bl	8000ae8 <__aeabi_dcmpeq>
 80060be:	2800      	cmp	r0, #0
 80060c0:	f47f ae11 	bne.w	8005ce6 <_strtod_l+0x56e>
 80060c4:	e73f      	b.n	8005f46 <_strtod_l+0x7ce>
 80060c6:	4641      	mov	r1, r8
 80060c8:	4620      	mov	r0, r4
 80060ca:	f001 ff98 	bl	8007ffe <__ratio>
 80060ce:	ec57 6b10 	vmov	r6, r7, d0
 80060d2:	2200      	movs	r2, #0
 80060d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060d8:	ee10 0a10 	vmov	r0, s0
 80060dc:	4639      	mov	r1, r7
 80060de:	f7fa fd17 	bl	8000b10 <__aeabi_dcmple>
 80060e2:	2800      	cmp	r0, #0
 80060e4:	d077      	beq.n	80061d6 <_strtod_l+0xa5e>
 80060e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d04a      	beq.n	8006182 <_strtod_l+0xa0a>
 80060ec:	4b68      	ldr	r3, [pc, #416]	; (8006290 <_strtod_l+0xb18>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80060f4:	4f66      	ldr	r7, [pc, #408]	; (8006290 <_strtod_l+0xb18>)
 80060f6:	2600      	movs	r6, #0
 80060f8:	4b62      	ldr	r3, [pc, #392]	; (8006284 <_strtod_l+0xb0c>)
 80060fa:	402b      	ands	r3, r5
 80060fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80060fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006100:	4b64      	ldr	r3, [pc, #400]	; (8006294 <_strtod_l+0xb1c>)
 8006102:	429a      	cmp	r2, r3
 8006104:	f040 80ce 	bne.w	80062a4 <_strtod_l+0xb2c>
 8006108:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800610c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006110:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006114:	ec4b ab10 	vmov	d0, sl, fp
 8006118:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800611c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006120:	f001 fea8 	bl	8007e74 <__ulp>
 8006124:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006128:	ec53 2b10 	vmov	r2, r3, d0
 800612c:	f7fa fa74 	bl	8000618 <__aeabi_dmul>
 8006130:	4652      	mov	r2, sl
 8006132:	465b      	mov	r3, fp
 8006134:	f7fa f8ba 	bl	80002ac <__adddf3>
 8006138:	460b      	mov	r3, r1
 800613a:	4952      	ldr	r1, [pc, #328]	; (8006284 <_strtod_l+0xb0c>)
 800613c:	4a56      	ldr	r2, [pc, #344]	; (8006298 <_strtod_l+0xb20>)
 800613e:	4019      	ands	r1, r3
 8006140:	4291      	cmp	r1, r2
 8006142:	4682      	mov	sl, r0
 8006144:	d95b      	bls.n	80061fe <_strtod_l+0xa86>
 8006146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006148:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800614c:	4293      	cmp	r3, r2
 800614e:	d103      	bne.n	8006158 <_strtod_l+0x9e0>
 8006150:	9b08      	ldr	r3, [sp, #32]
 8006152:	3301      	adds	r3, #1
 8006154:	f43f ad2e 	beq.w	8005bb4 <_strtod_l+0x43c>
 8006158:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006288 <_strtod_l+0xb10>
 800615c:	f04f 3aff 	mov.w	sl, #4294967295
 8006160:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006162:	4648      	mov	r0, r9
 8006164:	f001 fbef 	bl	8007946 <_Bfree>
 8006168:	9905      	ldr	r1, [sp, #20]
 800616a:	4648      	mov	r0, r9
 800616c:	f001 fbeb 	bl	8007946 <_Bfree>
 8006170:	4641      	mov	r1, r8
 8006172:	4648      	mov	r0, r9
 8006174:	f001 fbe7 	bl	8007946 <_Bfree>
 8006178:	4621      	mov	r1, r4
 800617a:	4648      	mov	r0, r9
 800617c:	f001 fbe3 	bl	8007946 <_Bfree>
 8006180:	e619      	b.n	8005db6 <_strtod_l+0x63e>
 8006182:	f1ba 0f00 	cmp.w	sl, #0
 8006186:	d11a      	bne.n	80061be <_strtod_l+0xa46>
 8006188:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800618c:	b9eb      	cbnz	r3, 80061ca <_strtod_l+0xa52>
 800618e:	2200      	movs	r2, #0
 8006190:	4b3f      	ldr	r3, [pc, #252]	; (8006290 <_strtod_l+0xb18>)
 8006192:	4630      	mov	r0, r6
 8006194:	4639      	mov	r1, r7
 8006196:	f7fa fcb1 	bl	8000afc <__aeabi_dcmplt>
 800619a:	b9c8      	cbnz	r0, 80061d0 <_strtod_l+0xa58>
 800619c:	4630      	mov	r0, r6
 800619e:	4639      	mov	r1, r7
 80061a0:	2200      	movs	r2, #0
 80061a2:	4b3e      	ldr	r3, [pc, #248]	; (800629c <_strtod_l+0xb24>)
 80061a4:	f7fa fa38 	bl	8000618 <__aeabi_dmul>
 80061a8:	4606      	mov	r6, r0
 80061aa:	460f      	mov	r7, r1
 80061ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80061b0:	9618      	str	r6, [sp, #96]	; 0x60
 80061b2:	9319      	str	r3, [sp, #100]	; 0x64
 80061b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80061b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80061bc:	e79c      	b.n	80060f8 <_strtod_l+0x980>
 80061be:	f1ba 0f01 	cmp.w	sl, #1
 80061c2:	d102      	bne.n	80061ca <_strtod_l+0xa52>
 80061c4:	2d00      	cmp	r5, #0
 80061c6:	f43f ad8e 	beq.w	8005ce6 <_strtod_l+0x56e>
 80061ca:	2200      	movs	r2, #0
 80061cc:	4b34      	ldr	r3, [pc, #208]	; (80062a0 <_strtod_l+0xb28>)
 80061ce:	e78f      	b.n	80060f0 <_strtod_l+0x978>
 80061d0:	2600      	movs	r6, #0
 80061d2:	4f32      	ldr	r7, [pc, #200]	; (800629c <_strtod_l+0xb24>)
 80061d4:	e7ea      	b.n	80061ac <_strtod_l+0xa34>
 80061d6:	4b31      	ldr	r3, [pc, #196]	; (800629c <_strtod_l+0xb24>)
 80061d8:	4630      	mov	r0, r6
 80061da:	4639      	mov	r1, r7
 80061dc:	2200      	movs	r2, #0
 80061de:	f7fa fa1b 	bl	8000618 <__aeabi_dmul>
 80061e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061e4:	4606      	mov	r6, r0
 80061e6:	460f      	mov	r7, r1
 80061e8:	b933      	cbnz	r3, 80061f8 <_strtod_l+0xa80>
 80061ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061ee:	9010      	str	r0, [sp, #64]	; 0x40
 80061f0:	9311      	str	r3, [sp, #68]	; 0x44
 80061f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80061f6:	e7df      	b.n	80061b8 <_strtod_l+0xa40>
 80061f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80061fc:	e7f9      	b.n	80061f2 <_strtod_l+0xa7a>
 80061fe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006202:	9b04      	ldr	r3, [sp, #16]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d1ab      	bne.n	8006160 <_strtod_l+0x9e8>
 8006208:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800620c:	0d1b      	lsrs	r3, r3, #20
 800620e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006210:	051b      	lsls	r3, r3, #20
 8006212:	429a      	cmp	r2, r3
 8006214:	465d      	mov	r5, fp
 8006216:	d1a3      	bne.n	8006160 <_strtod_l+0x9e8>
 8006218:	4639      	mov	r1, r7
 800621a:	4630      	mov	r0, r6
 800621c:	f7fa fcac 	bl	8000b78 <__aeabi_d2iz>
 8006220:	f7fa f990 	bl	8000544 <__aeabi_i2d>
 8006224:	460b      	mov	r3, r1
 8006226:	4602      	mov	r2, r0
 8006228:	4639      	mov	r1, r7
 800622a:	4630      	mov	r0, r6
 800622c:	f7fa f83c 	bl	80002a8 <__aeabi_dsub>
 8006230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006232:	4606      	mov	r6, r0
 8006234:	460f      	mov	r7, r1
 8006236:	b933      	cbnz	r3, 8006246 <_strtod_l+0xace>
 8006238:	f1ba 0f00 	cmp.w	sl, #0
 800623c:	d103      	bne.n	8006246 <_strtod_l+0xace>
 800623e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006242:	2d00      	cmp	r5, #0
 8006244:	d06d      	beq.n	8006322 <_strtod_l+0xbaa>
 8006246:	a30a      	add	r3, pc, #40	; (adr r3, 8006270 <_strtod_l+0xaf8>)
 8006248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624c:	4630      	mov	r0, r6
 800624e:	4639      	mov	r1, r7
 8006250:	f7fa fc54 	bl	8000afc <__aeabi_dcmplt>
 8006254:	2800      	cmp	r0, #0
 8006256:	f47f acb8 	bne.w	8005bca <_strtod_l+0x452>
 800625a:	a307      	add	r3, pc, #28	; (adr r3, 8006278 <_strtod_l+0xb00>)
 800625c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006260:	4630      	mov	r0, r6
 8006262:	4639      	mov	r1, r7
 8006264:	f7fa fc68 	bl	8000b38 <__aeabi_dcmpgt>
 8006268:	2800      	cmp	r0, #0
 800626a:	f43f af79 	beq.w	8006160 <_strtod_l+0x9e8>
 800626e:	e4ac      	b.n	8005bca <_strtod_l+0x452>
 8006270:	94a03595 	.word	0x94a03595
 8006274:	3fdfffff 	.word	0x3fdfffff
 8006278:	35afe535 	.word	0x35afe535
 800627c:	3fe00000 	.word	0x3fe00000
 8006280:	000fffff 	.word	0x000fffff
 8006284:	7ff00000 	.word	0x7ff00000
 8006288:	7fefffff 	.word	0x7fefffff
 800628c:	39500000 	.word	0x39500000
 8006290:	3ff00000 	.word	0x3ff00000
 8006294:	7fe00000 	.word	0x7fe00000
 8006298:	7c9fffff 	.word	0x7c9fffff
 800629c:	3fe00000 	.word	0x3fe00000
 80062a0:	bff00000 	.word	0xbff00000
 80062a4:	9b04      	ldr	r3, [sp, #16]
 80062a6:	b333      	cbz	r3, 80062f6 <_strtod_l+0xb7e>
 80062a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80062ae:	d822      	bhi.n	80062f6 <_strtod_l+0xb7e>
 80062b0:	a327      	add	r3, pc, #156	; (adr r3, 8006350 <_strtod_l+0xbd8>)
 80062b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b6:	4630      	mov	r0, r6
 80062b8:	4639      	mov	r1, r7
 80062ba:	f7fa fc29 	bl	8000b10 <__aeabi_dcmple>
 80062be:	b1a0      	cbz	r0, 80062ea <_strtod_l+0xb72>
 80062c0:	4639      	mov	r1, r7
 80062c2:	4630      	mov	r0, r6
 80062c4:	f7fa fc80 	bl	8000bc8 <__aeabi_d2uiz>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	bf08      	it	eq
 80062cc:	2001      	moveq	r0, #1
 80062ce:	f7fa f929 	bl	8000524 <__aeabi_ui2d>
 80062d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062d4:	4606      	mov	r6, r0
 80062d6:	460f      	mov	r7, r1
 80062d8:	bb03      	cbnz	r3, 800631c <_strtod_l+0xba4>
 80062da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80062de:	9012      	str	r0, [sp, #72]	; 0x48
 80062e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80062e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80062e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80062ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062ee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80062f2:	1a9b      	subs	r3, r3, r2
 80062f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80062f6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80062fa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80062fe:	f001 fdb9 	bl	8007e74 <__ulp>
 8006302:	4650      	mov	r0, sl
 8006304:	ec53 2b10 	vmov	r2, r3, d0
 8006308:	4659      	mov	r1, fp
 800630a:	f7fa f985 	bl	8000618 <__aeabi_dmul>
 800630e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006312:	f7f9 ffcb 	bl	80002ac <__adddf3>
 8006316:	4682      	mov	sl, r0
 8006318:	468b      	mov	fp, r1
 800631a:	e772      	b.n	8006202 <_strtod_l+0xa8a>
 800631c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006320:	e7df      	b.n	80062e2 <_strtod_l+0xb6a>
 8006322:	a30d      	add	r3, pc, #52	; (adr r3, 8006358 <_strtod_l+0xbe0>)
 8006324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006328:	f7fa fbe8 	bl	8000afc <__aeabi_dcmplt>
 800632c:	e79c      	b.n	8006268 <_strtod_l+0xaf0>
 800632e:	2300      	movs	r3, #0
 8006330:	930d      	str	r3, [sp, #52]	; 0x34
 8006332:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006334:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	f7ff ba61 	b.w	80057fe <_strtod_l+0x86>
 800633c:	2b65      	cmp	r3, #101	; 0x65
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	f43f ab4e 	beq.w	80059e2 <_strtod_l+0x26a>
 8006346:	2101      	movs	r1, #1
 8006348:	4614      	mov	r4, r2
 800634a:	9104      	str	r1, [sp, #16]
 800634c:	f7ff bacb 	b.w	80058e6 <_strtod_l+0x16e>
 8006350:	ffc00000 	.word	0xffc00000
 8006354:	41dfffff 	.word	0x41dfffff
 8006358:	94a03595 	.word	0x94a03595
 800635c:	3fcfffff 	.word	0x3fcfffff

08006360 <_strtod_r>:
 8006360:	4b05      	ldr	r3, [pc, #20]	; (8006378 <_strtod_r+0x18>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	b410      	push	{r4}
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	4c04      	ldr	r4, [pc, #16]	; (800637c <_strtod_r+0x1c>)
 800636a:	2b00      	cmp	r3, #0
 800636c:	bf08      	it	eq
 800636e:	4623      	moveq	r3, r4
 8006370:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006374:	f7ff ba00 	b.w	8005778 <_strtod_l>
 8006378:	2000002c 	.word	0x2000002c
 800637c:	20000090 	.word	0x20000090

08006380 <strtod>:
 8006380:	4b07      	ldr	r3, [pc, #28]	; (80063a0 <strtod+0x20>)
 8006382:	4a08      	ldr	r2, [pc, #32]	; (80063a4 <strtod+0x24>)
 8006384:	b410      	push	{r4}
 8006386:	681c      	ldr	r4, [r3, #0]
 8006388:	6a23      	ldr	r3, [r4, #32]
 800638a:	2b00      	cmp	r3, #0
 800638c:	bf08      	it	eq
 800638e:	4613      	moveq	r3, r2
 8006390:	460a      	mov	r2, r1
 8006392:	4601      	mov	r1, r0
 8006394:	4620      	mov	r0, r4
 8006396:	f85d 4b04 	ldr.w	r4, [sp], #4
 800639a:	f7ff b9ed 	b.w	8005778 <_strtod_l>
 800639e:	bf00      	nop
 80063a0:	2000002c 	.word	0x2000002c
 80063a4:	20000090 	.word	0x20000090

080063a8 <strtok>:
 80063a8:	4b13      	ldr	r3, [pc, #76]	; (80063f8 <strtok+0x50>)
 80063aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063ae:	681d      	ldr	r5, [r3, #0]
 80063b0:	6dac      	ldr	r4, [r5, #88]	; 0x58
 80063b2:	4606      	mov	r6, r0
 80063b4:	460f      	mov	r7, r1
 80063b6:	b9b4      	cbnz	r4, 80063e6 <strtok+0x3e>
 80063b8:	2050      	movs	r0, #80	; 0x50
 80063ba:	f001 fa6b 	bl	8007894 <malloc>
 80063be:	65a8      	str	r0, [r5, #88]	; 0x58
 80063c0:	e9c0 4400 	strd	r4, r4, [r0]
 80063c4:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80063c8:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80063cc:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80063d0:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80063d4:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80063d8:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80063dc:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80063e0:	6184      	str	r4, [r0, #24]
 80063e2:	7704      	strb	r4, [r0, #28]
 80063e4:	6244      	str	r4, [r0, #36]	; 0x24
 80063e6:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80063e8:	4639      	mov	r1, r7
 80063ea:	4630      	mov	r0, r6
 80063ec:	2301      	movs	r3, #1
 80063ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063f2:	f000 b803 	b.w	80063fc <__strtok_r>
 80063f6:	bf00      	nop
 80063f8:	2000002c 	.word	0x2000002c

080063fc <__strtok_r>:
 80063fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063fe:	b918      	cbnz	r0, 8006408 <__strtok_r+0xc>
 8006400:	6810      	ldr	r0, [r2, #0]
 8006402:	b908      	cbnz	r0, 8006408 <__strtok_r+0xc>
 8006404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006406:	4620      	mov	r0, r4
 8006408:	4604      	mov	r4, r0
 800640a:	460f      	mov	r7, r1
 800640c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006410:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006414:	b91e      	cbnz	r6, 800641e <__strtok_r+0x22>
 8006416:	b96d      	cbnz	r5, 8006434 <__strtok_r+0x38>
 8006418:	6015      	str	r5, [r2, #0]
 800641a:	4628      	mov	r0, r5
 800641c:	e7f2      	b.n	8006404 <__strtok_r+0x8>
 800641e:	42b5      	cmp	r5, r6
 8006420:	d1f6      	bne.n	8006410 <__strtok_r+0x14>
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1ef      	bne.n	8006406 <__strtok_r+0xa>
 8006426:	6014      	str	r4, [r2, #0]
 8006428:	7003      	strb	r3, [r0, #0]
 800642a:	e7eb      	b.n	8006404 <__strtok_r+0x8>
 800642c:	462b      	mov	r3, r5
 800642e:	e00d      	b.n	800644c <__strtok_r+0x50>
 8006430:	b926      	cbnz	r6, 800643c <__strtok_r+0x40>
 8006432:	461c      	mov	r4, r3
 8006434:	4623      	mov	r3, r4
 8006436:	460f      	mov	r7, r1
 8006438:	f813 5b01 	ldrb.w	r5, [r3], #1
 800643c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006440:	42b5      	cmp	r5, r6
 8006442:	d1f5      	bne.n	8006430 <__strtok_r+0x34>
 8006444:	2d00      	cmp	r5, #0
 8006446:	d0f1      	beq.n	800642c <__strtok_r+0x30>
 8006448:	2100      	movs	r1, #0
 800644a:	7021      	strb	r1, [r4, #0]
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	e7d9      	b.n	8006404 <__strtok_r+0x8>

08006450 <_strtol_l.isra.0>:
 8006450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006454:	4680      	mov	r8, r0
 8006456:	4689      	mov	r9, r1
 8006458:	4692      	mov	sl, r2
 800645a:	461e      	mov	r6, r3
 800645c:	460f      	mov	r7, r1
 800645e:	463d      	mov	r5, r7
 8006460:	9808      	ldr	r0, [sp, #32]
 8006462:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006466:	f001 fa01 	bl	800786c <__locale_ctype_ptr_l>
 800646a:	4420      	add	r0, r4
 800646c:	7843      	ldrb	r3, [r0, #1]
 800646e:	f013 0308 	ands.w	r3, r3, #8
 8006472:	d132      	bne.n	80064da <_strtol_l.isra.0+0x8a>
 8006474:	2c2d      	cmp	r4, #45	; 0x2d
 8006476:	d132      	bne.n	80064de <_strtol_l.isra.0+0x8e>
 8006478:	787c      	ldrb	r4, [r7, #1]
 800647a:	1cbd      	adds	r5, r7, #2
 800647c:	2201      	movs	r2, #1
 800647e:	2e00      	cmp	r6, #0
 8006480:	d05d      	beq.n	800653e <_strtol_l.isra.0+0xee>
 8006482:	2e10      	cmp	r6, #16
 8006484:	d109      	bne.n	800649a <_strtol_l.isra.0+0x4a>
 8006486:	2c30      	cmp	r4, #48	; 0x30
 8006488:	d107      	bne.n	800649a <_strtol_l.isra.0+0x4a>
 800648a:	782b      	ldrb	r3, [r5, #0]
 800648c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006490:	2b58      	cmp	r3, #88	; 0x58
 8006492:	d14f      	bne.n	8006534 <_strtol_l.isra.0+0xe4>
 8006494:	786c      	ldrb	r4, [r5, #1]
 8006496:	2610      	movs	r6, #16
 8006498:	3502      	adds	r5, #2
 800649a:	2a00      	cmp	r2, #0
 800649c:	bf14      	ite	ne
 800649e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80064a2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80064a6:	2700      	movs	r7, #0
 80064a8:	fbb1 fcf6 	udiv	ip, r1, r6
 80064ac:	4638      	mov	r0, r7
 80064ae:	fb06 1e1c 	mls	lr, r6, ip, r1
 80064b2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80064b6:	2b09      	cmp	r3, #9
 80064b8:	d817      	bhi.n	80064ea <_strtol_l.isra.0+0x9a>
 80064ba:	461c      	mov	r4, r3
 80064bc:	42a6      	cmp	r6, r4
 80064be:	dd23      	ble.n	8006508 <_strtol_l.isra.0+0xb8>
 80064c0:	1c7b      	adds	r3, r7, #1
 80064c2:	d007      	beq.n	80064d4 <_strtol_l.isra.0+0x84>
 80064c4:	4584      	cmp	ip, r0
 80064c6:	d31c      	bcc.n	8006502 <_strtol_l.isra.0+0xb2>
 80064c8:	d101      	bne.n	80064ce <_strtol_l.isra.0+0x7e>
 80064ca:	45a6      	cmp	lr, r4
 80064cc:	db19      	blt.n	8006502 <_strtol_l.isra.0+0xb2>
 80064ce:	fb00 4006 	mla	r0, r0, r6, r4
 80064d2:	2701      	movs	r7, #1
 80064d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064d8:	e7eb      	b.n	80064b2 <_strtol_l.isra.0+0x62>
 80064da:	462f      	mov	r7, r5
 80064dc:	e7bf      	b.n	800645e <_strtol_l.isra.0+0xe>
 80064de:	2c2b      	cmp	r4, #43	; 0x2b
 80064e0:	bf04      	itt	eq
 80064e2:	1cbd      	addeq	r5, r7, #2
 80064e4:	787c      	ldrbeq	r4, [r7, #1]
 80064e6:	461a      	mov	r2, r3
 80064e8:	e7c9      	b.n	800647e <_strtol_l.isra.0+0x2e>
 80064ea:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80064ee:	2b19      	cmp	r3, #25
 80064f0:	d801      	bhi.n	80064f6 <_strtol_l.isra.0+0xa6>
 80064f2:	3c37      	subs	r4, #55	; 0x37
 80064f4:	e7e2      	b.n	80064bc <_strtol_l.isra.0+0x6c>
 80064f6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80064fa:	2b19      	cmp	r3, #25
 80064fc:	d804      	bhi.n	8006508 <_strtol_l.isra.0+0xb8>
 80064fe:	3c57      	subs	r4, #87	; 0x57
 8006500:	e7dc      	b.n	80064bc <_strtol_l.isra.0+0x6c>
 8006502:	f04f 37ff 	mov.w	r7, #4294967295
 8006506:	e7e5      	b.n	80064d4 <_strtol_l.isra.0+0x84>
 8006508:	1c7b      	adds	r3, r7, #1
 800650a:	d108      	bne.n	800651e <_strtol_l.isra.0+0xce>
 800650c:	2322      	movs	r3, #34	; 0x22
 800650e:	f8c8 3000 	str.w	r3, [r8]
 8006512:	4608      	mov	r0, r1
 8006514:	f1ba 0f00 	cmp.w	sl, #0
 8006518:	d107      	bne.n	800652a <_strtol_l.isra.0+0xda>
 800651a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651e:	b102      	cbz	r2, 8006522 <_strtol_l.isra.0+0xd2>
 8006520:	4240      	negs	r0, r0
 8006522:	f1ba 0f00 	cmp.w	sl, #0
 8006526:	d0f8      	beq.n	800651a <_strtol_l.isra.0+0xca>
 8006528:	b10f      	cbz	r7, 800652e <_strtol_l.isra.0+0xde>
 800652a:	f105 39ff 	add.w	r9, r5, #4294967295
 800652e:	f8ca 9000 	str.w	r9, [sl]
 8006532:	e7f2      	b.n	800651a <_strtol_l.isra.0+0xca>
 8006534:	2430      	movs	r4, #48	; 0x30
 8006536:	2e00      	cmp	r6, #0
 8006538:	d1af      	bne.n	800649a <_strtol_l.isra.0+0x4a>
 800653a:	2608      	movs	r6, #8
 800653c:	e7ad      	b.n	800649a <_strtol_l.isra.0+0x4a>
 800653e:	2c30      	cmp	r4, #48	; 0x30
 8006540:	d0a3      	beq.n	800648a <_strtol_l.isra.0+0x3a>
 8006542:	260a      	movs	r6, #10
 8006544:	e7a9      	b.n	800649a <_strtol_l.isra.0+0x4a>
	...

08006548 <_strtol_r>:
 8006548:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800654a:	4c06      	ldr	r4, [pc, #24]	; (8006564 <_strtol_r+0x1c>)
 800654c:	4d06      	ldr	r5, [pc, #24]	; (8006568 <_strtol_r+0x20>)
 800654e:	6824      	ldr	r4, [r4, #0]
 8006550:	6a24      	ldr	r4, [r4, #32]
 8006552:	2c00      	cmp	r4, #0
 8006554:	bf08      	it	eq
 8006556:	462c      	moveq	r4, r5
 8006558:	9400      	str	r4, [sp, #0]
 800655a:	f7ff ff79 	bl	8006450 <_strtol_l.isra.0>
 800655e:	b003      	add	sp, #12
 8006560:	bd30      	pop	{r4, r5, pc}
 8006562:	bf00      	nop
 8006564:	2000002c 	.word	0x2000002c
 8006568:	20000090 	.word	0x20000090

0800656c <strtol>:
 800656c:	4b08      	ldr	r3, [pc, #32]	; (8006590 <strtol+0x24>)
 800656e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006570:	681c      	ldr	r4, [r3, #0]
 8006572:	4d08      	ldr	r5, [pc, #32]	; (8006594 <strtol+0x28>)
 8006574:	6a23      	ldr	r3, [r4, #32]
 8006576:	2b00      	cmp	r3, #0
 8006578:	bf08      	it	eq
 800657a:	462b      	moveq	r3, r5
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	4613      	mov	r3, r2
 8006580:	460a      	mov	r2, r1
 8006582:	4601      	mov	r1, r0
 8006584:	4620      	mov	r0, r4
 8006586:	f7ff ff63 	bl	8006450 <_strtol_l.isra.0>
 800658a:	b003      	add	sp, #12
 800658c:	bd30      	pop	{r4, r5, pc}
 800658e:	bf00      	nop
 8006590:	2000002c 	.word	0x2000002c
 8006594:	20000090 	.word	0x20000090

08006598 <quorem>:
 8006598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800659c:	6903      	ldr	r3, [r0, #16]
 800659e:	690c      	ldr	r4, [r1, #16]
 80065a0:	42a3      	cmp	r3, r4
 80065a2:	4680      	mov	r8, r0
 80065a4:	f2c0 8082 	blt.w	80066ac <quorem+0x114>
 80065a8:	3c01      	subs	r4, #1
 80065aa:	f101 0714 	add.w	r7, r1, #20
 80065ae:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80065b2:	f100 0614 	add.w	r6, r0, #20
 80065b6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80065ba:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80065be:	eb06 030c 	add.w	r3, r6, ip
 80065c2:	3501      	adds	r5, #1
 80065c4:	eb07 090c 	add.w	r9, r7, ip
 80065c8:	9301      	str	r3, [sp, #4]
 80065ca:	fbb0 f5f5 	udiv	r5, r0, r5
 80065ce:	b395      	cbz	r5, 8006636 <quorem+0x9e>
 80065d0:	f04f 0a00 	mov.w	sl, #0
 80065d4:	4638      	mov	r0, r7
 80065d6:	46b6      	mov	lr, r6
 80065d8:	46d3      	mov	fp, sl
 80065da:	f850 2b04 	ldr.w	r2, [r0], #4
 80065de:	b293      	uxth	r3, r2
 80065e0:	fb05 a303 	mla	r3, r5, r3, sl
 80065e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	ebab 0303 	sub.w	r3, fp, r3
 80065ee:	0c12      	lsrs	r2, r2, #16
 80065f0:	f8de b000 	ldr.w	fp, [lr]
 80065f4:	fb05 a202 	mla	r2, r5, r2, sl
 80065f8:	fa13 f38b 	uxtah	r3, r3, fp
 80065fc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006600:	fa1f fb82 	uxth.w	fp, r2
 8006604:	f8de 2000 	ldr.w	r2, [lr]
 8006608:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800660c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006610:	b29b      	uxth	r3, r3
 8006612:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006616:	4581      	cmp	r9, r0
 8006618:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800661c:	f84e 3b04 	str.w	r3, [lr], #4
 8006620:	d2db      	bcs.n	80065da <quorem+0x42>
 8006622:	f856 300c 	ldr.w	r3, [r6, ip]
 8006626:	b933      	cbnz	r3, 8006636 <quorem+0x9e>
 8006628:	9b01      	ldr	r3, [sp, #4]
 800662a:	3b04      	subs	r3, #4
 800662c:	429e      	cmp	r6, r3
 800662e:	461a      	mov	r2, r3
 8006630:	d330      	bcc.n	8006694 <quorem+0xfc>
 8006632:	f8c8 4010 	str.w	r4, [r8, #16]
 8006636:	4640      	mov	r0, r8
 8006638:	f001 fba4 	bl	8007d84 <__mcmp>
 800663c:	2800      	cmp	r0, #0
 800663e:	db25      	blt.n	800668c <quorem+0xf4>
 8006640:	3501      	adds	r5, #1
 8006642:	4630      	mov	r0, r6
 8006644:	f04f 0c00 	mov.w	ip, #0
 8006648:	f857 2b04 	ldr.w	r2, [r7], #4
 800664c:	f8d0 e000 	ldr.w	lr, [r0]
 8006650:	b293      	uxth	r3, r2
 8006652:	ebac 0303 	sub.w	r3, ip, r3
 8006656:	0c12      	lsrs	r2, r2, #16
 8006658:	fa13 f38e 	uxtah	r3, r3, lr
 800665c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006660:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006664:	b29b      	uxth	r3, r3
 8006666:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800666a:	45b9      	cmp	r9, r7
 800666c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006670:	f840 3b04 	str.w	r3, [r0], #4
 8006674:	d2e8      	bcs.n	8006648 <quorem+0xb0>
 8006676:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800667a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800667e:	b92a      	cbnz	r2, 800668c <quorem+0xf4>
 8006680:	3b04      	subs	r3, #4
 8006682:	429e      	cmp	r6, r3
 8006684:	461a      	mov	r2, r3
 8006686:	d30b      	bcc.n	80066a0 <quorem+0x108>
 8006688:	f8c8 4010 	str.w	r4, [r8, #16]
 800668c:	4628      	mov	r0, r5
 800668e:	b003      	add	sp, #12
 8006690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006694:	6812      	ldr	r2, [r2, #0]
 8006696:	3b04      	subs	r3, #4
 8006698:	2a00      	cmp	r2, #0
 800669a:	d1ca      	bne.n	8006632 <quorem+0x9a>
 800669c:	3c01      	subs	r4, #1
 800669e:	e7c5      	b.n	800662c <quorem+0x94>
 80066a0:	6812      	ldr	r2, [r2, #0]
 80066a2:	3b04      	subs	r3, #4
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	d1ef      	bne.n	8006688 <quorem+0xf0>
 80066a8:	3c01      	subs	r4, #1
 80066aa:	e7ea      	b.n	8006682 <quorem+0xea>
 80066ac:	2000      	movs	r0, #0
 80066ae:	e7ee      	b.n	800668e <quorem+0xf6>

080066b0 <_dtoa_r>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	ec57 6b10 	vmov	r6, r7, d0
 80066b8:	b097      	sub	sp, #92	; 0x5c
 80066ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80066bc:	9106      	str	r1, [sp, #24]
 80066be:	4604      	mov	r4, r0
 80066c0:	920b      	str	r2, [sp, #44]	; 0x2c
 80066c2:	9312      	str	r3, [sp, #72]	; 0x48
 80066c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80066c8:	e9cd 6700 	strd	r6, r7, [sp]
 80066cc:	b93d      	cbnz	r5, 80066de <_dtoa_r+0x2e>
 80066ce:	2010      	movs	r0, #16
 80066d0:	f001 f8e0 	bl	8007894 <malloc>
 80066d4:	6260      	str	r0, [r4, #36]	; 0x24
 80066d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80066da:	6005      	str	r5, [r0, #0]
 80066dc:	60c5      	str	r5, [r0, #12]
 80066de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066e0:	6819      	ldr	r1, [r3, #0]
 80066e2:	b151      	cbz	r1, 80066fa <_dtoa_r+0x4a>
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	604a      	str	r2, [r1, #4]
 80066e8:	2301      	movs	r3, #1
 80066ea:	4093      	lsls	r3, r2
 80066ec:	608b      	str	r3, [r1, #8]
 80066ee:	4620      	mov	r0, r4
 80066f0:	f001 f929 	bl	8007946 <_Bfree>
 80066f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066f6:	2200      	movs	r2, #0
 80066f8:	601a      	str	r2, [r3, #0]
 80066fa:	1e3b      	subs	r3, r7, #0
 80066fc:	bfbb      	ittet	lt
 80066fe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006702:	9301      	strlt	r3, [sp, #4]
 8006704:	2300      	movge	r3, #0
 8006706:	2201      	movlt	r2, #1
 8006708:	bfac      	ite	ge
 800670a:	f8c8 3000 	strge.w	r3, [r8]
 800670e:	f8c8 2000 	strlt.w	r2, [r8]
 8006712:	4baf      	ldr	r3, [pc, #700]	; (80069d0 <_dtoa_r+0x320>)
 8006714:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006718:	ea33 0308 	bics.w	r3, r3, r8
 800671c:	d114      	bne.n	8006748 <_dtoa_r+0x98>
 800671e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006720:	f242 730f 	movw	r3, #9999	; 0x270f
 8006724:	6013      	str	r3, [r2, #0]
 8006726:	9b00      	ldr	r3, [sp, #0]
 8006728:	b923      	cbnz	r3, 8006734 <_dtoa_r+0x84>
 800672a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800672e:	2800      	cmp	r0, #0
 8006730:	f000 8542 	beq.w	80071b8 <_dtoa_r+0xb08>
 8006734:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006736:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80069e4 <_dtoa_r+0x334>
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 8544 	beq.w	80071c8 <_dtoa_r+0xb18>
 8006740:	f10b 0303 	add.w	r3, fp, #3
 8006744:	f000 bd3e 	b.w	80071c4 <_dtoa_r+0xb14>
 8006748:	e9dd 6700 	ldrd	r6, r7, [sp]
 800674c:	2200      	movs	r2, #0
 800674e:	2300      	movs	r3, #0
 8006750:	4630      	mov	r0, r6
 8006752:	4639      	mov	r1, r7
 8006754:	f7fa f9c8 	bl	8000ae8 <__aeabi_dcmpeq>
 8006758:	4681      	mov	r9, r0
 800675a:	b168      	cbz	r0, 8006778 <_dtoa_r+0xc8>
 800675c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800675e:	2301      	movs	r3, #1
 8006760:	6013      	str	r3, [r2, #0]
 8006762:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006764:	2b00      	cmp	r3, #0
 8006766:	f000 8524 	beq.w	80071b2 <_dtoa_r+0xb02>
 800676a:	4b9a      	ldr	r3, [pc, #616]	; (80069d4 <_dtoa_r+0x324>)
 800676c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800676e:	f103 3bff 	add.w	fp, r3, #4294967295
 8006772:	6013      	str	r3, [r2, #0]
 8006774:	f000 bd28 	b.w	80071c8 <_dtoa_r+0xb18>
 8006778:	aa14      	add	r2, sp, #80	; 0x50
 800677a:	a915      	add	r1, sp, #84	; 0x54
 800677c:	ec47 6b10 	vmov	d0, r6, r7
 8006780:	4620      	mov	r0, r4
 8006782:	f001 fbed 	bl	8007f60 <__d2b>
 8006786:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800678a:	9004      	str	r0, [sp, #16]
 800678c:	2d00      	cmp	r5, #0
 800678e:	d07c      	beq.n	800688a <_dtoa_r+0x1da>
 8006790:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006794:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006798:	46b2      	mov	sl, r6
 800679a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800679e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80067a2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80067a6:	2200      	movs	r2, #0
 80067a8:	4b8b      	ldr	r3, [pc, #556]	; (80069d8 <_dtoa_r+0x328>)
 80067aa:	4650      	mov	r0, sl
 80067ac:	4659      	mov	r1, fp
 80067ae:	f7f9 fd7b 	bl	80002a8 <__aeabi_dsub>
 80067b2:	a381      	add	r3, pc, #516	; (adr r3, 80069b8 <_dtoa_r+0x308>)
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	f7f9 ff2e 	bl	8000618 <__aeabi_dmul>
 80067bc:	a380      	add	r3, pc, #512	; (adr r3, 80069c0 <_dtoa_r+0x310>)
 80067be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c2:	f7f9 fd73 	bl	80002ac <__adddf3>
 80067c6:	4606      	mov	r6, r0
 80067c8:	4628      	mov	r0, r5
 80067ca:	460f      	mov	r7, r1
 80067cc:	f7f9 feba 	bl	8000544 <__aeabi_i2d>
 80067d0:	a37d      	add	r3, pc, #500	; (adr r3, 80069c8 <_dtoa_r+0x318>)
 80067d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d6:	f7f9 ff1f 	bl	8000618 <__aeabi_dmul>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4630      	mov	r0, r6
 80067e0:	4639      	mov	r1, r7
 80067e2:	f7f9 fd63 	bl	80002ac <__adddf3>
 80067e6:	4606      	mov	r6, r0
 80067e8:	460f      	mov	r7, r1
 80067ea:	f7fa f9c5 	bl	8000b78 <__aeabi_d2iz>
 80067ee:	2200      	movs	r2, #0
 80067f0:	4682      	mov	sl, r0
 80067f2:	2300      	movs	r3, #0
 80067f4:	4630      	mov	r0, r6
 80067f6:	4639      	mov	r1, r7
 80067f8:	f7fa f980 	bl	8000afc <__aeabi_dcmplt>
 80067fc:	b148      	cbz	r0, 8006812 <_dtoa_r+0x162>
 80067fe:	4650      	mov	r0, sl
 8006800:	f7f9 fea0 	bl	8000544 <__aeabi_i2d>
 8006804:	4632      	mov	r2, r6
 8006806:	463b      	mov	r3, r7
 8006808:	f7fa f96e 	bl	8000ae8 <__aeabi_dcmpeq>
 800680c:	b908      	cbnz	r0, 8006812 <_dtoa_r+0x162>
 800680e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006812:	f1ba 0f16 	cmp.w	sl, #22
 8006816:	d859      	bhi.n	80068cc <_dtoa_r+0x21c>
 8006818:	4970      	ldr	r1, [pc, #448]	; (80069dc <_dtoa_r+0x32c>)
 800681a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800681e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006822:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006826:	f7fa f987 	bl	8000b38 <__aeabi_dcmpgt>
 800682a:	2800      	cmp	r0, #0
 800682c:	d050      	beq.n	80068d0 <_dtoa_r+0x220>
 800682e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006832:	2300      	movs	r3, #0
 8006834:	930f      	str	r3, [sp, #60]	; 0x3c
 8006836:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006838:	1b5d      	subs	r5, r3, r5
 800683a:	f1b5 0801 	subs.w	r8, r5, #1
 800683e:	bf49      	itett	mi
 8006840:	f1c5 0301 	rsbmi	r3, r5, #1
 8006844:	2300      	movpl	r3, #0
 8006846:	9305      	strmi	r3, [sp, #20]
 8006848:	f04f 0800 	movmi.w	r8, #0
 800684c:	bf58      	it	pl
 800684e:	9305      	strpl	r3, [sp, #20]
 8006850:	f1ba 0f00 	cmp.w	sl, #0
 8006854:	db3e      	blt.n	80068d4 <_dtoa_r+0x224>
 8006856:	2300      	movs	r3, #0
 8006858:	44d0      	add	r8, sl
 800685a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800685e:	9307      	str	r3, [sp, #28]
 8006860:	9b06      	ldr	r3, [sp, #24]
 8006862:	2b09      	cmp	r3, #9
 8006864:	f200 8090 	bhi.w	8006988 <_dtoa_r+0x2d8>
 8006868:	2b05      	cmp	r3, #5
 800686a:	bfc4      	itt	gt
 800686c:	3b04      	subgt	r3, #4
 800686e:	9306      	strgt	r3, [sp, #24]
 8006870:	9b06      	ldr	r3, [sp, #24]
 8006872:	f1a3 0302 	sub.w	r3, r3, #2
 8006876:	bfcc      	ite	gt
 8006878:	2500      	movgt	r5, #0
 800687a:	2501      	movle	r5, #1
 800687c:	2b03      	cmp	r3, #3
 800687e:	f200 808f 	bhi.w	80069a0 <_dtoa_r+0x2f0>
 8006882:	e8df f003 	tbb	[pc, r3]
 8006886:	7f7d      	.short	0x7f7d
 8006888:	7131      	.short	0x7131
 800688a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800688e:	441d      	add	r5, r3
 8006890:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006894:	2820      	cmp	r0, #32
 8006896:	dd13      	ble.n	80068c0 <_dtoa_r+0x210>
 8006898:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800689c:	9b00      	ldr	r3, [sp, #0]
 800689e:	fa08 f800 	lsl.w	r8, r8, r0
 80068a2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80068a6:	fa23 f000 	lsr.w	r0, r3, r0
 80068aa:	ea48 0000 	orr.w	r0, r8, r0
 80068ae:	f7f9 fe39 	bl	8000524 <__aeabi_ui2d>
 80068b2:	2301      	movs	r3, #1
 80068b4:	4682      	mov	sl, r0
 80068b6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80068ba:	3d01      	subs	r5, #1
 80068bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80068be:	e772      	b.n	80067a6 <_dtoa_r+0xf6>
 80068c0:	9b00      	ldr	r3, [sp, #0]
 80068c2:	f1c0 0020 	rsb	r0, r0, #32
 80068c6:	fa03 f000 	lsl.w	r0, r3, r0
 80068ca:	e7f0      	b.n	80068ae <_dtoa_r+0x1fe>
 80068cc:	2301      	movs	r3, #1
 80068ce:	e7b1      	b.n	8006834 <_dtoa_r+0x184>
 80068d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80068d2:	e7b0      	b.n	8006836 <_dtoa_r+0x186>
 80068d4:	9b05      	ldr	r3, [sp, #20]
 80068d6:	eba3 030a 	sub.w	r3, r3, sl
 80068da:	9305      	str	r3, [sp, #20]
 80068dc:	f1ca 0300 	rsb	r3, sl, #0
 80068e0:	9307      	str	r3, [sp, #28]
 80068e2:	2300      	movs	r3, #0
 80068e4:	930e      	str	r3, [sp, #56]	; 0x38
 80068e6:	e7bb      	b.n	8006860 <_dtoa_r+0x1b0>
 80068e8:	2301      	movs	r3, #1
 80068ea:	930a      	str	r3, [sp, #40]	; 0x28
 80068ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	dd59      	ble.n	80069a6 <_dtoa_r+0x2f6>
 80068f2:	9302      	str	r3, [sp, #8]
 80068f4:	4699      	mov	r9, r3
 80068f6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80068f8:	2200      	movs	r2, #0
 80068fa:	6072      	str	r2, [r6, #4]
 80068fc:	2204      	movs	r2, #4
 80068fe:	f102 0014 	add.w	r0, r2, #20
 8006902:	4298      	cmp	r0, r3
 8006904:	6871      	ldr	r1, [r6, #4]
 8006906:	d953      	bls.n	80069b0 <_dtoa_r+0x300>
 8006908:	4620      	mov	r0, r4
 800690a:	f000 ffe8 	bl	80078de <_Balloc>
 800690e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006910:	6030      	str	r0, [r6, #0]
 8006912:	f1b9 0f0e 	cmp.w	r9, #14
 8006916:	f8d3 b000 	ldr.w	fp, [r3]
 800691a:	f200 80e6 	bhi.w	8006aea <_dtoa_r+0x43a>
 800691e:	2d00      	cmp	r5, #0
 8006920:	f000 80e3 	beq.w	8006aea <_dtoa_r+0x43a>
 8006924:	ed9d 7b00 	vldr	d7, [sp]
 8006928:	f1ba 0f00 	cmp.w	sl, #0
 800692c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006930:	dd74      	ble.n	8006a1c <_dtoa_r+0x36c>
 8006932:	4a2a      	ldr	r2, [pc, #168]	; (80069dc <_dtoa_r+0x32c>)
 8006934:	f00a 030f 	and.w	r3, sl, #15
 8006938:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800693c:	ed93 7b00 	vldr	d7, [r3]
 8006940:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006944:	06f0      	lsls	r0, r6, #27
 8006946:	ed8d 7b08 	vstr	d7, [sp, #32]
 800694a:	d565      	bpl.n	8006a18 <_dtoa_r+0x368>
 800694c:	4b24      	ldr	r3, [pc, #144]	; (80069e0 <_dtoa_r+0x330>)
 800694e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006952:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006956:	f7f9 ff89 	bl	800086c <__aeabi_ddiv>
 800695a:	e9cd 0100 	strd	r0, r1, [sp]
 800695e:	f006 060f 	and.w	r6, r6, #15
 8006962:	2503      	movs	r5, #3
 8006964:	4f1e      	ldr	r7, [pc, #120]	; (80069e0 <_dtoa_r+0x330>)
 8006966:	e04c      	b.n	8006a02 <_dtoa_r+0x352>
 8006968:	2301      	movs	r3, #1
 800696a:	930a      	str	r3, [sp, #40]	; 0x28
 800696c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800696e:	4453      	add	r3, sl
 8006970:	f103 0901 	add.w	r9, r3, #1
 8006974:	9302      	str	r3, [sp, #8]
 8006976:	464b      	mov	r3, r9
 8006978:	2b01      	cmp	r3, #1
 800697a:	bfb8      	it	lt
 800697c:	2301      	movlt	r3, #1
 800697e:	e7ba      	b.n	80068f6 <_dtoa_r+0x246>
 8006980:	2300      	movs	r3, #0
 8006982:	e7b2      	b.n	80068ea <_dtoa_r+0x23a>
 8006984:	2300      	movs	r3, #0
 8006986:	e7f0      	b.n	800696a <_dtoa_r+0x2ba>
 8006988:	2501      	movs	r5, #1
 800698a:	2300      	movs	r3, #0
 800698c:	9306      	str	r3, [sp, #24]
 800698e:	950a      	str	r5, [sp, #40]	; 0x28
 8006990:	f04f 33ff 	mov.w	r3, #4294967295
 8006994:	9302      	str	r3, [sp, #8]
 8006996:	4699      	mov	r9, r3
 8006998:	2200      	movs	r2, #0
 800699a:	2312      	movs	r3, #18
 800699c:	920b      	str	r2, [sp, #44]	; 0x2c
 800699e:	e7aa      	b.n	80068f6 <_dtoa_r+0x246>
 80069a0:	2301      	movs	r3, #1
 80069a2:	930a      	str	r3, [sp, #40]	; 0x28
 80069a4:	e7f4      	b.n	8006990 <_dtoa_r+0x2e0>
 80069a6:	2301      	movs	r3, #1
 80069a8:	9302      	str	r3, [sp, #8]
 80069aa:	4699      	mov	r9, r3
 80069ac:	461a      	mov	r2, r3
 80069ae:	e7f5      	b.n	800699c <_dtoa_r+0x2ec>
 80069b0:	3101      	adds	r1, #1
 80069b2:	6071      	str	r1, [r6, #4]
 80069b4:	0052      	lsls	r2, r2, #1
 80069b6:	e7a2      	b.n	80068fe <_dtoa_r+0x24e>
 80069b8:	636f4361 	.word	0x636f4361
 80069bc:	3fd287a7 	.word	0x3fd287a7
 80069c0:	8b60c8b3 	.word	0x8b60c8b3
 80069c4:	3fc68a28 	.word	0x3fc68a28
 80069c8:	509f79fb 	.word	0x509f79fb
 80069cc:	3fd34413 	.word	0x3fd34413
 80069d0:	7ff00000 	.word	0x7ff00000
 80069d4:	08008795 	.word	0x08008795
 80069d8:	3ff80000 	.word	0x3ff80000
 80069dc:	08008850 	.word	0x08008850
 80069e0:	08008828 	.word	0x08008828
 80069e4:	08008819 	.word	0x08008819
 80069e8:	07f1      	lsls	r1, r6, #31
 80069ea:	d508      	bpl.n	80069fe <_dtoa_r+0x34e>
 80069ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069f4:	f7f9 fe10 	bl	8000618 <__aeabi_dmul>
 80069f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069fc:	3501      	adds	r5, #1
 80069fe:	1076      	asrs	r6, r6, #1
 8006a00:	3708      	adds	r7, #8
 8006a02:	2e00      	cmp	r6, #0
 8006a04:	d1f0      	bne.n	80069e8 <_dtoa_r+0x338>
 8006a06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a0e:	f7f9 ff2d 	bl	800086c <__aeabi_ddiv>
 8006a12:	e9cd 0100 	strd	r0, r1, [sp]
 8006a16:	e01a      	b.n	8006a4e <_dtoa_r+0x39e>
 8006a18:	2502      	movs	r5, #2
 8006a1a:	e7a3      	b.n	8006964 <_dtoa_r+0x2b4>
 8006a1c:	f000 80a0 	beq.w	8006b60 <_dtoa_r+0x4b0>
 8006a20:	f1ca 0600 	rsb	r6, sl, #0
 8006a24:	4b9f      	ldr	r3, [pc, #636]	; (8006ca4 <_dtoa_r+0x5f4>)
 8006a26:	4fa0      	ldr	r7, [pc, #640]	; (8006ca8 <_dtoa_r+0x5f8>)
 8006a28:	f006 020f 	and.w	r2, r6, #15
 8006a2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a38:	f7f9 fdee 	bl	8000618 <__aeabi_dmul>
 8006a3c:	e9cd 0100 	strd	r0, r1, [sp]
 8006a40:	1136      	asrs	r6, r6, #4
 8006a42:	2300      	movs	r3, #0
 8006a44:	2502      	movs	r5, #2
 8006a46:	2e00      	cmp	r6, #0
 8006a48:	d17f      	bne.n	8006b4a <_dtoa_r+0x49a>
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e1      	bne.n	8006a12 <_dtoa_r+0x362>
 8006a4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8087 	beq.w	8006b64 <_dtoa_r+0x4b4>
 8006a56:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	4b93      	ldr	r3, [pc, #588]	; (8006cac <_dtoa_r+0x5fc>)
 8006a5e:	4630      	mov	r0, r6
 8006a60:	4639      	mov	r1, r7
 8006a62:	f7fa f84b 	bl	8000afc <__aeabi_dcmplt>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	d07c      	beq.n	8006b64 <_dtoa_r+0x4b4>
 8006a6a:	f1b9 0f00 	cmp.w	r9, #0
 8006a6e:	d079      	beq.n	8006b64 <_dtoa_r+0x4b4>
 8006a70:	9b02      	ldr	r3, [sp, #8]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	dd35      	ble.n	8006ae2 <_dtoa_r+0x432>
 8006a76:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006a7a:	9308      	str	r3, [sp, #32]
 8006a7c:	4639      	mov	r1, r7
 8006a7e:	2200      	movs	r2, #0
 8006a80:	4b8b      	ldr	r3, [pc, #556]	; (8006cb0 <_dtoa_r+0x600>)
 8006a82:	4630      	mov	r0, r6
 8006a84:	f7f9 fdc8 	bl	8000618 <__aeabi_dmul>
 8006a88:	e9cd 0100 	strd	r0, r1, [sp]
 8006a8c:	9f02      	ldr	r7, [sp, #8]
 8006a8e:	3501      	adds	r5, #1
 8006a90:	4628      	mov	r0, r5
 8006a92:	f7f9 fd57 	bl	8000544 <__aeabi_i2d>
 8006a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a9a:	f7f9 fdbd 	bl	8000618 <__aeabi_dmul>
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	4b84      	ldr	r3, [pc, #528]	; (8006cb4 <_dtoa_r+0x604>)
 8006aa2:	f7f9 fc03 	bl	80002ac <__adddf3>
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006aac:	2f00      	cmp	r7, #0
 8006aae:	d15d      	bne.n	8006b6c <_dtoa_r+0x4bc>
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	4b81      	ldr	r3, [pc, #516]	; (8006cb8 <_dtoa_r+0x608>)
 8006ab4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ab8:	f7f9 fbf6 	bl	80002a8 <__aeabi_dsub>
 8006abc:	462a      	mov	r2, r5
 8006abe:	4633      	mov	r3, r6
 8006ac0:	e9cd 0100 	strd	r0, r1, [sp]
 8006ac4:	f7fa f838 	bl	8000b38 <__aeabi_dcmpgt>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	f040 8288 	bne.w	8006fde <_dtoa_r+0x92e>
 8006ace:	462a      	mov	r2, r5
 8006ad0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006ad4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ad8:	f7fa f810 	bl	8000afc <__aeabi_dcmplt>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	f040 827c 	bne.w	8006fda <_dtoa_r+0x92a>
 8006ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ae6:	e9cd 2300 	strd	r2, r3, [sp]
 8006aea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f2c0 8150 	blt.w	8006d92 <_dtoa_r+0x6e2>
 8006af2:	f1ba 0f0e 	cmp.w	sl, #14
 8006af6:	f300 814c 	bgt.w	8006d92 <_dtoa_r+0x6e2>
 8006afa:	4b6a      	ldr	r3, [pc, #424]	; (8006ca4 <_dtoa_r+0x5f4>)
 8006afc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b00:	ed93 7b00 	vldr	d7, [r3]
 8006b04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b0c:	f280 80d8 	bge.w	8006cc0 <_dtoa_r+0x610>
 8006b10:	f1b9 0f00 	cmp.w	r9, #0
 8006b14:	f300 80d4 	bgt.w	8006cc0 <_dtoa_r+0x610>
 8006b18:	f040 825e 	bne.w	8006fd8 <_dtoa_r+0x928>
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	4b66      	ldr	r3, [pc, #408]	; (8006cb8 <_dtoa_r+0x608>)
 8006b20:	ec51 0b17 	vmov	r0, r1, d7
 8006b24:	f7f9 fd78 	bl	8000618 <__aeabi_dmul>
 8006b28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b2c:	f7f9 fffa 	bl	8000b24 <__aeabi_dcmpge>
 8006b30:	464f      	mov	r7, r9
 8006b32:	464e      	mov	r6, r9
 8006b34:	2800      	cmp	r0, #0
 8006b36:	f040 8234 	bne.w	8006fa2 <_dtoa_r+0x8f2>
 8006b3a:	2331      	movs	r3, #49	; 0x31
 8006b3c:	f10b 0501 	add.w	r5, fp, #1
 8006b40:	f88b 3000 	strb.w	r3, [fp]
 8006b44:	f10a 0a01 	add.w	sl, sl, #1
 8006b48:	e22f      	b.n	8006faa <_dtoa_r+0x8fa>
 8006b4a:	07f2      	lsls	r2, r6, #31
 8006b4c:	d505      	bpl.n	8006b5a <_dtoa_r+0x4aa>
 8006b4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b52:	f7f9 fd61 	bl	8000618 <__aeabi_dmul>
 8006b56:	3501      	adds	r5, #1
 8006b58:	2301      	movs	r3, #1
 8006b5a:	1076      	asrs	r6, r6, #1
 8006b5c:	3708      	adds	r7, #8
 8006b5e:	e772      	b.n	8006a46 <_dtoa_r+0x396>
 8006b60:	2502      	movs	r5, #2
 8006b62:	e774      	b.n	8006a4e <_dtoa_r+0x39e>
 8006b64:	f8cd a020 	str.w	sl, [sp, #32]
 8006b68:	464f      	mov	r7, r9
 8006b6a:	e791      	b.n	8006a90 <_dtoa_r+0x3e0>
 8006b6c:	4b4d      	ldr	r3, [pc, #308]	; (8006ca4 <_dtoa_r+0x5f4>)
 8006b6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b72:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d047      	beq.n	8006c0c <_dtoa_r+0x55c>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	2000      	movs	r0, #0
 8006b82:	494e      	ldr	r1, [pc, #312]	; (8006cbc <_dtoa_r+0x60c>)
 8006b84:	f7f9 fe72 	bl	800086c <__aeabi_ddiv>
 8006b88:	462a      	mov	r2, r5
 8006b8a:	4633      	mov	r3, r6
 8006b8c:	f7f9 fb8c 	bl	80002a8 <__aeabi_dsub>
 8006b90:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006b94:	465d      	mov	r5, fp
 8006b96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b9a:	f7f9 ffed 	bl	8000b78 <__aeabi_d2iz>
 8006b9e:	4606      	mov	r6, r0
 8006ba0:	f7f9 fcd0 	bl	8000544 <__aeabi_i2d>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bac:	f7f9 fb7c 	bl	80002a8 <__aeabi_dsub>
 8006bb0:	3630      	adds	r6, #48	; 0x30
 8006bb2:	f805 6b01 	strb.w	r6, [r5], #1
 8006bb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006bba:	e9cd 0100 	strd	r0, r1, [sp]
 8006bbe:	f7f9 ff9d 	bl	8000afc <__aeabi_dcmplt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d163      	bne.n	8006c8e <_dtoa_r+0x5de>
 8006bc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bca:	2000      	movs	r0, #0
 8006bcc:	4937      	ldr	r1, [pc, #220]	; (8006cac <_dtoa_r+0x5fc>)
 8006bce:	f7f9 fb6b 	bl	80002a8 <__aeabi_dsub>
 8006bd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006bd6:	f7f9 ff91 	bl	8000afc <__aeabi_dcmplt>
 8006bda:	2800      	cmp	r0, #0
 8006bdc:	f040 80b7 	bne.w	8006d4e <_dtoa_r+0x69e>
 8006be0:	eba5 030b 	sub.w	r3, r5, fp
 8006be4:	429f      	cmp	r7, r3
 8006be6:	f77f af7c 	ble.w	8006ae2 <_dtoa_r+0x432>
 8006bea:	2200      	movs	r2, #0
 8006bec:	4b30      	ldr	r3, [pc, #192]	; (8006cb0 <_dtoa_r+0x600>)
 8006bee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bf2:	f7f9 fd11 	bl	8000618 <__aeabi_dmul>
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006bfc:	4b2c      	ldr	r3, [pc, #176]	; (8006cb0 <_dtoa_r+0x600>)
 8006bfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c02:	f7f9 fd09 	bl	8000618 <__aeabi_dmul>
 8006c06:	e9cd 0100 	strd	r0, r1, [sp]
 8006c0a:	e7c4      	b.n	8006b96 <_dtoa_r+0x4e6>
 8006c0c:	462a      	mov	r2, r5
 8006c0e:	4633      	mov	r3, r6
 8006c10:	f7f9 fd02 	bl	8000618 <__aeabi_dmul>
 8006c14:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006c18:	eb0b 0507 	add.w	r5, fp, r7
 8006c1c:	465e      	mov	r6, fp
 8006c1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c22:	f7f9 ffa9 	bl	8000b78 <__aeabi_d2iz>
 8006c26:	4607      	mov	r7, r0
 8006c28:	f7f9 fc8c 	bl	8000544 <__aeabi_i2d>
 8006c2c:	3730      	adds	r7, #48	; 0x30
 8006c2e:	4602      	mov	r2, r0
 8006c30:	460b      	mov	r3, r1
 8006c32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c36:	f7f9 fb37 	bl	80002a8 <__aeabi_dsub>
 8006c3a:	f806 7b01 	strb.w	r7, [r6], #1
 8006c3e:	42ae      	cmp	r6, r5
 8006c40:	e9cd 0100 	strd	r0, r1, [sp]
 8006c44:	f04f 0200 	mov.w	r2, #0
 8006c48:	d126      	bne.n	8006c98 <_dtoa_r+0x5e8>
 8006c4a:	4b1c      	ldr	r3, [pc, #112]	; (8006cbc <_dtoa_r+0x60c>)
 8006c4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c50:	f7f9 fb2c 	bl	80002ac <__adddf3>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c5c:	f7f9 ff6c 	bl	8000b38 <__aeabi_dcmpgt>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d174      	bne.n	8006d4e <_dtoa_r+0x69e>
 8006c64:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c68:	2000      	movs	r0, #0
 8006c6a:	4914      	ldr	r1, [pc, #80]	; (8006cbc <_dtoa_r+0x60c>)
 8006c6c:	f7f9 fb1c 	bl	80002a8 <__aeabi_dsub>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c78:	f7f9 ff40 	bl	8000afc <__aeabi_dcmplt>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	f43f af30 	beq.w	8006ae2 <_dtoa_r+0x432>
 8006c82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c86:	2b30      	cmp	r3, #48	; 0x30
 8006c88:	f105 32ff 	add.w	r2, r5, #4294967295
 8006c8c:	d002      	beq.n	8006c94 <_dtoa_r+0x5e4>
 8006c8e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006c92:	e04a      	b.n	8006d2a <_dtoa_r+0x67a>
 8006c94:	4615      	mov	r5, r2
 8006c96:	e7f4      	b.n	8006c82 <_dtoa_r+0x5d2>
 8006c98:	4b05      	ldr	r3, [pc, #20]	; (8006cb0 <_dtoa_r+0x600>)
 8006c9a:	f7f9 fcbd 	bl	8000618 <__aeabi_dmul>
 8006c9e:	e9cd 0100 	strd	r0, r1, [sp]
 8006ca2:	e7bc      	b.n	8006c1e <_dtoa_r+0x56e>
 8006ca4:	08008850 	.word	0x08008850
 8006ca8:	08008828 	.word	0x08008828
 8006cac:	3ff00000 	.word	0x3ff00000
 8006cb0:	40240000 	.word	0x40240000
 8006cb4:	401c0000 	.word	0x401c0000
 8006cb8:	40140000 	.word	0x40140000
 8006cbc:	3fe00000 	.word	0x3fe00000
 8006cc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006cc4:	465d      	mov	r5, fp
 8006cc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cca:	4630      	mov	r0, r6
 8006ccc:	4639      	mov	r1, r7
 8006cce:	f7f9 fdcd 	bl	800086c <__aeabi_ddiv>
 8006cd2:	f7f9 ff51 	bl	8000b78 <__aeabi_d2iz>
 8006cd6:	4680      	mov	r8, r0
 8006cd8:	f7f9 fc34 	bl	8000544 <__aeabi_i2d>
 8006cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ce0:	f7f9 fc9a 	bl	8000618 <__aeabi_dmul>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	4630      	mov	r0, r6
 8006cea:	4639      	mov	r1, r7
 8006cec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006cf0:	f7f9 fada 	bl	80002a8 <__aeabi_dsub>
 8006cf4:	f805 6b01 	strb.w	r6, [r5], #1
 8006cf8:	eba5 060b 	sub.w	r6, r5, fp
 8006cfc:	45b1      	cmp	r9, r6
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	d139      	bne.n	8006d78 <_dtoa_r+0x6c8>
 8006d04:	f7f9 fad2 	bl	80002ac <__adddf3>
 8006d08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d0c:	4606      	mov	r6, r0
 8006d0e:	460f      	mov	r7, r1
 8006d10:	f7f9 ff12 	bl	8000b38 <__aeabi_dcmpgt>
 8006d14:	b9c8      	cbnz	r0, 8006d4a <_dtoa_r+0x69a>
 8006d16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	f7f9 fee3 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d22:	b110      	cbz	r0, 8006d2a <_dtoa_r+0x67a>
 8006d24:	f018 0f01 	tst.w	r8, #1
 8006d28:	d10f      	bne.n	8006d4a <_dtoa_r+0x69a>
 8006d2a:	9904      	ldr	r1, [sp, #16]
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	f000 fe0a 	bl	8007946 <_Bfree>
 8006d32:	2300      	movs	r3, #0
 8006d34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d36:	702b      	strb	r3, [r5, #0]
 8006d38:	f10a 0301 	add.w	r3, sl, #1
 8006d3c:	6013      	str	r3, [r2, #0]
 8006d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 8241 	beq.w	80071c8 <_dtoa_r+0xb18>
 8006d46:	601d      	str	r5, [r3, #0]
 8006d48:	e23e      	b.n	80071c8 <_dtoa_r+0xb18>
 8006d4a:	f8cd a020 	str.w	sl, [sp, #32]
 8006d4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d52:	2a39      	cmp	r2, #57	; 0x39
 8006d54:	f105 33ff 	add.w	r3, r5, #4294967295
 8006d58:	d108      	bne.n	8006d6c <_dtoa_r+0x6bc>
 8006d5a:	459b      	cmp	fp, r3
 8006d5c:	d10a      	bne.n	8006d74 <_dtoa_r+0x6c4>
 8006d5e:	9b08      	ldr	r3, [sp, #32]
 8006d60:	3301      	adds	r3, #1
 8006d62:	9308      	str	r3, [sp, #32]
 8006d64:	2330      	movs	r3, #48	; 0x30
 8006d66:	f88b 3000 	strb.w	r3, [fp]
 8006d6a:	465b      	mov	r3, fp
 8006d6c:	781a      	ldrb	r2, [r3, #0]
 8006d6e:	3201      	adds	r2, #1
 8006d70:	701a      	strb	r2, [r3, #0]
 8006d72:	e78c      	b.n	8006c8e <_dtoa_r+0x5de>
 8006d74:	461d      	mov	r5, r3
 8006d76:	e7ea      	b.n	8006d4e <_dtoa_r+0x69e>
 8006d78:	2200      	movs	r2, #0
 8006d7a:	4b9b      	ldr	r3, [pc, #620]	; (8006fe8 <_dtoa_r+0x938>)
 8006d7c:	f7f9 fc4c 	bl	8000618 <__aeabi_dmul>
 8006d80:	2200      	movs	r2, #0
 8006d82:	2300      	movs	r3, #0
 8006d84:	4606      	mov	r6, r0
 8006d86:	460f      	mov	r7, r1
 8006d88:	f7f9 feae 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	d09a      	beq.n	8006cc6 <_dtoa_r+0x616>
 8006d90:	e7cb      	b.n	8006d2a <_dtoa_r+0x67a>
 8006d92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d94:	2a00      	cmp	r2, #0
 8006d96:	f000 808b 	beq.w	8006eb0 <_dtoa_r+0x800>
 8006d9a:	9a06      	ldr	r2, [sp, #24]
 8006d9c:	2a01      	cmp	r2, #1
 8006d9e:	dc6e      	bgt.n	8006e7e <_dtoa_r+0x7ce>
 8006da0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006da2:	2a00      	cmp	r2, #0
 8006da4:	d067      	beq.n	8006e76 <_dtoa_r+0x7c6>
 8006da6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006daa:	9f07      	ldr	r7, [sp, #28]
 8006dac:	9d05      	ldr	r5, [sp, #20]
 8006dae:	9a05      	ldr	r2, [sp, #20]
 8006db0:	2101      	movs	r1, #1
 8006db2:	441a      	add	r2, r3
 8006db4:	4620      	mov	r0, r4
 8006db6:	9205      	str	r2, [sp, #20]
 8006db8:	4498      	add	r8, r3
 8006dba:	f000 fea2 	bl	8007b02 <__i2b>
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	2d00      	cmp	r5, #0
 8006dc2:	dd0c      	ble.n	8006dde <_dtoa_r+0x72e>
 8006dc4:	f1b8 0f00 	cmp.w	r8, #0
 8006dc8:	dd09      	ble.n	8006dde <_dtoa_r+0x72e>
 8006dca:	4545      	cmp	r5, r8
 8006dcc:	9a05      	ldr	r2, [sp, #20]
 8006dce:	462b      	mov	r3, r5
 8006dd0:	bfa8      	it	ge
 8006dd2:	4643      	movge	r3, r8
 8006dd4:	1ad2      	subs	r2, r2, r3
 8006dd6:	9205      	str	r2, [sp, #20]
 8006dd8:	1aed      	subs	r5, r5, r3
 8006dda:	eba8 0803 	sub.w	r8, r8, r3
 8006dde:	9b07      	ldr	r3, [sp, #28]
 8006de0:	b1eb      	cbz	r3, 8006e1e <_dtoa_r+0x76e>
 8006de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d067      	beq.n	8006eb8 <_dtoa_r+0x808>
 8006de8:	b18f      	cbz	r7, 8006e0e <_dtoa_r+0x75e>
 8006dea:	4631      	mov	r1, r6
 8006dec:	463a      	mov	r2, r7
 8006dee:	4620      	mov	r0, r4
 8006df0:	f000 ff26 	bl	8007c40 <__pow5mult>
 8006df4:	9a04      	ldr	r2, [sp, #16]
 8006df6:	4601      	mov	r1, r0
 8006df8:	4606      	mov	r6, r0
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f000 fe8a 	bl	8007b14 <__multiply>
 8006e00:	9904      	ldr	r1, [sp, #16]
 8006e02:	9008      	str	r0, [sp, #32]
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 fd9e 	bl	8007946 <_Bfree>
 8006e0a:	9b08      	ldr	r3, [sp, #32]
 8006e0c:	9304      	str	r3, [sp, #16]
 8006e0e:	9b07      	ldr	r3, [sp, #28]
 8006e10:	1bda      	subs	r2, r3, r7
 8006e12:	d004      	beq.n	8006e1e <_dtoa_r+0x76e>
 8006e14:	9904      	ldr	r1, [sp, #16]
 8006e16:	4620      	mov	r0, r4
 8006e18:	f000 ff12 	bl	8007c40 <__pow5mult>
 8006e1c:	9004      	str	r0, [sp, #16]
 8006e1e:	2101      	movs	r1, #1
 8006e20:	4620      	mov	r0, r4
 8006e22:	f000 fe6e 	bl	8007b02 <__i2b>
 8006e26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e28:	4607      	mov	r7, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f000 81d0 	beq.w	80071d0 <_dtoa_r+0xb20>
 8006e30:	461a      	mov	r2, r3
 8006e32:	4601      	mov	r1, r0
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 ff03 	bl	8007c40 <__pow5mult>
 8006e3a:	9b06      	ldr	r3, [sp, #24]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	4607      	mov	r7, r0
 8006e40:	dc40      	bgt.n	8006ec4 <_dtoa_r+0x814>
 8006e42:	9b00      	ldr	r3, [sp, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d139      	bne.n	8006ebc <_dtoa_r+0x80c>
 8006e48:	9b01      	ldr	r3, [sp, #4]
 8006e4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d136      	bne.n	8006ec0 <_dtoa_r+0x810>
 8006e52:	9b01      	ldr	r3, [sp, #4]
 8006e54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e58:	0d1b      	lsrs	r3, r3, #20
 8006e5a:	051b      	lsls	r3, r3, #20
 8006e5c:	b12b      	cbz	r3, 8006e6a <_dtoa_r+0x7ba>
 8006e5e:	9b05      	ldr	r3, [sp, #20]
 8006e60:	3301      	adds	r3, #1
 8006e62:	9305      	str	r3, [sp, #20]
 8006e64:	f108 0801 	add.w	r8, r8, #1
 8006e68:	2301      	movs	r3, #1
 8006e6a:	9307      	str	r3, [sp, #28]
 8006e6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d12a      	bne.n	8006ec8 <_dtoa_r+0x818>
 8006e72:	2001      	movs	r0, #1
 8006e74:	e030      	b.n	8006ed8 <_dtoa_r+0x828>
 8006e76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e78:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e7c:	e795      	b.n	8006daa <_dtoa_r+0x6fa>
 8006e7e:	9b07      	ldr	r3, [sp, #28]
 8006e80:	f109 37ff 	add.w	r7, r9, #4294967295
 8006e84:	42bb      	cmp	r3, r7
 8006e86:	bfbf      	itttt	lt
 8006e88:	9b07      	ldrlt	r3, [sp, #28]
 8006e8a:	9707      	strlt	r7, [sp, #28]
 8006e8c:	1afa      	sublt	r2, r7, r3
 8006e8e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006e90:	bfbb      	ittet	lt
 8006e92:	189b      	addlt	r3, r3, r2
 8006e94:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006e96:	1bdf      	subge	r7, r3, r7
 8006e98:	2700      	movlt	r7, #0
 8006e9a:	f1b9 0f00 	cmp.w	r9, #0
 8006e9e:	bfb5      	itete	lt
 8006ea0:	9b05      	ldrlt	r3, [sp, #20]
 8006ea2:	9d05      	ldrge	r5, [sp, #20]
 8006ea4:	eba3 0509 	sublt.w	r5, r3, r9
 8006ea8:	464b      	movge	r3, r9
 8006eaa:	bfb8      	it	lt
 8006eac:	2300      	movlt	r3, #0
 8006eae:	e77e      	b.n	8006dae <_dtoa_r+0x6fe>
 8006eb0:	9f07      	ldr	r7, [sp, #28]
 8006eb2:	9d05      	ldr	r5, [sp, #20]
 8006eb4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006eb6:	e783      	b.n	8006dc0 <_dtoa_r+0x710>
 8006eb8:	9a07      	ldr	r2, [sp, #28]
 8006eba:	e7ab      	b.n	8006e14 <_dtoa_r+0x764>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	e7d4      	b.n	8006e6a <_dtoa_r+0x7ba>
 8006ec0:	9b00      	ldr	r3, [sp, #0]
 8006ec2:	e7d2      	b.n	8006e6a <_dtoa_r+0x7ba>
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	9307      	str	r3, [sp, #28]
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006ece:	6918      	ldr	r0, [r3, #16]
 8006ed0:	f000 fdc9 	bl	8007a66 <__hi0bits>
 8006ed4:	f1c0 0020 	rsb	r0, r0, #32
 8006ed8:	4440      	add	r0, r8
 8006eda:	f010 001f 	ands.w	r0, r0, #31
 8006ede:	d047      	beq.n	8006f70 <_dtoa_r+0x8c0>
 8006ee0:	f1c0 0320 	rsb	r3, r0, #32
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	dd3b      	ble.n	8006f60 <_dtoa_r+0x8b0>
 8006ee8:	9b05      	ldr	r3, [sp, #20]
 8006eea:	f1c0 001c 	rsb	r0, r0, #28
 8006eee:	4403      	add	r3, r0
 8006ef0:	9305      	str	r3, [sp, #20]
 8006ef2:	4405      	add	r5, r0
 8006ef4:	4480      	add	r8, r0
 8006ef6:	9b05      	ldr	r3, [sp, #20]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	dd05      	ble.n	8006f08 <_dtoa_r+0x858>
 8006efc:	461a      	mov	r2, r3
 8006efe:	9904      	ldr	r1, [sp, #16]
 8006f00:	4620      	mov	r0, r4
 8006f02:	f000 feeb 	bl	8007cdc <__lshift>
 8006f06:	9004      	str	r0, [sp, #16]
 8006f08:	f1b8 0f00 	cmp.w	r8, #0
 8006f0c:	dd05      	ble.n	8006f1a <_dtoa_r+0x86a>
 8006f0e:	4639      	mov	r1, r7
 8006f10:	4642      	mov	r2, r8
 8006f12:	4620      	mov	r0, r4
 8006f14:	f000 fee2 	bl	8007cdc <__lshift>
 8006f18:	4607      	mov	r7, r0
 8006f1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f1c:	b353      	cbz	r3, 8006f74 <_dtoa_r+0x8c4>
 8006f1e:	4639      	mov	r1, r7
 8006f20:	9804      	ldr	r0, [sp, #16]
 8006f22:	f000 ff2f 	bl	8007d84 <__mcmp>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	da24      	bge.n	8006f74 <_dtoa_r+0x8c4>
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	220a      	movs	r2, #10
 8006f2e:	9904      	ldr	r1, [sp, #16]
 8006f30:	4620      	mov	r0, r4
 8006f32:	f000 fd1f 	bl	8007974 <__multadd>
 8006f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f38:	9004      	str	r0, [sp, #16]
 8006f3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 814d 	beq.w	80071de <_dtoa_r+0xb2e>
 8006f44:	2300      	movs	r3, #0
 8006f46:	4631      	mov	r1, r6
 8006f48:	220a      	movs	r2, #10
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	f000 fd12 	bl	8007974 <__multadd>
 8006f50:	9b02      	ldr	r3, [sp, #8]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	4606      	mov	r6, r0
 8006f56:	dc4f      	bgt.n	8006ff8 <_dtoa_r+0x948>
 8006f58:	9b06      	ldr	r3, [sp, #24]
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	dd4c      	ble.n	8006ff8 <_dtoa_r+0x948>
 8006f5e:	e011      	b.n	8006f84 <_dtoa_r+0x8d4>
 8006f60:	d0c9      	beq.n	8006ef6 <_dtoa_r+0x846>
 8006f62:	9a05      	ldr	r2, [sp, #20]
 8006f64:	331c      	adds	r3, #28
 8006f66:	441a      	add	r2, r3
 8006f68:	9205      	str	r2, [sp, #20]
 8006f6a:	441d      	add	r5, r3
 8006f6c:	4498      	add	r8, r3
 8006f6e:	e7c2      	b.n	8006ef6 <_dtoa_r+0x846>
 8006f70:	4603      	mov	r3, r0
 8006f72:	e7f6      	b.n	8006f62 <_dtoa_r+0x8b2>
 8006f74:	f1b9 0f00 	cmp.w	r9, #0
 8006f78:	dc38      	bgt.n	8006fec <_dtoa_r+0x93c>
 8006f7a:	9b06      	ldr	r3, [sp, #24]
 8006f7c:	2b02      	cmp	r3, #2
 8006f7e:	dd35      	ble.n	8006fec <_dtoa_r+0x93c>
 8006f80:	f8cd 9008 	str.w	r9, [sp, #8]
 8006f84:	9b02      	ldr	r3, [sp, #8]
 8006f86:	b963      	cbnz	r3, 8006fa2 <_dtoa_r+0x8f2>
 8006f88:	4639      	mov	r1, r7
 8006f8a:	2205      	movs	r2, #5
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f000 fcf1 	bl	8007974 <__multadd>
 8006f92:	4601      	mov	r1, r0
 8006f94:	4607      	mov	r7, r0
 8006f96:	9804      	ldr	r0, [sp, #16]
 8006f98:	f000 fef4 	bl	8007d84 <__mcmp>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	f73f adcc 	bgt.w	8006b3a <_dtoa_r+0x48a>
 8006fa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fa4:	465d      	mov	r5, fp
 8006fa6:	ea6f 0a03 	mvn.w	sl, r3
 8006faa:	f04f 0900 	mov.w	r9, #0
 8006fae:	4639      	mov	r1, r7
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	f000 fcc8 	bl	8007946 <_Bfree>
 8006fb6:	2e00      	cmp	r6, #0
 8006fb8:	f43f aeb7 	beq.w	8006d2a <_dtoa_r+0x67a>
 8006fbc:	f1b9 0f00 	cmp.w	r9, #0
 8006fc0:	d005      	beq.n	8006fce <_dtoa_r+0x91e>
 8006fc2:	45b1      	cmp	r9, r6
 8006fc4:	d003      	beq.n	8006fce <_dtoa_r+0x91e>
 8006fc6:	4649      	mov	r1, r9
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f000 fcbc 	bl	8007946 <_Bfree>
 8006fce:	4631      	mov	r1, r6
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	f000 fcb8 	bl	8007946 <_Bfree>
 8006fd6:	e6a8      	b.n	8006d2a <_dtoa_r+0x67a>
 8006fd8:	2700      	movs	r7, #0
 8006fda:	463e      	mov	r6, r7
 8006fdc:	e7e1      	b.n	8006fa2 <_dtoa_r+0x8f2>
 8006fde:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006fe2:	463e      	mov	r6, r7
 8006fe4:	e5a9      	b.n	8006b3a <_dtoa_r+0x48a>
 8006fe6:	bf00      	nop
 8006fe8:	40240000 	.word	0x40240000
 8006fec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fee:	f8cd 9008 	str.w	r9, [sp, #8]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f000 80fa 	beq.w	80071ec <_dtoa_r+0xb3c>
 8006ff8:	2d00      	cmp	r5, #0
 8006ffa:	dd05      	ble.n	8007008 <_dtoa_r+0x958>
 8006ffc:	4631      	mov	r1, r6
 8006ffe:	462a      	mov	r2, r5
 8007000:	4620      	mov	r0, r4
 8007002:	f000 fe6b 	bl	8007cdc <__lshift>
 8007006:	4606      	mov	r6, r0
 8007008:	9b07      	ldr	r3, [sp, #28]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d04c      	beq.n	80070a8 <_dtoa_r+0x9f8>
 800700e:	6871      	ldr	r1, [r6, #4]
 8007010:	4620      	mov	r0, r4
 8007012:	f000 fc64 	bl	80078de <_Balloc>
 8007016:	6932      	ldr	r2, [r6, #16]
 8007018:	3202      	adds	r2, #2
 800701a:	4605      	mov	r5, r0
 800701c:	0092      	lsls	r2, r2, #2
 800701e:	f106 010c 	add.w	r1, r6, #12
 8007022:	300c      	adds	r0, #12
 8007024:	f000 fc50 	bl	80078c8 <memcpy>
 8007028:	2201      	movs	r2, #1
 800702a:	4629      	mov	r1, r5
 800702c:	4620      	mov	r0, r4
 800702e:	f000 fe55 	bl	8007cdc <__lshift>
 8007032:	9b00      	ldr	r3, [sp, #0]
 8007034:	f8cd b014 	str.w	fp, [sp, #20]
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	46b1      	mov	r9, r6
 800703e:	9307      	str	r3, [sp, #28]
 8007040:	4606      	mov	r6, r0
 8007042:	4639      	mov	r1, r7
 8007044:	9804      	ldr	r0, [sp, #16]
 8007046:	f7ff faa7 	bl	8006598 <quorem>
 800704a:	4649      	mov	r1, r9
 800704c:	4605      	mov	r5, r0
 800704e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007052:	9804      	ldr	r0, [sp, #16]
 8007054:	f000 fe96 	bl	8007d84 <__mcmp>
 8007058:	4632      	mov	r2, r6
 800705a:	9000      	str	r0, [sp, #0]
 800705c:	4639      	mov	r1, r7
 800705e:	4620      	mov	r0, r4
 8007060:	f000 feaa 	bl	8007db8 <__mdiff>
 8007064:	68c3      	ldr	r3, [r0, #12]
 8007066:	4602      	mov	r2, r0
 8007068:	bb03      	cbnz	r3, 80070ac <_dtoa_r+0x9fc>
 800706a:	4601      	mov	r1, r0
 800706c:	9008      	str	r0, [sp, #32]
 800706e:	9804      	ldr	r0, [sp, #16]
 8007070:	f000 fe88 	bl	8007d84 <__mcmp>
 8007074:	9a08      	ldr	r2, [sp, #32]
 8007076:	4603      	mov	r3, r0
 8007078:	4611      	mov	r1, r2
 800707a:	4620      	mov	r0, r4
 800707c:	9308      	str	r3, [sp, #32]
 800707e:	f000 fc62 	bl	8007946 <_Bfree>
 8007082:	9b08      	ldr	r3, [sp, #32]
 8007084:	b9a3      	cbnz	r3, 80070b0 <_dtoa_r+0xa00>
 8007086:	9a06      	ldr	r2, [sp, #24]
 8007088:	b992      	cbnz	r2, 80070b0 <_dtoa_r+0xa00>
 800708a:	9a07      	ldr	r2, [sp, #28]
 800708c:	b982      	cbnz	r2, 80070b0 <_dtoa_r+0xa00>
 800708e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007092:	d029      	beq.n	80070e8 <_dtoa_r+0xa38>
 8007094:	9b00      	ldr	r3, [sp, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	dd01      	ble.n	800709e <_dtoa_r+0x9ee>
 800709a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800709e:	9b05      	ldr	r3, [sp, #20]
 80070a0:	1c5d      	adds	r5, r3, #1
 80070a2:	f883 8000 	strb.w	r8, [r3]
 80070a6:	e782      	b.n	8006fae <_dtoa_r+0x8fe>
 80070a8:	4630      	mov	r0, r6
 80070aa:	e7c2      	b.n	8007032 <_dtoa_r+0x982>
 80070ac:	2301      	movs	r3, #1
 80070ae:	e7e3      	b.n	8007078 <_dtoa_r+0x9c8>
 80070b0:	9a00      	ldr	r2, [sp, #0]
 80070b2:	2a00      	cmp	r2, #0
 80070b4:	db04      	blt.n	80070c0 <_dtoa_r+0xa10>
 80070b6:	d125      	bne.n	8007104 <_dtoa_r+0xa54>
 80070b8:	9a06      	ldr	r2, [sp, #24]
 80070ba:	bb1a      	cbnz	r2, 8007104 <_dtoa_r+0xa54>
 80070bc:	9a07      	ldr	r2, [sp, #28]
 80070be:	bb0a      	cbnz	r2, 8007104 <_dtoa_r+0xa54>
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	ddec      	ble.n	800709e <_dtoa_r+0x9ee>
 80070c4:	2201      	movs	r2, #1
 80070c6:	9904      	ldr	r1, [sp, #16]
 80070c8:	4620      	mov	r0, r4
 80070ca:	f000 fe07 	bl	8007cdc <__lshift>
 80070ce:	4639      	mov	r1, r7
 80070d0:	9004      	str	r0, [sp, #16]
 80070d2:	f000 fe57 	bl	8007d84 <__mcmp>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	dc03      	bgt.n	80070e2 <_dtoa_r+0xa32>
 80070da:	d1e0      	bne.n	800709e <_dtoa_r+0x9ee>
 80070dc:	f018 0f01 	tst.w	r8, #1
 80070e0:	d0dd      	beq.n	800709e <_dtoa_r+0x9ee>
 80070e2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80070e6:	d1d8      	bne.n	800709a <_dtoa_r+0x9ea>
 80070e8:	9b05      	ldr	r3, [sp, #20]
 80070ea:	9a05      	ldr	r2, [sp, #20]
 80070ec:	1c5d      	adds	r5, r3, #1
 80070ee:	2339      	movs	r3, #57	; 0x39
 80070f0:	7013      	strb	r3, [r2, #0]
 80070f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070f6:	2b39      	cmp	r3, #57	; 0x39
 80070f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80070fc:	d04f      	beq.n	800719e <_dtoa_r+0xaee>
 80070fe:	3301      	adds	r3, #1
 8007100:	7013      	strb	r3, [r2, #0]
 8007102:	e754      	b.n	8006fae <_dtoa_r+0x8fe>
 8007104:	9a05      	ldr	r2, [sp, #20]
 8007106:	2b00      	cmp	r3, #0
 8007108:	f102 0501 	add.w	r5, r2, #1
 800710c:	dd06      	ble.n	800711c <_dtoa_r+0xa6c>
 800710e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007112:	d0e9      	beq.n	80070e8 <_dtoa_r+0xa38>
 8007114:	f108 0801 	add.w	r8, r8, #1
 8007118:	9b05      	ldr	r3, [sp, #20]
 800711a:	e7c2      	b.n	80070a2 <_dtoa_r+0x9f2>
 800711c:	9a02      	ldr	r2, [sp, #8]
 800711e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007122:	eba5 030b 	sub.w	r3, r5, fp
 8007126:	4293      	cmp	r3, r2
 8007128:	d021      	beq.n	800716e <_dtoa_r+0xabe>
 800712a:	2300      	movs	r3, #0
 800712c:	220a      	movs	r2, #10
 800712e:	9904      	ldr	r1, [sp, #16]
 8007130:	4620      	mov	r0, r4
 8007132:	f000 fc1f 	bl	8007974 <__multadd>
 8007136:	45b1      	cmp	r9, r6
 8007138:	9004      	str	r0, [sp, #16]
 800713a:	f04f 0300 	mov.w	r3, #0
 800713e:	f04f 020a 	mov.w	r2, #10
 8007142:	4649      	mov	r1, r9
 8007144:	4620      	mov	r0, r4
 8007146:	d105      	bne.n	8007154 <_dtoa_r+0xaa4>
 8007148:	f000 fc14 	bl	8007974 <__multadd>
 800714c:	4681      	mov	r9, r0
 800714e:	4606      	mov	r6, r0
 8007150:	9505      	str	r5, [sp, #20]
 8007152:	e776      	b.n	8007042 <_dtoa_r+0x992>
 8007154:	f000 fc0e 	bl	8007974 <__multadd>
 8007158:	4631      	mov	r1, r6
 800715a:	4681      	mov	r9, r0
 800715c:	2300      	movs	r3, #0
 800715e:	220a      	movs	r2, #10
 8007160:	4620      	mov	r0, r4
 8007162:	f000 fc07 	bl	8007974 <__multadd>
 8007166:	4606      	mov	r6, r0
 8007168:	e7f2      	b.n	8007150 <_dtoa_r+0xaa0>
 800716a:	f04f 0900 	mov.w	r9, #0
 800716e:	2201      	movs	r2, #1
 8007170:	9904      	ldr	r1, [sp, #16]
 8007172:	4620      	mov	r0, r4
 8007174:	f000 fdb2 	bl	8007cdc <__lshift>
 8007178:	4639      	mov	r1, r7
 800717a:	9004      	str	r0, [sp, #16]
 800717c:	f000 fe02 	bl	8007d84 <__mcmp>
 8007180:	2800      	cmp	r0, #0
 8007182:	dcb6      	bgt.n	80070f2 <_dtoa_r+0xa42>
 8007184:	d102      	bne.n	800718c <_dtoa_r+0xadc>
 8007186:	f018 0f01 	tst.w	r8, #1
 800718a:	d1b2      	bne.n	80070f2 <_dtoa_r+0xa42>
 800718c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007190:	2b30      	cmp	r3, #48	; 0x30
 8007192:	f105 32ff 	add.w	r2, r5, #4294967295
 8007196:	f47f af0a 	bne.w	8006fae <_dtoa_r+0x8fe>
 800719a:	4615      	mov	r5, r2
 800719c:	e7f6      	b.n	800718c <_dtoa_r+0xadc>
 800719e:	4593      	cmp	fp, r2
 80071a0:	d105      	bne.n	80071ae <_dtoa_r+0xafe>
 80071a2:	2331      	movs	r3, #49	; 0x31
 80071a4:	f10a 0a01 	add.w	sl, sl, #1
 80071a8:	f88b 3000 	strb.w	r3, [fp]
 80071ac:	e6ff      	b.n	8006fae <_dtoa_r+0x8fe>
 80071ae:	4615      	mov	r5, r2
 80071b0:	e79f      	b.n	80070f2 <_dtoa_r+0xa42>
 80071b2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007218 <_dtoa_r+0xb68>
 80071b6:	e007      	b.n	80071c8 <_dtoa_r+0xb18>
 80071b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071ba:	f8df b060 	ldr.w	fp, [pc, #96]	; 800721c <_dtoa_r+0xb6c>
 80071be:	b11b      	cbz	r3, 80071c8 <_dtoa_r+0xb18>
 80071c0:	f10b 0308 	add.w	r3, fp, #8
 80071c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071c6:	6013      	str	r3, [r2, #0]
 80071c8:	4658      	mov	r0, fp
 80071ca:	b017      	add	sp, #92	; 0x5c
 80071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d0:	9b06      	ldr	r3, [sp, #24]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	f77f ae35 	ble.w	8006e42 <_dtoa_r+0x792>
 80071d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071da:	9307      	str	r3, [sp, #28]
 80071dc:	e649      	b.n	8006e72 <_dtoa_r+0x7c2>
 80071de:	9b02      	ldr	r3, [sp, #8]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	dc03      	bgt.n	80071ec <_dtoa_r+0xb3c>
 80071e4:	9b06      	ldr	r3, [sp, #24]
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	f73f aecc 	bgt.w	8006f84 <_dtoa_r+0x8d4>
 80071ec:	465d      	mov	r5, fp
 80071ee:	4639      	mov	r1, r7
 80071f0:	9804      	ldr	r0, [sp, #16]
 80071f2:	f7ff f9d1 	bl	8006598 <quorem>
 80071f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80071fa:	f805 8b01 	strb.w	r8, [r5], #1
 80071fe:	9a02      	ldr	r2, [sp, #8]
 8007200:	eba5 030b 	sub.w	r3, r5, fp
 8007204:	429a      	cmp	r2, r3
 8007206:	ddb0      	ble.n	800716a <_dtoa_r+0xaba>
 8007208:	2300      	movs	r3, #0
 800720a:	220a      	movs	r2, #10
 800720c:	9904      	ldr	r1, [sp, #16]
 800720e:	4620      	mov	r0, r4
 8007210:	f000 fbb0 	bl	8007974 <__multadd>
 8007214:	9004      	str	r0, [sp, #16]
 8007216:	e7ea      	b.n	80071ee <_dtoa_r+0xb3e>
 8007218:	08008794 	.word	0x08008794
 800721c:	08008810 	.word	0x08008810

08007220 <rshift>:
 8007220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007222:	6906      	ldr	r6, [r0, #16]
 8007224:	114b      	asrs	r3, r1, #5
 8007226:	429e      	cmp	r6, r3
 8007228:	f100 0414 	add.w	r4, r0, #20
 800722c:	dd30      	ble.n	8007290 <rshift+0x70>
 800722e:	f011 011f 	ands.w	r1, r1, #31
 8007232:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007236:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800723a:	d108      	bne.n	800724e <rshift+0x2e>
 800723c:	4621      	mov	r1, r4
 800723e:	42b2      	cmp	r2, r6
 8007240:	460b      	mov	r3, r1
 8007242:	d211      	bcs.n	8007268 <rshift+0x48>
 8007244:	f852 3b04 	ldr.w	r3, [r2], #4
 8007248:	f841 3b04 	str.w	r3, [r1], #4
 800724c:	e7f7      	b.n	800723e <rshift+0x1e>
 800724e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007252:	f1c1 0c20 	rsb	ip, r1, #32
 8007256:	40cd      	lsrs	r5, r1
 8007258:	3204      	adds	r2, #4
 800725a:	4623      	mov	r3, r4
 800725c:	42b2      	cmp	r2, r6
 800725e:	4617      	mov	r7, r2
 8007260:	d30c      	bcc.n	800727c <rshift+0x5c>
 8007262:	601d      	str	r5, [r3, #0]
 8007264:	b105      	cbz	r5, 8007268 <rshift+0x48>
 8007266:	3304      	adds	r3, #4
 8007268:	1b1a      	subs	r2, r3, r4
 800726a:	42a3      	cmp	r3, r4
 800726c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007270:	bf08      	it	eq
 8007272:	2300      	moveq	r3, #0
 8007274:	6102      	str	r2, [r0, #16]
 8007276:	bf08      	it	eq
 8007278:	6143      	streq	r3, [r0, #20]
 800727a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800727c:	683f      	ldr	r7, [r7, #0]
 800727e:	fa07 f70c 	lsl.w	r7, r7, ip
 8007282:	433d      	orrs	r5, r7
 8007284:	f843 5b04 	str.w	r5, [r3], #4
 8007288:	f852 5b04 	ldr.w	r5, [r2], #4
 800728c:	40cd      	lsrs	r5, r1
 800728e:	e7e5      	b.n	800725c <rshift+0x3c>
 8007290:	4623      	mov	r3, r4
 8007292:	e7e9      	b.n	8007268 <rshift+0x48>

08007294 <__hexdig_fun>:
 8007294:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007298:	2b09      	cmp	r3, #9
 800729a:	d802      	bhi.n	80072a2 <__hexdig_fun+0xe>
 800729c:	3820      	subs	r0, #32
 800729e:	b2c0      	uxtb	r0, r0
 80072a0:	4770      	bx	lr
 80072a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80072a6:	2b05      	cmp	r3, #5
 80072a8:	d801      	bhi.n	80072ae <__hexdig_fun+0x1a>
 80072aa:	3847      	subs	r0, #71	; 0x47
 80072ac:	e7f7      	b.n	800729e <__hexdig_fun+0xa>
 80072ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80072b2:	2b05      	cmp	r3, #5
 80072b4:	d801      	bhi.n	80072ba <__hexdig_fun+0x26>
 80072b6:	3827      	subs	r0, #39	; 0x27
 80072b8:	e7f1      	b.n	800729e <__hexdig_fun+0xa>
 80072ba:	2000      	movs	r0, #0
 80072bc:	4770      	bx	lr

080072be <__gethex>:
 80072be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c2:	b08b      	sub	sp, #44	; 0x2c
 80072c4:	468a      	mov	sl, r1
 80072c6:	9002      	str	r0, [sp, #8]
 80072c8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80072ca:	9306      	str	r3, [sp, #24]
 80072cc:	4690      	mov	r8, r2
 80072ce:	f000 fad0 	bl	8007872 <__localeconv_l>
 80072d2:	6803      	ldr	r3, [r0, #0]
 80072d4:	9303      	str	r3, [sp, #12]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7f8 ff84 	bl	80001e4 <strlen>
 80072dc:	9b03      	ldr	r3, [sp, #12]
 80072de:	9001      	str	r0, [sp, #4]
 80072e0:	4403      	add	r3, r0
 80072e2:	f04f 0b00 	mov.w	fp, #0
 80072e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80072ea:	9307      	str	r3, [sp, #28]
 80072ec:	f8da 3000 	ldr.w	r3, [sl]
 80072f0:	3302      	adds	r3, #2
 80072f2:	461f      	mov	r7, r3
 80072f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80072f8:	2830      	cmp	r0, #48	; 0x30
 80072fa:	d06c      	beq.n	80073d6 <__gethex+0x118>
 80072fc:	f7ff ffca 	bl	8007294 <__hexdig_fun>
 8007300:	4604      	mov	r4, r0
 8007302:	2800      	cmp	r0, #0
 8007304:	d16a      	bne.n	80073dc <__gethex+0x11e>
 8007306:	9a01      	ldr	r2, [sp, #4]
 8007308:	9903      	ldr	r1, [sp, #12]
 800730a:	4638      	mov	r0, r7
 800730c:	f001 f8fe 	bl	800850c <strncmp>
 8007310:	2800      	cmp	r0, #0
 8007312:	d166      	bne.n	80073e2 <__gethex+0x124>
 8007314:	9b01      	ldr	r3, [sp, #4]
 8007316:	5cf8      	ldrb	r0, [r7, r3]
 8007318:	18fe      	adds	r6, r7, r3
 800731a:	f7ff ffbb 	bl	8007294 <__hexdig_fun>
 800731e:	2800      	cmp	r0, #0
 8007320:	d062      	beq.n	80073e8 <__gethex+0x12a>
 8007322:	4633      	mov	r3, r6
 8007324:	7818      	ldrb	r0, [r3, #0]
 8007326:	2830      	cmp	r0, #48	; 0x30
 8007328:	461f      	mov	r7, r3
 800732a:	f103 0301 	add.w	r3, r3, #1
 800732e:	d0f9      	beq.n	8007324 <__gethex+0x66>
 8007330:	f7ff ffb0 	bl	8007294 <__hexdig_fun>
 8007334:	fab0 f580 	clz	r5, r0
 8007338:	096d      	lsrs	r5, r5, #5
 800733a:	4634      	mov	r4, r6
 800733c:	f04f 0b01 	mov.w	fp, #1
 8007340:	463a      	mov	r2, r7
 8007342:	4616      	mov	r6, r2
 8007344:	3201      	adds	r2, #1
 8007346:	7830      	ldrb	r0, [r6, #0]
 8007348:	f7ff ffa4 	bl	8007294 <__hexdig_fun>
 800734c:	2800      	cmp	r0, #0
 800734e:	d1f8      	bne.n	8007342 <__gethex+0x84>
 8007350:	9a01      	ldr	r2, [sp, #4]
 8007352:	9903      	ldr	r1, [sp, #12]
 8007354:	4630      	mov	r0, r6
 8007356:	f001 f8d9 	bl	800850c <strncmp>
 800735a:	b950      	cbnz	r0, 8007372 <__gethex+0xb4>
 800735c:	b954      	cbnz	r4, 8007374 <__gethex+0xb6>
 800735e:	9b01      	ldr	r3, [sp, #4]
 8007360:	18f4      	adds	r4, r6, r3
 8007362:	4622      	mov	r2, r4
 8007364:	4616      	mov	r6, r2
 8007366:	3201      	adds	r2, #1
 8007368:	7830      	ldrb	r0, [r6, #0]
 800736a:	f7ff ff93 	bl	8007294 <__hexdig_fun>
 800736e:	2800      	cmp	r0, #0
 8007370:	d1f8      	bne.n	8007364 <__gethex+0xa6>
 8007372:	b10c      	cbz	r4, 8007378 <__gethex+0xba>
 8007374:	1ba4      	subs	r4, r4, r6
 8007376:	00a4      	lsls	r4, r4, #2
 8007378:	7833      	ldrb	r3, [r6, #0]
 800737a:	2b50      	cmp	r3, #80	; 0x50
 800737c:	d001      	beq.n	8007382 <__gethex+0xc4>
 800737e:	2b70      	cmp	r3, #112	; 0x70
 8007380:	d140      	bne.n	8007404 <__gethex+0x146>
 8007382:	7873      	ldrb	r3, [r6, #1]
 8007384:	2b2b      	cmp	r3, #43	; 0x2b
 8007386:	d031      	beq.n	80073ec <__gethex+0x12e>
 8007388:	2b2d      	cmp	r3, #45	; 0x2d
 800738a:	d033      	beq.n	80073f4 <__gethex+0x136>
 800738c:	1c71      	adds	r1, r6, #1
 800738e:	f04f 0900 	mov.w	r9, #0
 8007392:	7808      	ldrb	r0, [r1, #0]
 8007394:	f7ff ff7e 	bl	8007294 <__hexdig_fun>
 8007398:	1e43      	subs	r3, r0, #1
 800739a:	b2db      	uxtb	r3, r3
 800739c:	2b18      	cmp	r3, #24
 800739e:	d831      	bhi.n	8007404 <__gethex+0x146>
 80073a0:	f1a0 0210 	sub.w	r2, r0, #16
 80073a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80073a8:	f7ff ff74 	bl	8007294 <__hexdig_fun>
 80073ac:	1e43      	subs	r3, r0, #1
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b18      	cmp	r3, #24
 80073b2:	d922      	bls.n	80073fa <__gethex+0x13c>
 80073b4:	f1b9 0f00 	cmp.w	r9, #0
 80073b8:	d000      	beq.n	80073bc <__gethex+0xfe>
 80073ba:	4252      	negs	r2, r2
 80073bc:	4414      	add	r4, r2
 80073be:	f8ca 1000 	str.w	r1, [sl]
 80073c2:	b30d      	cbz	r5, 8007408 <__gethex+0x14a>
 80073c4:	f1bb 0f00 	cmp.w	fp, #0
 80073c8:	bf0c      	ite	eq
 80073ca:	2706      	moveq	r7, #6
 80073cc:	2700      	movne	r7, #0
 80073ce:	4638      	mov	r0, r7
 80073d0:	b00b      	add	sp, #44	; 0x2c
 80073d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d6:	f10b 0b01 	add.w	fp, fp, #1
 80073da:	e78a      	b.n	80072f2 <__gethex+0x34>
 80073dc:	2500      	movs	r5, #0
 80073de:	462c      	mov	r4, r5
 80073e0:	e7ae      	b.n	8007340 <__gethex+0x82>
 80073e2:	463e      	mov	r6, r7
 80073e4:	2501      	movs	r5, #1
 80073e6:	e7c7      	b.n	8007378 <__gethex+0xba>
 80073e8:	4604      	mov	r4, r0
 80073ea:	e7fb      	b.n	80073e4 <__gethex+0x126>
 80073ec:	f04f 0900 	mov.w	r9, #0
 80073f0:	1cb1      	adds	r1, r6, #2
 80073f2:	e7ce      	b.n	8007392 <__gethex+0xd4>
 80073f4:	f04f 0901 	mov.w	r9, #1
 80073f8:	e7fa      	b.n	80073f0 <__gethex+0x132>
 80073fa:	230a      	movs	r3, #10
 80073fc:	fb03 0202 	mla	r2, r3, r2, r0
 8007400:	3a10      	subs	r2, #16
 8007402:	e7cf      	b.n	80073a4 <__gethex+0xe6>
 8007404:	4631      	mov	r1, r6
 8007406:	e7da      	b.n	80073be <__gethex+0x100>
 8007408:	1bf3      	subs	r3, r6, r7
 800740a:	3b01      	subs	r3, #1
 800740c:	4629      	mov	r1, r5
 800740e:	2b07      	cmp	r3, #7
 8007410:	dc49      	bgt.n	80074a6 <__gethex+0x1e8>
 8007412:	9802      	ldr	r0, [sp, #8]
 8007414:	f000 fa63 	bl	80078de <_Balloc>
 8007418:	9b01      	ldr	r3, [sp, #4]
 800741a:	f100 0914 	add.w	r9, r0, #20
 800741e:	f04f 0b00 	mov.w	fp, #0
 8007422:	f1c3 0301 	rsb	r3, r3, #1
 8007426:	4605      	mov	r5, r0
 8007428:	f8cd 9010 	str.w	r9, [sp, #16]
 800742c:	46da      	mov	sl, fp
 800742e:	9308      	str	r3, [sp, #32]
 8007430:	42b7      	cmp	r7, r6
 8007432:	d33b      	bcc.n	80074ac <__gethex+0x1ee>
 8007434:	9804      	ldr	r0, [sp, #16]
 8007436:	f840 ab04 	str.w	sl, [r0], #4
 800743a:	eba0 0009 	sub.w	r0, r0, r9
 800743e:	1080      	asrs	r0, r0, #2
 8007440:	6128      	str	r0, [r5, #16]
 8007442:	0147      	lsls	r7, r0, #5
 8007444:	4650      	mov	r0, sl
 8007446:	f000 fb0e 	bl	8007a66 <__hi0bits>
 800744a:	f8d8 6000 	ldr.w	r6, [r8]
 800744e:	1a3f      	subs	r7, r7, r0
 8007450:	42b7      	cmp	r7, r6
 8007452:	dd64      	ble.n	800751e <__gethex+0x260>
 8007454:	1bbf      	subs	r7, r7, r6
 8007456:	4639      	mov	r1, r7
 8007458:	4628      	mov	r0, r5
 800745a:	f000 fe1d 	bl	8008098 <__any_on>
 800745e:	4682      	mov	sl, r0
 8007460:	b178      	cbz	r0, 8007482 <__gethex+0x1c4>
 8007462:	1e7b      	subs	r3, r7, #1
 8007464:	1159      	asrs	r1, r3, #5
 8007466:	f003 021f 	and.w	r2, r3, #31
 800746a:	f04f 0a01 	mov.w	sl, #1
 800746e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007472:	fa0a f202 	lsl.w	r2, sl, r2
 8007476:	420a      	tst	r2, r1
 8007478:	d003      	beq.n	8007482 <__gethex+0x1c4>
 800747a:	4553      	cmp	r3, sl
 800747c:	dc46      	bgt.n	800750c <__gethex+0x24e>
 800747e:	f04f 0a02 	mov.w	sl, #2
 8007482:	4639      	mov	r1, r7
 8007484:	4628      	mov	r0, r5
 8007486:	f7ff fecb 	bl	8007220 <rshift>
 800748a:	443c      	add	r4, r7
 800748c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007490:	42a3      	cmp	r3, r4
 8007492:	da52      	bge.n	800753a <__gethex+0x27c>
 8007494:	4629      	mov	r1, r5
 8007496:	9802      	ldr	r0, [sp, #8]
 8007498:	f000 fa55 	bl	8007946 <_Bfree>
 800749c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800749e:	2300      	movs	r3, #0
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	27a3      	movs	r7, #163	; 0xa3
 80074a4:	e793      	b.n	80073ce <__gethex+0x110>
 80074a6:	3101      	adds	r1, #1
 80074a8:	105b      	asrs	r3, r3, #1
 80074aa:	e7b0      	b.n	800740e <__gethex+0x150>
 80074ac:	1e73      	subs	r3, r6, #1
 80074ae:	9305      	str	r3, [sp, #20]
 80074b0:	9a07      	ldr	r2, [sp, #28]
 80074b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d018      	beq.n	80074ec <__gethex+0x22e>
 80074ba:	f1bb 0f20 	cmp.w	fp, #32
 80074be:	d107      	bne.n	80074d0 <__gethex+0x212>
 80074c0:	9b04      	ldr	r3, [sp, #16]
 80074c2:	f8c3 a000 	str.w	sl, [r3]
 80074c6:	3304      	adds	r3, #4
 80074c8:	f04f 0a00 	mov.w	sl, #0
 80074cc:	9304      	str	r3, [sp, #16]
 80074ce:	46d3      	mov	fp, sl
 80074d0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80074d4:	f7ff fede 	bl	8007294 <__hexdig_fun>
 80074d8:	f000 000f 	and.w	r0, r0, #15
 80074dc:	fa00 f00b 	lsl.w	r0, r0, fp
 80074e0:	ea4a 0a00 	orr.w	sl, sl, r0
 80074e4:	f10b 0b04 	add.w	fp, fp, #4
 80074e8:	9b05      	ldr	r3, [sp, #20]
 80074ea:	e00d      	b.n	8007508 <__gethex+0x24a>
 80074ec:	9b05      	ldr	r3, [sp, #20]
 80074ee:	9a08      	ldr	r2, [sp, #32]
 80074f0:	4413      	add	r3, r2
 80074f2:	42bb      	cmp	r3, r7
 80074f4:	d3e1      	bcc.n	80074ba <__gethex+0x1fc>
 80074f6:	4618      	mov	r0, r3
 80074f8:	9a01      	ldr	r2, [sp, #4]
 80074fa:	9903      	ldr	r1, [sp, #12]
 80074fc:	9309      	str	r3, [sp, #36]	; 0x24
 80074fe:	f001 f805 	bl	800850c <strncmp>
 8007502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007504:	2800      	cmp	r0, #0
 8007506:	d1d8      	bne.n	80074ba <__gethex+0x1fc>
 8007508:	461e      	mov	r6, r3
 800750a:	e791      	b.n	8007430 <__gethex+0x172>
 800750c:	1eb9      	subs	r1, r7, #2
 800750e:	4628      	mov	r0, r5
 8007510:	f000 fdc2 	bl	8008098 <__any_on>
 8007514:	2800      	cmp	r0, #0
 8007516:	d0b2      	beq.n	800747e <__gethex+0x1c0>
 8007518:	f04f 0a03 	mov.w	sl, #3
 800751c:	e7b1      	b.n	8007482 <__gethex+0x1c4>
 800751e:	da09      	bge.n	8007534 <__gethex+0x276>
 8007520:	1bf7      	subs	r7, r6, r7
 8007522:	4629      	mov	r1, r5
 8007524:	463a      	mov	r2, r7
 8007526:	9802      	ldr	r0, [sp, #8]
 8007528:	f000 fbd8 	bl	8007cdc <__lshift>
 800752c:	1be4      	subs	r4, r4, r7
 800752e:	4605      	mov	r5, r0
 8007530:	f100 0914 	add.w	r9, r0, #20
 8007534:	f04f 0a00 	mov.w	sl, #0
 8007538:	e7a8      	b.n	800748c <__gethex+0x1ce>
 800753a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800753e:	42a0      	cmp	r0, r4
 8007540:	dd6a      	ble.n	8007618 <__gethex+0x35a>
 8007542:	1b04      	subs	r4, r0, r4
 8007544:	42a6      	cmp	r6, r4
 8007546:	dc2e      	bgt.n	80075a6 <__gethex+0x2e8>
 8007548:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800754c:	2b02      	cmp	r3, #2
 800754e:	d022      	beq.n	8007596 <__gethex+0x2d8>
 8007550:	2b03      	cmp	r3, #3
 8007552:	d024      	beq.n	800759e <__gethex+0x2e0>
 8007554:	2b01      	cmp	r3, #1
 8007556:	d115      	bne.n	8007584 <__gethex+0x2c6>
 8007558:	42a6      	cmp	r6, r4
 800755a:	d113      	bne.n	8007584 <__gethex+0x2c6>
 800755c:	2e01      	cmp	r6, #1
 800755e:	dc0b      	bgt.n	8007578 <__gethex+0x2ba>
 8007560:	9a06      	ldr	r2, [sp, #24]
 8007562:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007566:	6013      	str	r3, [r2, #0]
 8007568:	2301      	movs	r3, #1
 800756a:	612b      	str	r3, [r5, #16]
 800756c:	f8c9 3000 	str.w	r3, [r9]
 8007570:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007572:	2762      	movs	r7, #98	; 0x62
 8007574:	601d      	str	r5, [r3, #0]
 8007576:	e72a      	b.n	80073ce <__gethex+0x110>
 8007578:	1e71      	subs	r1, r6, #1
 800757a:	4628      	mov	r0, r5
 800757c:	f000 fd8c 	bl	8008098 <__any_on>
 8007580:	2800      	cmp	r0, #0
 8007582:	d1ed      	bne.n	8007560 <__gethex+0x2a2>
 8007584:	4629      	mov	r1, r5
 8007586:	9802      	ldr	r0, [sp, #8]
 8007588:	f000 f9dd 	bl	8007946 <_Bfree>
 800758c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800758e:	2300      	movs	r3, #0
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	2750      	movs	r7, #80	; 0x50
 8007594:	e71b      	b.n	80073ce <__gethex+0x110>
 8007596:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0e1      	beq.n	8007560 <__gethex+0x2a2>
 800759c:	e7f2      	b.n	8007584 <__gethex+0x2c6>
 800759e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d1dd      	bne.n	8007560 <__gethex+0x2a2>
 80075a4:	e7ee      	b.n	8007584 <__gethex+0x2c6>
 80075a6:	1e67      	subs	r7, r4, #1
 80075a8:	f1ba 0f00 	cmp.w	sl, #0
 80075ac:	d131      	bne.n	8007612 <__gethex+0x354>
 80075ae:	b127      	cbz	r7, 80075ba <__gethex+0x2fc>
 80075b0:	4639      	mov	r1, r7
 80075b2:	4628      	mov	r0, r5
 80075b4:	f000 fd70 	bl	8008098 <__any_on>
 80075b8:	4682      	mov	sl, r0
 80075ba:	117a      	asrs	r2, r7, #5
 80075bc:	2301      	movs	r3, #1
 80075be:	f007 071f 	and.w	r7, r7, #31
 80075c2:	fa03 f707 	lsl.w	r7, r3, r7
 80075c6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80075ca:	4621      	mov	r1, r4
 80075cc:	421f      	tst	r7, r3
 80075ce:	4628      	mov	r0, r5
 80075d0:	bf18      	it	ne
 80075d2:	f04a 0a02 	orrne.w	sl, sl, #2
 80075d6:	1b36      	subs	r6, r6, r4
 80075d8:	f7ff fe22 	bl	8007220 <rshift>
 80075dc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80075e0:	2702      	movs	r7, #2
 80075e2:	f1ba 0f00 	cmp.w	sl, #0
 80075e6:	d048      	beq.n	800767a <__gethex+0x3bc>
 80075e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d015      	beq.n	800761c <__gethex+0x35e>
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d017      	beq.n	8007624 <__gethex+0x366>
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d109      	bne.n	800760c <__gethex+0x34e>
 80075f8:	f01a 0f02 	tst.w	sl, #2
 80075fc:	d006      	beq.n	800760c <__gethex+0x34e>
 80075fe:	f8d9 3000 	ldr.w	r3, [r9]
 8007602:	ea4a 0a03 	orr.w	sl, sl, r3
 8007606:	f01a 0f01 	tst.w	sl, #1
 800760a:	d10e      	bne.n	800762a <__gethex+0x36c>
 800760c:	f047 0710 	orr.w	r7, r7, #16
 8007610:	e033      	b.n	800767a <__gethex+0x3bc>
 8007612:	f04f 0a01 	mov.w	sl, #1
 8007616:	e7d0      	b.n	80075ba <__gethex+0x2fc>
 8007618:	2701      	movs	r7, #1
 800761a:	e7e2      	b.n	80075e2 <__gethex+0x324>
 800761c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800761e:	f1c3 0301 	rsb	r3, r3, #1
 8007622:	9315      	str	r3, [sp, #84]	; 0x54
 8007624:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007626:	2b00      	cmp	r3, #0
 8007628:	d0f0      	beq.n	800760c <__gethex+0x34e>
 800762a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800762e:	f105 0314 	add.w	r3, r5, #20
 8007632:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007636:	eb03 010a 	add.w	r1, r3, sl
 800763a:	f04f 0c00 	mov.w	ip, #0
 800763e:	4618      	mov	r0, r3
 8007640:	f853 2b04 	ldr.w	r2, [r3], #4
 8007644:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007648:	d01c      	beq.n	8007684 <__gethex+0x3c6>
 800764a:	3201      	adds	r2, #1
 800764c:	6002      	str	r2, [r0, #0]
 800764e:	2f02      	cmp	r7, #2
 8007650:	f105 0314 	add.w	r3, r5, #20
 8007654:	d138      	bne.n	80076c8 <__gethex+0x40a>
 8007656:	f8d8 2000 	ldr.w	r2, [r8]
 800765a:	3a01      	subs	r2, #1
 800765c:	42b2      	cmp	r2, r6
 800765e:	d10a      	bne.n	8007676 <__gethex+0x3b8>
 8007660:	1171      	asrs	r1, r6, #5
 8007662:	2201      	movs	r2, #1
 8007664:	f006 061f 	and.w	r6, r6, #31
 8007668:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800766c:	fa02 f606 	lsl.w	r6, r2, r6
 8007670:	421e      	tst	r6, r3
 8007672:	bf18      	it	ne
 8007674:	4617      	movne	r7, r2
 8007676:	f047 0720 	orr.w	r7, r7, #32
 800767a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800767c:	601d      	str	r5, [r3, #0]
 800767e:	9b06      	ldr	r3, [sp, #24]
 8007680:	601c      	str	r4, [r3, #0]
 8007682:	e6a4      	b.n	80073ce <__gethex+0x110>
 8007684:	4299      	cmp	r1, r3
 8007686:	f843 cc04 	str.w	ip, [r3, #-4]
 800768a:	d8d8      	bhi.n	800763e <__gethex+0x380>
 800768c:	68ab      	ldr	r3, [r5, #8]
 800768e:	4599      	cmp	r9, r3
 8007690:	db12      	blt.n	80076b8 <__gethex+0x3fa>
 8007692:	6869      	ldr	r1, [r5, #4]
 8007694:	9802      	ldr	r0, [sp, #8]
 8007696:	3101      	adds	r1, #1
 8007698:	f000 f921 	bl	80078de <_Balloc>
 800769c:	692a      	ldr	r2, [r5, #16]
 800769e:	3202      	adds	r2, #2
 80076a0:	f105 010c 	add.w	r1, r5, #12
 80076a4:	4683      	mov	fp, r0
 80076a6:	0092      	lsls	r2, r2, #2
 80076a8:	300c      	adds	r0, #12
 80076aa:	f000 f90d 	bl	80078c8 <memcpy>
 80076ae:	4629      	mov	r1, r5
 80076b0:	9802      	ldr	r0, [sp, #8]
 80076b2:	f000 f948 	bl	8007946 <_Bfree>
 80076b6:	465d      	mov	r5, fp
 80076b8:	692b      	ldr	r3, [r5, #16]
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80076c0:	612a      	str	r2, [r5, #16]
 80076c2:	2201      	movs	r2, #1
 80076c4:	615a      	str	r2, [r3, #20]
 80076c6:	e7c2      	b.n	800764e <__gethex+0x390>
 80076c8:	692a      	ldr	r2, [r5, #16]
 80076ca:	454a      	cmp	r2, r9
 80076cc:	dd0b      	ble.n	80076e6 <__gethex+0x428>
 80076ce:	2101      	movs	r1, #1
 80076d0:	4628      	mov	r0, r5
 80076d2:	f7ff fda5 	bl	8007220 <rshift>
 80076d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076da:	3401      	adds	r4, #1
 80076dc:	42a3      	cmp	r3, r4
 80076de:	f6ff aed9 	blt.w	8007494 <__gethex+0x1d6>
 80076e2:	2701      	movs	r7, #1
 80076e4:	e7c7      	b.n	8007676 <__gethex+0x3b8>
 80076e6:	f016 061f 	ands.w	r6, r6, #31
 80076ea:	d0fa      	beq.n	80076e2 <__gethex+0x424>
 80076ec:	449a      	add	sl, r3
 80076ee:	f1c6 0620 	rsb	r6, r6, #32
 80076f2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80076f6:	f000 f9b6 	bl	8007a66 <__hi0bits>
 80076fa:	42b0      	cmp	r0, r6
 80076fc:	dbe7      	blt.n	80076ce <__gethex+0x410>
 80076fe:	e7f0      	b.n	80076e2 <__gethex+0x424>

08007700 <L_shift>:
 8007700:	f1c2 0208 	rsb	r2, r2, #8
 8007704:	0092      	lsls	r2, r2, #2
 8007706:	b570      	push	{r4, r5, r6, lr}
 8007708:	f1c2 0620 	rsb	r6, r2, #32
 800770c:	6843      	ldr	r3, [r0, #4]
 800770e:	6804      	ldr	r4, [r0, #0]
 8007710:	fa03 f506 	lsl.w	r5, r3, r6
 8007714:	432c      	orrs	r4, r5
 8007716:	40d3      	lsrs	r3, r2
 8007718:	6004      	str	r4, [r0, #0]
 800771a:	f840 3f04 	str.w	r3, [r0, #4]!
 800771e:	4288      	cmp	r0, r1
 8007720:	d3f4      	bcc.n	800770c <L_shift+0xc>
 8007722:	bd70      	pop	{r4, r5, r6, pc}

08007724 <__match>:
 8007724:	b530      	push	{r4, r5, lr}
 8007726:	6803      	ldr	r3, [r0, #0]
 8007728:	3301      	adds	r3, #1
 800772a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800772e:	b914      	cbnz	r4, 8007736 <__match+0x12>
 8007730:	6003      	str	r3, [r0, #0]
 8007732:	2001      	movs	r0, #1
 8007734:	bd30      	pop	{r4, r5, pc}
 8007736:	f813 2b01 	ldrb.w	r2, [r3], #1
 800773a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800773e:	2d19      	cmp	r5, #25
 8007740:	bf98      	it	ls
 8007742:	3220      	addls	r2, #32
 8007744:	42a2      	cmp	r2, r4
 8007746:	d0f0      	beq.n	800772a <__match+0x6>
 8007748:	2000      	movs	r0, #0
 800774a:	e7f3      	b.n	8007734 <__match+0x10>

0800774c <__hexnan>:
 800774c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007750:	680b      	ldr	r3, [r1, #0]
 8007752:	6801      	ldr	r1, [r0, #0]
 8007754:	115f      	asrs	r7, r3, #5
 8007756:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800775a:	f013 031f 	ands.w	r3, r3, #31
 800775e:	b087      	sub	sp, #28
 8007760:	bf18      	it	ne
 8007762:	3704      	addne	r7, #4
 8007764:	2500      	movs	r5, #0
 8007766:	1f3e      	subs	r6, r7, #4
 8007768:	4682      	mov	sl, r0
 800776a:	4690      	mov	r8, r2
 800776c:	9301      	str	r3, [sp, #4]
 800776e:	f847 5c04 	str.w	r5, [r7, #-4]
 8007772:	46b1      	mov	r9, r6
 8007774:	4634      	mov	r4, r6
 8007776:	9502      	str	r5, [sp, #8]
 8007778:	46ab      	mov	fp, r5
 800777a:	784a      	ldrb	r2, [r1, #1]
 800777c:	1c4b      	adds	r3, r1, #1
 800777e:	9303      	str	r3, [sp, #12]
 8007780:	b342      	cbz	r2, 80077d4 <__hexnan+0x88>
 8007782:	4610      	mov	r0, r2
 8007784:	9105      	str	r1, [sp, #20]
 8007786:	9204      	str	r2, [sp, #16]
 8007788:	f7ff fd84 	bl	8007294 <__hexdig_fun>
 800778c:	2800      	cmp	r0, #0
 800778e:	d143      	bne.n	8007818 <__hexnan+0xcc>
 8007790:	9a04      	ldr	r2, [sp, #16]
 8007792:	9905      	ldr	r1, [sp, #20]
 8007794:	2a20      	cmp	r2, #32
 8007796:	d818      	bhi.n	80077ca <__hexnan+0x7e>
 8007798:	9b02      	ldr	r3, [sp, #8]
 800779a:	459b      	cmp	fp, r3
 800779c:	dd13      	ble.n	80077c6 <__hexnan+0x7a>
 800779e:	454c      	cmp	r4, r9
 80077a0:	d206      	bcs.n	80077b0 <__hexnan+0x64>
 80077a2:	2d07      	cmp	r5, #7
 80077a4:	dc04      	bgt.n	80077b0 <__hexnan+0x64>
 80077a6:	462a      	mov	r2, r5
 80077a8:	4649      	mov	r1, r9
 80077aa:	4620      	mov	r0, r4
 80077ac:	f7ff ffa8 	bl	8007700 <L_shift>
 80077b0:	4544      	cmp	r4, r8
 80077b2:	d944      	bls.n	800783e <__hexnan+0xf2>
 80077b4:	2300      	movs	r3, #0
 80077b6:	f1a4 0904 	sub.w	r9, r4, #4
 80077ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80077be:	f8cd b008 	str.w	fp, [sp, #8]
 80077c2:	464c      	mov	r4, r9
 80077c4:	461d      	mov	r5, r3
 80077c6:	9903      	ldr	r1, [sp, #12]
 80077c8:	e7d7      	b.n	800777a <__hexnan+0x2e>
 80077ca:	2a29      	cmp	r2, #41	; 0x29
 80077cc:	d14a      	bne.n	8007864 <__hexnan+0x118>
 80077ce:	3102      	adds	r1, #2
 80077d0:	f8ca 1000 	str.w	r1, [sl]
 80077d4:	f1bb 0f00 	cmp.w	fp, #0
 80077d8:	d044      	beq.n	8007864 <__hexnan+0x118>
 80077da:	454c      	cmp	r4, r9
 80077dc:	d206      	bcs.n	80077ec <__hexnan+0xa0>
 80077de:	2d07      	cmp	r5, #7
 80077e0:	dc04      	bgt.n	80077ec <__hexnan+0xa0>
 80077e2:	462a      	mov	r2, r5
 80077e4:	4649      	mov	r1, r9
 80077e6:	4620      	mov	r0, r4
 80077e8:	f7ff ff8a 	bl	8007700 <L_shift>
 80077ec:	4544      	cmp	r4, r8
 80077ee:	d928      	bls.n	8007842 <__hexnan+0xf6>
 80077f0:	4643      	mov	r3, r8
 80077f2:	f854 2b04 	ldr.w	r2, [r4], #4
 80077f6:	f843 2b04 	str.w	r2, [r3], #4
 80077fa:	42a6      	cmp	r6, r4
 80077fc:	d2f9      	bcs.n	80077f2 <__hexnan+0xa6>
 80077fe:	2200      	movs	r2, #0
 8007800:	f843 2b04 	str.w	r2, [r3], #4
 8007804:	429e      	cmp	r6, r3
 8007806:	d2fb      	bcs.n	8007800 <__hexnan+0xb4>
 8007808:	6833      	ldr	r3, [r6, #0]
 800780a:	b91b      	cbnz	r3, 8007814 <__hexnan+0xc8>
 800780c:	4546      	cmp	r6, r8
 800780e:	d127      	bne.n	8007860 <__hexnan+0x114>
 8007810:	2301      	movs	r3, #1
 8007812:	6033      	str	r3, [r6, #0]
 8007814:	2005      	movs	r0, #5
 8007816:	e026      	b.n	8007866 <__hexnan+0x11a>
 8007818:	3501      	adds	r5, #1
 800781a:	2d08      	cmp	r5, #8
 800781c:	f10b 0b01 	add.w	fp, fp, #1
 8007820:	dd06      	ble.n	8007830 <__hexnan+0xe4>
 8007822:	4544      	cmp	r4, r8
 8007824:	d9cf      	bls.n	80077c6 <__hexnan+0x7a>
 8007826:	2300      	movs	r3, #0
 8007828:	f844 3c04 	str.w	r3, [r4, #-4]
 800782c:	2501      	movs	r5, #1
 800782e:	3c04      	subs	r4, #4
 8007830:	6822      	ldr	r2, [r4, #0]
 8007832:	f000 000f 	and.w	r0, r0, #15
 8007836:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800783a:	6020      	str	r0, [r4, #0]
 800783c:	e7c3      	b.n	80077c6 <__hexnan+0x7a>
 800783e:	2508      	movs	r5, #8
 8007840:	e7c1      	b.n	80077c6 <__hexnan+0x7a>
 8007842:	9b01      	ldr	r3, [sp, #4]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d0df      	beq.n	8007808 <__hexnan+0xbc>
 8007848:	f04f 32ff 	mov.w	r2, #4294967295
 800784c:	f1c3 0320 	rsb	r3, r3, #32
 8007850:	fa22 f303 	lsr.w	r3, r2, r3
 8007854:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007858:	401a      	ands	r2, r3
 800785a:	f847 2c04 	str.w	r2, [r7, #-4]
 800785e:	e7d3      	b.n	8007808 <__hexnan+0xbc>
 8007860:	3e04      	subs	r6, #4
 8007862:	e7d1      	b.n	8007808 <__hexnan+0xbc>
 8007864:	2004      	movs	r0, #4
 8007866:	b007      	add	sp, #28
 8007868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800786c <__locale_ctype_ptr_l>:
 800786c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007870:	4770      	bx	lr

08007872 <__localeconv_l>:
 8007872:	30f0      	adds	r0, #240	; 0xf0
 8007874:	4770      	bx	lr
	...

08007878 <_localeconv_r>:
 8007878:	4b04      	ldr	r3, [pc, #16]	; (800788c <_localeconv_r+0x14>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6a18      	ldr	r0, [r3, #32]
 800787e:	4b04      	ldr	r3, [pc, #16]	; (8007890 <_localeconv_r+0x18>)
 8007880:	2800      	cmp	r0, #0
 8007882:	bf08      	it	eq
 8007884:	4618      	moveq	r0, r3
 8007886:	30f0      	adds	r0, #240	; 0xf0
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop
 800788c:	2000002c 	.word	0x2000002c
 8007890:	20000090 	.word	0x20000090

08007894 <malloc>:
 8007894:	4b02      	ldr	r3, [pc, #8]	; (80078a0 <malloc+0xc>)
 8007896:	4601      	mov	r1, r0
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	f000 bc7b 	b.w	8008194 <_malloc_r>
 800789e:	bf00      	nop
 80078a0:	2000002c 	.word	0x2000002c

080078a4 <__ascii_mbtowc>:
 80078a4:	b082      	sub	sp, #8
 80078a6:	b901      	cbnz	r1, 80078aa <__ascii_mbtowc+0x6>
 80078a8:	a901      	add	r1, sp, #4
 80078aa:	b142      	cbz	r2, 80078be <__ascii_mbtowc+0x1a>
 80078ac:	b14b      	cbz	r3, 80078c2 <__ascii_mbtowc+0x1e>
 80078ae:	7813      	ldrb	r3, [r2, #0]
 80078b0:	600b      	str	r3, [r1, #0]
 80078b2:	7812      	ldrb	r2, [r2, #0]
 80078b4:	1c10      	adds	r0, r2, #0
 80078b6:	bf18      	it	ne
 80078b8:	2001      	movne	r0, #1
 80078ba:	b002      	add	sp, #8
 80078bc:	4770      	bx	lr
 80078be:	4610      	mov	r0, r2
 80078c0:	e7fb      	b.n	80078ba <__ascii_mbtowc+0x16>
 80078c2:	f06f 0001 	mvn.w	r0, #1
 80078c6:	e7f8      	b.n	80078ba <__ascii_mbtowc+0x16>

080078c8 <memcpy>:
 80078c8:	b510      	push	{r4, lr}
 80078ca:	1e43      	subs	r3, r0, #1
 80078cc:	440a      	add	r2, r1
 80078ce:	4291      	cmp	r1, r2
 80078d0:	d100      	bne.n	80078d4 <memcpy+0xc>
 80078d2:	bd10      	pop	{r4, pc}
 80078d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078dc:	e7f7      	b.n	80078ce <memcpy+0x6>

080078de <_Balloc>:
 80078de:	b570      	push	{r4, r5, r6, lr}
 80078e0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078e2:	4604      	mov	r4, r0
 80078e4:	460e      	mov	r6, r1
 80078e6:	b93d      	cbnz	r5, 80078f8 <_Balloc+0x1a>
 80078e8:	2010      	movs	r0, #16
 80078ea:	f7ff ffd3 	bl	8007894 <malloc>
 80078ee:	6260      	str	r0, [r4, #36]	; 0x24
 80078f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078f4:	6005      	str	r5, [r0, #0]
 80078f6:	60c5      	str	r5, [r0, #12]
 80078f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80078fa:	68eb      	ldr	r3, [r5, #12]
 80078fc:	b183      	cbz	r3, 8007920 <_Balloc+0x42>
 80078fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007906:	b9b8      	cbnz	r0, 8007938 <_Balloc+0x5a>
 8007908:	2101      	movs	r1, #1
 800790a:	fa01 f506 	lsl.w	r5, r1, r6
 800790e:	1d6a      	adds	r2, r5, #5
 8007910:	0092      	lsls	r2, r2, #2
 8007912:	4620      	mov	r0, r4
 8007914:	f000 fbe1 	bl	80080da <_calloc_r>
 8007918:	b160      	cbz	r0, 8007934 <_Balloc+0x56>
 800791a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800791e:	e00e      	b.n	800793e <_Balloc+0x60>
 8007920:	2221      	movs	r2, #33	; 0x21
 8007922:	2104      	movs	r1, #4
 8007924:	4620      	mov	r0, r4
 8007926:	f000 fbd8 	bl	80080da <_calloc_r>
 800792a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800792c:	60e8      	str	r0, [r5, #12]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1e4      	bne.n	80078fe <_Balloc+0x20>
 8007934:	2000      	movs	r0, #0
 8007936:	bd70      	pop	{r4, r5, r6, pc}
 8007938:	6802      	ldr	r2, [r0, #0]
 800793a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800793e:	2300      	movs	r3, #0
 8007940:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007944:	e7f7      	b.n	8007936 <_Balloc+0x58>

08007946 <_Bfree>:
 8007946:	b570      	push	{r4, r5, r6, lr}
 8007948:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800794a:	4606      	mov	r6, r0
 800794c:	460d      	mov	r5, r1
 800794e:	b93c      	cbnz	r4, 8007960 <_Bfree+0x1a>
 8007950:	2010      	movs	r0, #16
 8007952:	f7ff ff9f 	bl	8007894 <malloc>
 8007956:	6270      	str	r0, [r6, #36]	; 0x24
 8007958:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800795c:	6004      	str	r4, [r0, #0]
 800795e:	60c4      	str	r4, [r0, #12]
 8007960:	b13d      	cbz	r5, 8007972 <_Bfree+0x2c>
 8007962:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007964:	686a      	ldr	r2, [r5, #4]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800796c:	6029      	str	r1, [r5, #0]
 800796e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007972:	bd70      	pop	{r4, r5, r6, pc}

08007974 <__multadd>:
 8007974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007978:	690d      	ldr	r5, [r1, #16]
 800797a:	461f      	mov	r7, r3
 800797c:	4606      	mov	r6, r0
 800797e:	460c      	mov	r4, r1
 8007980:	f101 0c14 	add.w	ip, r1, #20
 8007984:	2300      	movs	r3, #0
 8007986:	f8dc 0000 	ldr.w	r0, [ip]
 800798a:	b281      	uxth	r1, r0
 800798c:	fb02 7101 	mla	r1, r2, r1, r7
 8007990:	0c0f      	lsrs	r7, r1, #16
 8007992:	0c00      	lsrs	r0, r0, #16
 8007994:	fb02 7000 	mla	r0, r2, r0, r7
 8007998:	b289      	uxth	r1, r1
 800799a:	3301      	adds	r3, #1
 800799c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80079a0:	429d      	cmp	r5, r3
 80079a2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80079a6:	f84c 1b04 	str.w	r1, [ip], #4
 80079aa:	dcec      	bgt.n	8007986 <__multadd+0x12>
 80079ac:	b1d7      	cbz	r7, 80079e4 <__multadd+0x70>
 80079ae:	68a3      	ldr	r3, [r4, #8]
 80079b0:	42ab      	cmp	r3, r5
 80079b2:	dc12      	bgt.n	80079da <__multadd+0x66>
 80079b4:	6861      	ldr	r1, [r4, #4]
 80079b6:	4630      	mov	r0, r6
 80079b8:	3101      	adds	r1, #1
 80079ba:	f7ff ff90 	bl	80078de <_Balloc>
 80079be:	6922      	ldr	r2, [r4, #16]
 80079c0:	3202      	adds	r2, #2
 80079c2:	f104 010c 	add.w	r1, r4, #12
 80079c6:	4680      	mov	r8, r0
 80079c8:	0092      	lsls	r2, r2, #2
 80079ca:	300c      	adds	r0, #12
 80079cc:	f7ff ff7c 	bl	80078c8 <memcpy>
 80079d0:	4621      	mov	r1, r4
 80079d2:	4630      	mov	r0, r6
 80079d4:	f7ff ffb7 	bl	8007946 <_Bfree>
 80079d8:	4644      	mov	r4, r8
 80079da:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079de:	3501      	adds	r5, #1
 80079e0:	615f      	str	r7, [r3, #20]
 80079e2:	6125      	str	r5, [r4, #16]
 80079e4:	4620      	mov	r0, r4
 80079e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080079ea <__s2b>:
 80079ea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ee:	460c      	mov	r4, r1
 80079f0:	4615      	mov	r5, r2
 80079f2:	461f      	mov	r7, r3
 80079f4:	2209      	movs	r2, #9
 80079f6:	3308      	adds	r3, #8
 80079f8:	4606      	mov	r6, r0
 80079fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80079fe:	2100      	movs	r1, #0
 8007a00:	2201      	movs	r2, #1
 8007a02:	429a      	cmp	r2, r3
 8007a04:	db20      	blt.n	8007a48 <__s2b+0x5e>
 8007a06:	4630      	mov	r0, r6
 8007a08:	f7ff ff69 	bl	80078de <_Balloc>
 8007a0c:	9b08      	ldr	r3, [sp, #32]
 8007a0e:	6143      	str	r3, [r0, #20]
 8007a10:	2d09      	cmp	r5, #9
 8007a12:	f04f 0301 	mov.w	r3, #1
 8007a16:	6103      	str	r3, [r0, #16]
 8007a18:	dd19      	ble.n	8007a4e <__s2b+0x64>
 8007a1a:	f104 0809 	add.w	r8, r4, #9
 8007a1e:	46c1      	mov	r9, r8
 8007a20:	442c      	add	r4, r5
 8007a22:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007a26:	4601      	mov	r1, r0
 8007a28:	3b30      	subs	r3, #48	; 0x30
 8007a2a:	220a      	movs	r2, #10
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	f7ff ffa1 	bl	8007974 <__multadd>
 8007a32:	45a1      	cmp	r9, r4
 8007a34:	d1f5      	bne.n	8007a22 <__s2b+0x38>
 8007a36:	eb08 0405 	add.w	r4, r8, r5
 8007a3a:	3c08      	subs	r4, #8
 8007a3c:	1b2d      	subs	r5, r5, r4
 8007a3e:	1963      	adds	r3, r4, r5
 8007a40:	42bb      	cmp	r3, r7
 8007a42:	db07      	blt.n	8007a54 <__s2b+0x6a>
 8007a44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a48:	0052      	lsls	r2, r2, #1
 8007a4a:	3101      	adds	r1, #1
 8007a4c:	e7d9      	b.n	8007a02 <__s2b+0x18>
 8007a4e:	340a      	adds	r4, #10
 8007a50:	2509      	movs	r5, #9
 8007a52:	e7f3      	b.n	8007a3c <__s2b+0x52>
 8007a54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a58:	4601      	mov	r1, r0
 8007a5a:	3b30      	subs	r3, #48	; 0x30
 8007a5c:	220a      	movs	r2, #10
 8007a5e:	4630      	mov	r0, r6
 8007a60:	f7ff ff88 	bl	8007974 <__multadd>
 8007a64:	e7eb      	b.n	8007a3e <__s2b+0x54>

08007a66 <__hi0bits>:
 8007a66:	0c02      	lsrs	r2, r0, #16
 8007a68:	0412      	lsls	r2, r2, #16
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	b9b2      	cbnz	r2, 8007a9c <__hi0bits+0x36>
 8007a6e:	0403      	lsls	r3, r0, #16
 8007a70:	2010      	movs	r0, #16
 8007a72:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007a76:	bf04      	itt	eq
 8007a78:	021b      	lsleq	r3, r3, #8
 8007a7a:	3008      	addeq	r0, #8
 8007a7c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007a80:	bf04      	itt	eq
 8007a82:	011b      	lsleq	r3, r3, #4
 8007a84:	3004      	addeq	r0, #4
 8007a86:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007a8a:	bf04      	itt	eq
 8007a8c:	009b      	lsleq	r3, r3, #2
 8007a8e:	3002      	addeq	r0, #2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	db06      	blt.n	8007aa2 <__hi0bits+0x3c>
 8007a94:	005b      	lsls	r3, r3, #1
 8007a96:	d503      	bpl.n	8007aa0 <__hi0bits+0x3a>
 8007a98:	3001      	adds	r0, #1
 8007a9a:	4770      	bx	lr
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	e7e8      	b.n	8007a72 <__hi0bits+0xc>
 8007aa0:	2020      	movs	r0, #32
 8007aa2:	4770      	bx	lr

08007aa4 <__lo0bits>:
 8007aa4:	6803      	ldr	r3, [r0, #0]
 8007aa6:	f013 0207 	ands.w	r2, r3, #7
 8007aaa:	4601      	mov	r1, r0
 8007aac:	d00b      	beq.n	8007ac6 <__lo0bits+0x22>
 8007aae:	07da      	lsls	r2, r3, #31
 8007ab0:	d423      	bmi.n	8007afa <__lo0bits+0x56>
 8007ab2:	0798      	lsls	r0, r3, #30
 8007ab4:	bf49      	itett	mi
 8007ab6:	085b      	lsrmi	r3, r3, #1
 8007ab8:	089b      	lsrpl	r3, r3, #2
 8007aba:	2001      	movmi	r0, #1
 8007abc:	600b      	strmi	r3, [r1, #0]
 8007abe:	bf5c      	itt	pl
 8007ac0:	600b      	strpl	r3, [r1, #0]
 8007ac2:	2002      	movpl	r0, #2
 8007ac4:	4770      	bx	lr
 8007ac6:	b298      	uxth	r0, r3
 8007ac8:	b9a8      	cbnz	r0, 8007af6 <__lo0bits+0x52>
 8007aca:	0c1b      	lsrs	r3, r3, #16
 8007acc:	2010      	movs	r0, #16
 8007ace:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ad2:	bf04      	itt	eq
 8007ad4:	0a1b      	lsreq	r3, r3, #8
 8007ad6:	3008      	addeq	r0, #8
 8007ad8:	071a      	lsls	r2, r3, #28
 8007ada:	bf04      	itt	eq
 8007adc:	091b      	lsreq	r3, r3, #4
 8007ade:	3004      	addeq	r0, #4
 8007ae0:	079a      	lsls	r2, r3, #30
 8007ae2:	bf04      	itt	eq
 8007ae4:	089b      	lsreq	r3, r3, #2
 8007ae6:	3002      	addeq	r0, #2
 8007ae8:	07da      	lsls	r2, r3, #31
 8007aea:	d402      	bmi.n	8007af2 <__lo0bits+0x4e>
 8007aec:	085b      	lsrs	r3, r3, #1
 8007aee:	d006      	beq.n	8007afe <__lo0bits+0x5a>
 8007af0:	3001      	adds	r0, #1
 8007af2:	600b      	str	r3, [r1, #0]
 8007af4:	4770      	bx	lr
 8007af6:	4610      	mov	r0, r2
 8007af8:	e7e9      	b.n	8007ace <__lo0bits+0x2a>
 8007afa:	2000      	movs	r0, #0
 8007afc:	4770      	bx	lr
 8007afe:	2020      	movs	r0, #32
 8007b00:	4770      	bx	lr

08007b02 <__i2b>:
 8007b02:	b510      	push	{r4, lr}
 8007b04:	460c      	mov	r4, r1
 8007b06:	2101      	movs	r1, #1
 8007b08:	f7ff fee9 	bl	80078de <_Balloc>
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	6144      	str	r4, [r0, #20]
 8007b10:	6102      	str	r2, [r0, #16]
 8007b12:	bd10      	pop	{r4, pc}

08007b14 <__multiply>:
 8007b14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b18:	4614      	mov	r4, r2
 8007b1a:	690a      	ldr	r2, [r1, #16]
 8007b1c:	6923      	ldr	r3, [r4, #16]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	bfb8      	it	lt
 8007b22:	460b      	movlt	r3, r1
 8007b24:	4688      	mov	r8, r1
 8007b26:	bfbc      	itt	lt
 8007b28:	46a0      	movlt	r8, r4
 8007b2a:	461c      	movlt	r4, r3
 8007b2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007b30:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007b34:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b38:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b3c:	eb07 0609 	add.w	r6, r7, r9
 8007b40:	42b3      	cmp	r3, r6
 8007b42:	bfb8      	it	lt
 8007b44:	3101      	addlt	r1, #1
 8007b46:	f7ff feca 	bl	80078de <_Balloc>
 8007b4a:	f100 0514 	add.w	r5, r0, #20
 8007b4e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007b52:	462b      	mov	r3, r5
 8007b54:	2200      	movs	r2, #0
 8007b56:	4573      	cmp	r3, lr
 8007b58:	d316      	bcc.n	8007b88 <__multiply+0x74>
 8007b5a:	f104 0214 	add.w	r2, r4, #20
 8007b5e:	f108 0114 	add.w	r1, r8, #20
 8007b62:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007b66:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	9b00      	ldr	r3, [sp, #0]
 8007b6e:	9201      	str	r2, [sp, #4]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d80c      	bhi.n	8007b8e <__multiply+0x7a>
 8007b74:	2e00      	cmp	r6, #0
 8007b76:	dd03      	ble.n	8007b80 <__multiply+0x6c>
 8007b78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d05d      	beq.n	8007c3c <__multiply+0x128>
 8007b80:	6106      	str	r6, [r0, #16]
 8007b82:	b003      	add	sp, #12
 8007b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b88:	f843 2b04 	str.w	r2, [r3], #4
 8007b8c:	e7e3      	b.n	8007b56 <__multiply+0x42>
 8007b8e:	f8b2 b000 	ldrh.w	fp, [r2]
 8007b92:	f1bb 0f00 	cmp.w	fp, #0
 8007b96:	d023      	beq.n	8007be0 <__multiply+0xcc>
 8007b98:	4689      	mov	r9, r1
 8007b9a:	46ac      	mov	ip, r5
 8007b9c:	f04f 0800 	mov.w	r8, #0
 8007ba0:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ba4:	f8dc a000 	ldr.w	sl, [ip]
 8007ba8:	b2a3      	uxth	r3, r4
 8007baa:	fa1f fa8a 	uxth.w	sl, sl
 8007bae:	fb0b a303 	mla	r3, fp, r3, sl
 8007bb2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007bb6:	f8dc 4000 	ldr.w	r4, [ip]
 8007bba:	4443      	add	r3, r8
 8007bbc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007bc0:	fb0b 840a 	mla	r4, fp, sl, r8
 8007bc4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007bc8:	46e2      	mov	sl, ip
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007bd0:	454f      	cmp	r7, r9
 8007bd2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007bd6:	f84a 3b04 	str.w	r3, [sl], #4
 8007bda:	d82b      	bhi.n	8007c34 <__multiply+0x120>
 8007bdc:	f8cc 8004 	str.w	r8, [ip, #4]
 8007be0:	9b01      	ldr	r3, [sp, #4]
 8007be2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007be6:	3204      	adds	r2, #4
 8007be8:	f1ba 0f00 	cmp.w	sl, #0
 8007bec:	d020      	beq.n	8007c30 <__multiply+0x11c>
 8007bee:	682b      	ldr	r3, [r5, #0]
 8007bf0:	4689      	mov	r9, r1
 8007bf2:	46a8      	mov	r8, r5
 8007bf4:	f04f 0b00 	mov.w	fp, #0
 8007bf8:	f8b9 c000 	ldrh.w	ip, [r9]
 8007bfc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007c00:	fb0a 440c 	mla	r4, sl, ip, r4
 8007c04:	445c      	add	r4, fp
 8007c06:	46c4      	mov	ip, r8
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007c0e:	f84c 3b04 	str.w	r3, [ip], #4
 8007c12:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c16:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007c1a:	0c1b      	lsrs	r3, r3, #16
 8007c1c:	fb0a b303 	mla	r3, sl, r3, fp
 8007c20:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007c24:	454f      	cmp	r7, r9
 8007c26:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007c2a:	d805      	bhi.n	8007c38 <__multiply+0x124>
 8007c2c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007c30:	3504      	adds	r5, #4
 8007c32:	e79b      	b.n	8007b6c <__multiply+0x58>
 8007c34:	46d4      	mov	ip, sl
 8007c36:	e7b3      	b.n	8007ba0 <__multiply+0x8c>
 8007c38:	46e0      	mov	r8, ip
 8007c3a:	e7dd      	b.n	8007bf8 <__multiply+0xe4>
 8007c3c:	3e01      	subs	r6, #1
 8007c3e:	e799      	b.n	8007b74 <__multiply+0x60>

08007c40 <__pow5mult>:
 8007c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c44:	4615      	mov	r5, r2
 8007c46:	f012 0203 	ands.w	r2, r2, #3
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	460f      	mov	r7, r1
 8007c4e:	d007      	beq.n	8007c60 <__pow5mult+0x20>
 8007c50:	3a01      	subs	r2, #1
 8007c52:	4c21      	ldr	r4, [pc, #132]	; (8007cd8 <__pow5mult+0x98>)
 8007c54:	2300      	movs	r3, #0
 8007c56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c5a:	f7ff fe8b 	bl	8007974 <__multadd>
 8007c5e:	4607      	mov	r7, r0
 8007c60:	10ad      	asrs	r5, r5, #2
 8007c62:	d035      	beq.n	8007cd0 <__pow5mult+0x90>
 8007c64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c66:	b93c      	cbnz	r4, 8007c78 <__pow5mult+0x38>
 8007c68:	2010      	movs	r0, #16
 8007c6a:	f7ff fe13 	bl	8007894 <malloc>
 8007c6e:	6270      	str	r0, [r6, #36]	; 0x24
 8007c70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c74:	6004      	str	r4, [r0, #0]
 8007c76:	60c4      	str	r4, [r0, #12]
 8007c78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c80:	b94c      	cbnz	r4, 8007c96 <__pow5mult+0x56>
 8007c82:	f240 2171 	movw	r1, #625	; 0x271
 8007c86:	4630      	mov	r0, r6
 8007c88:	f7ff ff3b 	bl	8007b02 <__i2b>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c92:	4604      	mov	r4, r0
 8007c94:	6003      	str	r3, [r0, #0]
 8007c96:	f04f 0800 	mov.w	r8, #0
 8007c9a:	07eb      	lsls	r3, r5, #31
 8007c9c:	d50a      	bpl.n	8007cb4 <__pow5mult+0x74>
 8007c9e:	4639      	mov	r1, r7
 8007ca0:	4622      	mov	r2, r4
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f7ff ff36 	bl	8007b14 <__multiply>
 8007ca8:	4639      	mov	r1, r7
 8007caa:	4681      	mov	r9, r0
 8007cac:	4630      	mov	r0, r6
 8007cae:	f7ff fe4a 	bl	8007946 <_Bfree>
 8007cb2:	464f      	mov	r7, r9
 8007cb4:	106d      	asrs	r5, r5, #1
 8007cb6:	d00b      	beq.n	8007cd0 <__pow5mult+0x90>
 8007cb8:	6820      	ldr	r0, [r4, #0]
 8007cba:	b938      	cbnz	r0, 8007ccc <__pow5mult+0x8c>
 8007cbc:	4622      	mov	r2, r4
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	f7ff ff27 	bl	8007b14 <__multiply>
 8007cc6:	6020      	str	r0, [r4, #0]
 8007cc8:	f8c0 8000 	str.w	r8, [r0]
 8007ccc:	4604      	mov	r4, r0
 8007cce:	e7e4      	b.n	8007c9a <__pow5mult+0x5a>
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cd6:	bf00      	nop
 8007cd8:	08008918 	.word	0x08008918

08007cdc <__lshift>:
 8007cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce0:	460c      	mov	r4, r1
 8007ce2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ce6:	6923      	ldr	r3, [r4, #16]
 8007ce8:	6849      	ldr	r1, [r1, #4]
 8007cea:	eb0a 0903 	add.w	r9, sl, r3
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	4607      	mov	r7, r0
 8007cf2:	4616      	mov	r6, r2
 8007cf4:	f109 0501 	add.w	r5, r9, #1
 8007cf8:	42ab      	cmp	r3, r5
 8007cfa:	db32      	blt.n	8007d62 <__lshift+0x86>
 8007cfc:	4638      	mov	r0, r7
 8007cfe:	f7ff fdee 	bl	80078de <_Balloc>
 8007d02:	2300      	movs	r3, #0
 8007d04:	4680      	mov	r8, r0
 8007d06:	f100 0114 	add.w	r1, r0, #20
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	4553      	cmp	r3, sl
 8007d0e:	db2b      	blt.n	8007d68 <__lshift+0x8c>
 8007d10:	6920      	ldr	r0, [r4, #16]
 8007d12:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d16:	f104 0314 	add.w	r3, r4, #20
 8007d1a:	f016 021f 	ands.w	r2, r6, #31
 8007d1e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d22:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d26:	d025      	beq.n	8007d74 <__lshift+0x98>
 8007d28:	f1c2 0e20 	rsb	lr, r2, #32
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	681e      	ldr	r6, [r3, #0]
 8007d30:	468a      	mov	sl, r1
 8007d32:	4096      	lsls	r6, r2
 8007d34:	4330      	orrs	r0, r6
 8007d36:	f84a 0b04 	str.w	r0, [sl], #4
 8007d3a:	f853 0b04 	ldr.w	r0, [r3], #4
 8007d3e:	459c      	cmp	ip, r3
 8007d40:	fa20 f00e 	lsr.w	r0, r0, lr
 8007d44:	d814      	bhi.n	8007d70 <__lshift+0x94>
 8007d46:	6048      	str	r0, [r1, #4]
 8007d48:	b108      	cbz	r0, 8007d4e <__lshift+0x72>
 8007d4a:	f109 0502 	add.w	r5, r9, #2
 8007d4e:	3d01      	subs	r5, #1
 8007d50:	4638      	mov	r0, r7
 8007d52:	f8c8 5010 	str.w	r5, [r8, #16]
 8007d56:	4621      	mov	r1, r4
 8007d58:	f7ff fdf5 	bl	8007946 <_Bfree>
 8007d5c:	4640      	mov	r0, r8
 8007d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d62:	3101      	adds	r1, #1
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	e7c7      	b.n	8007cf8 <__lshift+0x1c>
 8007d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	e7cd      	b.n	8007d0c <__lshift+0x30>
 8007d70:	4651      	mov	r1, sl
 8007d72:	e7dc      	b.n	8007d2e <__lshift+0x52>
 8007d74:	3904      	subs	r1, #4
 8007d76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d7a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d7e:	459c      	cmp	ip, r3
 8007d80:	d8f9      	bhi.n	8007d76 <__lshift+0x9a>
 8007d82:	e7e4      	b.n	8007d4e <__lshift+0x72>

08007d84 <__mcmp>:
 8007d84:	6903      	ldr	r3, [r0, #16]
 8007d86:	690a      	ldr	r2, [r1, #16]
 8007d88:	1a9b      	subs	r3, r3, r2
 8007d8a:	b530      	push	{r4, r5, lr}
 8007d8c:	d10c      	bne.n	8007da8 <__mcmp+0x24>
 8007d8e:	0092      	lsls	r2, r2, #2
 8007d90:	3014      	adds	r0, #20
 8007d92:	3114      	adds	r1, #20
 8007d94:	1884      	adds	r4, r0, r2
 8007d96:	4411      	add	r1, r2
 8007d98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007da0:	4295      	cmp	r5, r2
 8007da2:	d003      	beq.n	8007dac <__mcmp+0x28>
 8007da4:	d305      	bcc.n	8007db2 <__mcmp+0x2e>
 8007da6:	2301      	movs	r3, #1
 8007da8:	4618      	mov	r0, r3
 8007daa:	bd30      	pop	{r4, r5, pc}
 8007dac:	42a0      	cmp	r0, r4
 8007dae:	d3f3      	bcc.n	8007d98 <__mcmp+0x14>
 8007db0:	e7fa      	b.n	8007da8 <__mcmp+0x24>
 8007db2:	f04f 33ff 	mov.w	r3, #4294967295
 8007db6:	e7f7      	b.n	8007da8 <__mcmp+0x24>

08007db8 <__mdiff>:
 8007db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dbc:	460d      	mov	r5, r1
 8007dbe:	4607      	mov	r7, r0
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	f7ff ffdd 	bl	8007d84 <__mcmp>
 8007dca:	1e06      	subs	r6, r0, #0
 8007dcc:	d108      	bne.n	8007de0 <__mdiff+0x28>
 8007dce:	4631      	mov	r1, r6
 8007dd0:	4638      	mov	r0, r7
 8007dd2:	f7ff fd84 	bl	80078de <_Balloc>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de0:	bfa4      	itt	ge
 8007de2:	4623      	movge	r3, r4
 8007de4:	462c      	movge	r4, r5
 8007de6:	4638      	mov	r0, r7
 8007de8:	6861      	ldr	r1, [r4, #4]
 8007dea:	bfa6      	itte	ge
 8007dec:	461d      	movge	r5, r3
 8007dee:	2600      	movge	r6, #0
 8007df0:	2601      	movlt	r6, #1
 8007df2:	f7ff fd74 	bl	80078de <_Balloc>
 8007df6:	692b      	ldr	r3, [r5, #16]
 8007df8:	60c6      	str	r6, [r0, #12]
 8007dfa:	6926      	ldr	r6, [r4, #16]
 8007dfc:	f105 0914 	add.w	r9, r5, #20
 8007e00:	f104 0214 	add.w	r2, r4, #20
 8007e04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007e08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007e0c:	f100 0514 	add.w	r5, r0, #20
 8007e10:	f04f 0e00 	mov.w	lr, #0
 8007e14:	f852 ab04 	ldr.w	sl, [r2], #4
 8007e18:	f859 4b04 	ldr.w	r4, [r9], #4
 8007e1c:	fa1e f18a 	uxtah	r1, lr, sl
 8007e20:	b2a3      	uxth	r3, r4
 8007e22:	1ac9      	subs	r1, r1, r3
 8007e24:	0c23      	lsrs	r3, r4, #16
 8007e26:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007e2a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007e2e:	b289      	uxth	r1, r1
 8007e30:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007e34:	45c8      	cmp	r8, r9
 8007e36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007e3a:	4694      	mov	ip, r2
 8007e3c:	f845 3b04 	str.w	r3, [r5], #4
 8007e40:	d8e8      	bhi.n	8007e14 <__mdiff+0x5c>
 8007e42:	45bc      	cmp	ip, r7
 8007e44:	d304      	bcc.n	8007e50 <__mdiff+0x98>
 8007e46:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007e4a:	b183      	cbz	r3, 8007e6e <__mdiff+0xb6>
 8007e4c:	6106      	str	r6, [r0, #16]
 8007e4e:	e7c5      	b.n	8007ddc <__mdiff+0x24>
 8007e50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007e54:	fa1e f381 	uxtah	r3, lr, r1
 8007e58:	141a      	asrs	r2, r3, #16
 8007e5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e64:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007e68:	f845 3b04 	str.w	r3, [r5], #4
 8007e6c:	e7e9      	b.n	8007e42 <__mdiff+0x8a>
 8007e6e:	3e01      	subs	r6, #1
 8007e70:	e7e9      	b.n	8007e46 <__mdiff+0x8e>
	...

08007e74 <__ulp>:
 8007e74:	4b12      	ldr	r3, [pc, #72]	; (8007ec0 <__ulp+0x4c>)
 8007e76:	ee10 2a90 	vmov	r2, s1
 8007e7a:	401a      	ands	r2, r3
 8007e7c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	dd04      	ble.n	8007e8e <__ulp+0x1a>
 8007e84:	2000      	movs	r0, #0
 8007e86:	4619      	mov	r1, r3
 8007e88:	ec41 0b10 	vmov	d0, r0, r1
 8007e8c:	4770      	bx	lr
 8007e8e:	425b      	negs	r3, r3
 8007e90:	151b      	asrs	r3, r3, #20
 8007e92:	2b13      	cmp	r3, #19
 8007e94:	f04f 0000 	mov.w	r0, #0
 8007e98:	f04f 0100 	mov.w	r1, #0
 8007e9c:	dc04      	bgt.n	8007ea8 <__ulp+0x34>
 8007e9e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007ea2:	fa42 f103 	asr.w	r1, r2, r3
 8007ea6:	e7ef      	b.n	8007e88 <__ulp+0x14>
 8007ea8:	3b14      	subs	r3, #20
 8007eaa:	2b1e      	cmp	r3, #30
 8007eac:	f04f 0201 	mov.w	r2, #1
 8007eb0:	bfda      	itte	le
 8007eb2:	f1c3 031f 	rsble	r3, r3, #31
 8007eb6:	fa02 f303 	lslle.w	r3, r2, r3
 8007eba:	4613      	movgt	r3, r2
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	e7e3      	b.n	8007e88 <__ulp+0x14>
 8007ec0:	7ff00000 	.word	0x7ff00000

08007ec4 <__b2d>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	6905      	ldr	r5, [r0, #16]
 8007ec8:	f100 0714 	add.w	r7, r0, #20
 8007ecc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007ed0:	1f2e      	subs	r6, r5, #4
 8007ed2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f7ff fdc5 	bl	8007a66 <__hi0bits>
 8007edc:	f1c0 0320 	rsb	r3, r0, #32
 8007ee0:	280a      	cmp	r0, #10
 8007ee2:	600b      	str	r3, [r1, #0]
 8007ee4:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007f5c <__b2d+0x98>
 8007ee8:	dc14      	bgt.n	8007f14 <__b2d+0x50>
 8007eea:	f1c0 0e0b 	rsb	lr, r0, #11
 8007eee:	fa24 f10e 	lsr.w	r1, r4, lr
 8007ef2:	42b7      	cmp	r7, r6
 8007ef4:	ea41 030c 	orr.w	r3, r1, ip
 8007ef8:	bf34      	ite	cc
 8007efa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007efe:	2100      	movcs	r1, #0
 8007f00:	3015      	adds	r0, #21
 8007f02:	fa04 f000 	lsl.w	r0, r4, r0
 8007f06:	fa21 f10e 	lsr.w	r1, r1, lr
 8007f0a:	ea40 0201 	orr.w	r2, r0, r1
 8007f0e:	ec43 2b10 	vmov	d0, r2, r3
 8007f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f14:	42b7      	cmp	r7, r6
 8007f16:	bf3a      	itte	cc
 8007f18:	f1a5 0608 	subcc.w	r6, r5, #8
 8007f1c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007f20:	2100      	movcs	r1, #0
 8007f22:	380b      	subs	r0, #11
 8007f24:	d015      	beq.n	8007f52 <__b2d+0x8e>
 8007f26:	4084      	lsls	r4, r0
 8007f28:	f1c0 0520 	rsb	r5, r0, #32
 8007f2c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007f30:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007f34:	42be      	cmp	r6, r7
 8007f36:	fa21 fc05 	lsr.w	ip, r1, r5
 8007f3a:	ea44 030c 	orr.w	r3, r4, ip
 8007f3e:	bf8c      	ite	hi
 8007f40:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007f44:	2400      	movls	r4, #0
 8007f46:	fa01 f000 	lsl.w	r0, r1, r0
 8007f4a:	40ec      	lsrs	r4, r5
 8007f4c:	ea40 0204 	orr.w	r2, r0, r4
 8007f50:	e7dd      	b.n	8007f0e <__b2d+0x4a>
 8007f52:	ea44 030c 	orr.w	r3, r4, ip
 8007f56:	460a      	mov	r2, r1
 8007f58:	e7d9      	b.n	8007f0e <__b2d+0x4a>
 8007f5a:	bf00      	nop
 8007f5c:	3ff00000 	.word	0x3ff00000

08007f60 <__d2b>:
 8007f60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f64:	460e      	mov	r6, r1
 8007f66:	2101      	movs	r1, #1
 8007f68:	ec59 8b10 	vmov	r8, r9, d0
 8007f6c:	4615      	mov	r5, r2
 8007f6e:	f7ff fcb6 	bl	80078de <_Balloc>
 8007f72:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007f76:	4607      	mov	r7, r0
 8007f78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f7c:	bb34      	cbnz	r4, 8007fcc <__d2b+0x6c>
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	f1b8 0300 	subs.w	r3, r8, #0
 8007f84:	d027      	beq.n	8007fd6 <__d2b+0x76>
 8007f86:	a802      	add	r0, sp, #8
 8007f88:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007f8c:	f7ff fd8a 	bl	8007aa4 <__lo0bits>
 8007f90:	9900      	ldr	r1, [sp, #0]
 8007f92:	b1f0      	cbz	r0, 8007fd2 <__d2b+0x72>
 8007f94:	9a01      	ldr	r2, [sp, #4]
 8007f96:	f1c0 0320 	rsb	r3, r0, #32
 8007f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f9e:	430b      	orrs	r3, r1
 8007fa0:	40c2      	lsrs	r2, r0
 8007fa2:	617b      	str	r3, [r7, #20]
 8007fa4:	9201      	str	r2, [sp, #4]
 8007fa6:	9b01      	ldr	r3, [sp, #4]
 8007fa8:	61bb      	str	r3, [r7, #24]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	bf14      	ite	ne
 8007fae:	2102      	movne	r1, #2
 8007fb0:	2101      	moveq	r1, #1
 8007fb2:	6139      	str	r1, [r7, #16]
 8007fb4:	b1c4      	cbz	r4, 8007fe8 <__d2b+0x88>
 8007fb6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007fba:	4404      	add	r4, r0
 8007fbc:	6034      	str	r4, [r6, #0]
 8007fbe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007fc2:	6028      	str	r0, [r5, #0]
 8007fc4:	4638      	mov	r0, r7
 8007fc6:	b003      	add	sp, #12
 8007fc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fd0:	e7d5      	b.n	8007f7e <__d2b+0x1e>
 8007fd2:	6179      	str	r1, [r7, #20]
 8007fd4:	e7e7      	b.n	8007fa6 <__d2b+0x46>
 8007fd6:	a801      	add	r0, sp, #4
 8007fd8:	f7ff fd64 	bl	8007aa4 <__lo0bits>
 8007fdc:	9b01      	ldr	r3, [sp, #4]
 8007fde:	617b      	str	r3, [r7, #20]
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	6139      	str	r1, [r7, #16]
 8007fe4:	3020      	adds	r0, #32
 8007fe6:	e7e5      	b.n	8007fb4 <__d2b+0x54>
 8007fe8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007fec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ff0:	6030      	str	r0, [r6, #0]
 8007ff2:	6918      	ldr	r0, [r3, #16]
 8007ff4:	f7ff fd37 	bl	8007a66 <__hi0bits>
 8007ff8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007ffc:	e7e1      	b.n	8007fc2 <__d2b+0x62>

08007ffe <__ratio>:
 8007ffe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008002:	4688      	mov	r8, r1
 8008004:	4669      	mov	r1, sp
 8008006:	4681      	mov	r9, r0
 8008008:	f7ff ff5c 	bl	8007ec4 <__b2d>
 800800c:	a901      	add	r1, sp, #4
 800800e:	4640      	mov	r0, r8
 8008010:	ec57 6b10 	vmov	r6, r7, d0
 8008014:	f7ff ff56 	bl	8007ec4 <__b2d>
 8008018:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800801c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008020:	eba3 0c02 	sub.w	ip, r3, r2
 8008024:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008028:	1a9b      	subs	r3, r3, r2
 800802a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800802e:	ec5b ab10 	vmov	sl, fp, d0
 8008032:	2b00      	cmp	r3, #0
 8008034:	bfce      	itee	gt
 8008036:	463a      	movgt	r2, r7
 8008038:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800803c:	465a      	movle	r2, fp
 800803e:	4659      	mov	r1, fp
 8008040:	463d      	mov	r5, r7
 8008042:	bfd4      	ite	le
 8008044:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8008048:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800804c:	4630      	mov	r0, r6
 800804e:	ee10 2a10 	vmov	r2, s0
 8008052:	460b      	mov	r3, r1
 8008054:	4629      	mov	r1, r5
 8008056:	f7f8 fc09 	bl	800086c <__aeabi_ddiv>
 800805a:	ec41 0b10 	vmov	d0, r0, r1
 800805e:	b003      	add	sp, #12
 8008060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008064 <__copybits>:
 8008064:	3901      	subs	r1, #1
 8008066:	b510      	push	{r4, lr}
 8008068:	1149      	asrs	r1, r1, #5
 800806a:	6914      	ldr	r4, [r2, #16]
 800806c:	3101      	adds	r1, #1
 800806e:	f102 0314 	add.w	r3, r2, #20
 8008072:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008076:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800807a:	42a3      	cmp	r3, r4
 800807c:	4602      	mov	r2, r0
 800807e:	d303      	bcc.n	8008088 <__copybits+0x24>
 8008080:	2300      	movs	r3, #0
 8008082:	428a      	cmp	r2, r1
 8008084:	d305      	bcc.n	8008092 <__copybits+0x2e>
 8008086:	bd10      	pop	{r4, pc}
 8008088:	f853 2b04 	ldr.w	r2, [r3], #4
 800808c:	f840 2b04 	str.w	r2, [r0], #4
 8008090:	e7f3      	b.n	800807a <__copybits+0x16>
 8008092:	f842 3b04 	str.w	r3, [r2], #4
 8008096:	e7f4      	b.n	8008082 <__copybits+0x1e>

08008098 <__any_on>:
 8008098:	f100 0214 	add.w	r2, r0, #20
 800809c:	6900      	ldr	r0, [r0, #16]
 800809e:	114b      	asrs	r3, r1, #5
 80080a0:	4298      	cmp	r0, r3
 80080a2:	b510      	push	{r4, lr}
 80080a4:	db11      	blt.n	80080ca <__any_on+0x32>
 80080a6:	dd0a      	ble.n	80080be <__any_on+0x26>
 80080a8:	f011 011f 	ands.w	r1, r1, #31
 80080ac:	d007      	beq.n	80080be <__any_on+0x26>
 80080ae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80080b2:	fa24 f001 	lsr.w	r0, r4, r1
 80080b6:	fa00 f101 	lsl.w	r1, r0, r1
 80080ba:	428c      	cmp	r4, r1
 80080bc:	d10b      	bne.n	80080d6 <__any_on+0x3e>
 80080be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d803      	bhi.n	80080ce <__any_on+0x36>
 80080c6:	2000      	movs	r0, #0
 80080c8:	bd10      	pop	{r4, pc}
 80080ca:	4603      	mov	r3, r0
 80080cc:	e7f7      	b.n	80080be <__any_on+0x26>
 80080ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80080d2:	2900      	cmp	r1, #0
 80080d4:	d0f5      	beq.n	80080c2 <__any_on+0x2a>
 80080d6:	2001      	movs	r0, #1
 80080d8:	e7f6      	b.n	80080c8 <__any_on+0x30>

080080da <_calloc_r>:
 80080da:	b538      	push	{r3, r4, r5, lr}
 80080dc:	fb02 f401 	mul.w	r4, r2, r1
 80080e0:	4621      	mov	r1, r4
 80080e2:	f000 f857 	bl	8008194 <_malloc_r>
 80080e6:	4605      	mov	r5, r0
 80080e8:	b118      	cbz	r0, 80080f2 <_calloc_r+0x18>
 80080ea:	4622      	mov	r2, r4
 80080ec:	2100      	movs	r1, #0
 80080ee:	f7fc fcb3 	bl	8004a58 <memset>
 80080f2:	4628      	mov	r0, r5
 80080f4:	bd38      	pop	{r3, r4, r5, pc}
	...

080080f8 <_free_r>:
 80080f8:	b538      	push	{r3, r4, r5, lr}
 80080fa:	4605      	mov	r5, r0
 80080fc:	2900      	cmp	r1, #0
 80080fe:	d045      	beq.n	800818c <_free_r+0x94>
 8008100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008104:	1f0c      	subs	r4, r1, #4
 8008106:	2b00      	cmp	r3, #0
 8008108:	bfb8      	it	lt
 800810a:	18e4      	addlt	r4, r4, r3
 800810c:	f000 fa36 	bl	800857c <__malloc_lock>
 8008110:	4a1f      	ldr	r2, [pc, #124]	; (8008190 <_free_r+0x98>)
 8008112:	6813      	ldr	r3, [r2, #0]
 8008114:	4610      	mov	r0, r2
 8008116:	b933      	cbnz	r3, 8008126 <_free_r+0x2e>
 8008118:	6063      	str	r3, [r4, #4]
 800811a:	6014      	str	r4, [r2, #0]
 800811c:	4628      	mov	r0, r5
 800811e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008122:	f000 ba2c 	b.w	800857e <__malloc_unlock>
 8008126:	42a3      	cmp	r3, r4
 8008128:	d90c      	bls.n	8008144 <_free_r+0x4c>
 800812a:	6821      	ldr	r1, [r4, #0]
 800812c:	1862      	adds	r2, r4, r1
 800812e:	4293      	cmp	r3, r2
 8008130:	bf04      	itt	eq
 8008132:	681a      	ldreq	r2, [r3, #0]
 8008134:	685b      	ldreq	r3, [r3, #4]
 8008136:	6063      	str	r3, [r4, #4]
 8008138:	bf04      	itt	eq
 800813a:	1852      	addeq	r2, r2, r1
 800813c:	6022      	streq	r2, [r4, #0]
 800813e:	6004      	str	r4, [r0, #0]
 8008140:	e7ec      	b.n	800811c <_free_r+0x24>
 8008142:	4613      	mov	r3, r2
 8008144:	685a      	ldr	r2, [r3, #4]
 8008146:	b10a      	cbz	r2, 800814c <_free_r+0x54>
 8008148:	42a2      	cmp	r2, r4
 800814a:	d9fa      	bls.n	8008142 <_free_r+0x4a>
 800814c:	6819      	ldr	r1, [r3, #0]
 800814e:	1858      	adds	r0, r3, r1
 8008150:	42a0      	cmp	r0, r4
 8008152:	d10b      	bne.n	800816c <_free_r+0x74>
 8008154:	6820      	ldr	r0, [r4, #0]
 8008156:	4401      	add	r1, r0
 8008158:	1858      	adds	r0, r3, r1
 800815a:	4282      	cmp	r2, r0
 800815c:	6019      	str	r1, [r3, #0]
 800815e:	d1dd      	bne.n	800811c <_free_r+0x24>
 8008160:	6810      	ldr	r0, [r2, #0]
 8008162:	6852      	ldr	r2, [r2, #4]
 8008164:	605a      	str	r2, [r3, #4]
 8008166:	4401      	add	r1, r0
 8008168:	6019      	str	r1, [r3, #0]
 800816a:	e7d7      	b.n	800811c <_free_r+0x24>
 800816c:	d902      	bls.n	8008174 <_free_r+0x7c>
 800816e:	230c      	movs	r3, #12
 8008170:	602b      	str	r3, [r5, #0]
 8008172:	e7d3      	b.n	800811c <_free_r+0x24>
 8008174:	6820      	ldr	r0, [r4, #0]
 8008176:	1821      	adds	r1, r4, r0
 8008178:	428a      	cmp	r2, r1
 800817a:	bf04      	itt	eq
 800817c:	6811      	ldreq	r1, [r2, #0]
 800817e:	6852      	ldreq	r2, [r2, #4]
 8008180:	6062      	str	r2, [r4, #4]
 8008182:	bf04      	itt	eq
 8008184:	1809      	addeq	r1, r1, r0
 8008186:	6021      	streq	r1, [r4, #0]
 8008188:	605c      	str	r4, [r3, #4]
 800818a:	e7c7      	b.n	800811c <_free_r+0x24>
 800818c:	bd38      	pop	{r3, r4, r5, pc}
 800818e:	bf00      	nop
 8008190:	2000021c 	.word	0x2000021c

08008194 <_malloc_r>:
 8008194:	b570      	push	{r4, r5, r6, lr}
 8008196:	1ccd      	adds	r5, r1, #3
 8008198:	f025 0503 	bic.w	r5, r5, #3
 800819c:	3508      	adds	r5, #8
 800819e:	2d0c      	cmp	r5, #12
 80081a0:	bf38      	it	cc
 80081a2:	250c      	movcc	r5, #12
 80081a4:	2d00      	cmp	r5, #0
 80081a6:	4606      	mov	r6, r0
 80081a8:	db01      	blt.n	80081ae <_malloc_r+0x1a>
 80081aa:	42a9      	cmp	r1, r5
 80081ac:	d903      	bls.n	80081b6 <_malloc_r+0x22>
 80081ae:	230c      	movs	r3, #12
 80081b0:	6033      	str	r3, [r6, #0]
 80081b2:	2000      	movs	r0, #0
 80081b4:	bd70      	pop	{r4, r5, r6, pc}
 80081b6:	f000 f9e1 	bl	800857c <__malloc_lock>
 80081ba:	4a21      	ldr	r2, [pc, #132]	; (8008240 <_malloc_r+0xac>)
 80081bc:	6814      	ldr	r4, [r2, #0]
 80081be:	4621      	mov	r1, r4
 80081c0:	b991      	cbnz	r1, 80081e8 <_malloc_r+0x54>
 80081c2:	4c20      	ldr	r4, [pc, #128]	; (8008244 <_malloc_r+0xb0>)
 80081c4:	6823      	ldr	r3, [r4, #0]
 80081c6:	b91b      	cbnz	r3, 80081d0 <_malloc_r+0x3c>
 80081c8:	4630      	mov	r0, r6
 80081ca:	f000 f98f 	bl	80084ec <_sbrk_r>
 80081ce:	6020      	str	r0, [r4, #0]
 80081d0:	4629      	mov	r1, r5
 80081d2:	4630      	mov	r0, r6
 80081d4:	f000 f98a 	bl	80084ec <_sbrk_r>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	d124      	bne.n	8008226 <_malloc_r+0x92>
 80081dc:	230c      	movs	r3, #12
 80081de:	6033      	str	r3, [r6, #0]
 80081e0:	4630      	mov	r0, r6
 80081e2:	f000 f9cc 	bl	800857e <__malloc_unlock>
 80081e6:	e7e4      	b.n	80081b2 <_malloc_r+0x1e>
 80081e8:	680b      	ldr	r3, [r1, #0]
 80081ea:	1b5b      	subs	r3, r3, r5
 80081ec:	d418      	bmi.n	8008220 <_malloc_r+0x8c>
 80081ee:	2b0b      	cmp	r3, #11
 80081f0:	d90f      	bls.n	8008212 <_malloc_r+0x7e>
 80081f2:	600b      	str	r3, [r1, #0]
 80081f4:	50cd      	str	r5, [r1, r3]
 80081f6:	18cc      	adds	r4, r1, r3
 80081f8:	4630      	mov	r0, r6
 80081fa:	f000 f9c0 	bl	800857e <__malloc_unlock>
 80081fe:	f104 000b 	add.w	r0, r4, #11
 8008202:	1d23      	adds	r3, r4, #4
 8008204:	f020 0007 	bic.w	r0, r0, #7
 8008208:	1ac3      	subs	r3, r0, r3
 800820a:	d0d3      	beq.n	80081b4 <_malloc_r+0x20>
 800820c:	425a      	negs	r2, r3
 800820e:	50e2      	str	r2, [r4, r3]
 8008210:	e7d0      	b.n	80081b4 <_malloc_r+0x20>
 8008212:	428c      	cmp	r4, r1
 8008214:	684b      	ldr	r3, [r1, #4]
 8008216:	bf16      	itet	ne
 8008218:	6063      	strne	r3, [r4, #4]
 800821a:	6013      	streq	r3, [r2, #0]
 800821c:	460c      	movne	r4, r1
 800821e:	e7eb      	b.n	80081f8 <_malloc_r+0x64>
 8008220:	460c      	mov	r4, r1
 8008222:	6849      	ldr	r1, [r1, #4]
 8008224:	e7cc      	b.n	80081c0 <_malloc_r+0x2c>
 8008226:	1cc4      	adds	r4, r0, #3
 8008228:	f024 0403 	bic.w	r4, r4, #3
 800822c:	42a0      	cmp	r0, r4
 800822e:	d005      	beq.n	800823c <_malloc_r+0xa8>
 8008230:	1a21      	subs	r1, r4, r0
 8008232:	4630      	mov	r0, r6
 8008234:	f000 f95a 	bl	80084ec <_sbrk_r>
 8008238:	3001      	adds	r0, #1
 800823a:	d0cf      	beq.n	80081dc <_malloc_r+0x48>
 800823c:	6025      	str	r5, [r4, #0]
 800823e:	e7db      	b.n	80081f8 <_malloc_r+0x64>
 8008240:	2000021c 	.word	0x2000021c
 8008244:	20000220 	.word	0x20000220

08008248 <__ssputs_r>:
 8008248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800824c:	688e      	ldr	r6, [r1, #8]
 800824e:	429e      	cmp	r6, r3
 8008250:	4682      	mov	sl, r0
 8008252:	460c      	mov	r4, r1
 8008254:	4690      	mov	r8, r2
 8008256:	4699      	mov	r9, r3
 8008258:	d837      	bhi.n	80082ca <__ssputs_r+0x82>
 800825a:	898a      	ldrh	r2, [r1, #12]
 800825c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008260:	d031      	beq.n	80082c6 <__ssputs_r+0x7e>
 8008262:	6825      	ldr	r5, [r4, #0]
 8008264:	6909      	ldr	r1, [r1, #16]
 8008266:	1a6f      	subs	r7, r5, r1
 8008268:	6965      	ldr	r5, [r4, #20]
 800826a:	2302      	movs	r3, #2
 800826c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008270:	fb95 f5f3 	sdiv	r5, r5, r3
 8008274:	f109 0301 	add.w	r3, r9, #1
 8008278:	443b      	add	r3, r7
 800827a:	429d      	cmp	r5, r3
 800827c:	bf38      	it	cc
 800827e:	461d      	movcc	r5, r3
 8008280:	0553      	lsls	r3, r2, #21
 8008282:	d530      	bpl.n	80082e6 <__ssputs_r+0x9e>
 8008284:	4629      	mov	r1, r5
 8008286:	f7ff ff85 	bl	8008194 <_malloc_r>
 800828a:	4606      	mov	r6, r0
 800828c:	b950      	cbnz	r0, 80082a4 <__ssputs_r+0x5c>
 800828e:	230c      	movs	r3, #12
 8008290:	f8ca 3000 	str.w	r3, [sl]
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800829a:	81a3      	strh	r3, [r4, #12]
 800829c:	f04f 30ff 	mov.w	r0, #4294967295
 80082a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082a4:	463a      	mov	r2, r7
 80082a6:	6921      	ldr	r1, [r4, #16]
 80082a8:	f7ff fb0e 	bl	80078c8 <memcpy>
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082b6:	81a3      	strh	r3, [r4, #12]
 80082b8:	6126      	str	r6, [r4, #16]
 80082ba:	6165      	str	r5, [r4, #20]
 80082bc:	443e      	add	r6, r7
 80082be:	1bed      	subs	r5, r5, r7
 80082c0:	6026      	str	r6, [r4, #0]
 80082c2:	60a5      	str	r5, [r4, #8]
 80082c4:	464e      	mov	r6, r9
 80082c6:	454e      	cmp	r6, r9
 80082c8:	d900      	bls.n	80082cc <__ssputs_r+0x84>
 80082ca:	464e      	mov	r6, r9
 80082cc:	4632      	mov	r2, r6
 80082ce:	4641      	mov	r1, r8
 80082d0:	6820      	ldr	r0, [r4, #0]
 80082d2:	f000 f93a 	bl	800854a <memmove>
 80082d6:	68a3      	ldr	r3, [r4, #8]
 80082d8:	1b9b      	subs	r3, r3, r6
 80082da:	60a3      	str	r3, [r4, #8]
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	441e      	add	r6, r3
 80082e0:	6026      	str	r6, [r4, #0]
 80082e2:	2000      	movs	r0, #0
 80082e4:	e7dc      	b.n	80082a0 <__ssputs_r+0x58>
 80082e6:	462a      	mov	r2, r5
 80082e8:	f000 f94a 	bl	8008580 <_realloc_r>
 80082ec:	4606      	mov	r6, r0
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d1e2      	bne.n	80082b8 <__ssputs_r+0x70>
 80082f2:	6921      	ldr	r1, [r4, #16]
 80082f4:	4650      	mov	r0, sl
 80082f6:	f7ff feff 	bl	80080f8 <_free_r>
 80082fa:	e7c8      	b.n	800828e <__ssputs_r+0x46>

080082fc <_svfiprintf_r>:
 80082fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008300:	461d      	mov	r5, r3
 8008302:	898b      	ldrh	r3, [r1, #12]
 8008304:	061f      	lsls	r7, r3, #24
 8008306:	b09d      	sub	sp, #116	; 0x74
 8008308:	4680      	mov	r8, r0
 800830a:	460c      	mov	r4, r1
 800830c:	4616      	mov	r6, r2
 800830e:	d50f      	bpl.n	8008330 <_svfiprintf_r+0x34>
 8008310:	690b      	ldr	r3, [r1, #16]
 8008312:	b96b      	cbnz	r3, 8008330 <_svfiprintf_r+0x34>
 8008314:	2140      	movs	r1, #64	; 0x40
 8008316:	f7ff ff3d 	bl	8008194 <_malloc_r>
 800831a:	6020      	str	r0, [r4, #0]
 800831c:	6120      	str	r0, [r4, #16]
 800831e:	b928      	cbnz	r0, 800832c <_svfiprintf_r+0x30>
 8008320:	230c      	movs	r3, #12
 8008322:	f8c8 3000 	str.w	r3, [r8]
 8008326:	f04f 30ff 	mov.w	r0, #4294967295
 800832a:	e0c8      	b.n	80084be <_svfiprintf_r+0x1c2>
 800832c:	2340      	movs	r3, #64	; 0x40
 800832e:	6163      	str	r3, [r4, #20]
 8008330:	2300      	movs	r3, #0
 8008332:	9309      	str	r3, [sp, #36]	; 0x24
 8008334:	2320      	movs	r3, #32
 8008336:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800833a:	2330      	movs	r3, #48	; 0x30
 800833c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008340:	9503      	str	r5, [sp, #12]
 8008342:	f04f 0b01 	mov.w	fp, #1
 8008346:	4637      	mov	r7, r6
 8008348:	463d      	mov	r5, r7
 800834a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800834e:	b10b      	cbz	r3, 8008354 <_svfiprintf_r+0x58>
 8008350:	2b25      	cmp	r3, #37	; 0x25
 8008352:	d13e      	bne.n	80083d2 <_svfiprintf_r+0xd6>
 8008354:	ebb7 0a06 	subs.w	sl, r7, r6
 8008358:	d00b      	beq.n	8008372 <_svfiprintf_r+0x76>
 800835a:	4653      	mov	r3, sl
 800835c:	4632      	mov	r2, r6
 800835e:	4621      	mov	r1, r4
 8008360:	4640      	mov	r0, r8
 8008362:	f7ff ff71 	bl	8008248 <__ssputs_r>
 8008366:	3001      	adds	r0, #1
 8008368:	f000 80a4 	beq.w	80084b4 <_svfiprintf_r+0x1b8>
 800836c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836e:	4453      	add	r3, sl
 8008370:	9309      	str	r3, [sp, #36]	; 0x24
 8008372:	783b      	ldrb	r3, [r7, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 809d 	beq.w	80084b4 <_svfiprintf_r+0x1b8>
 800837a:	2300      	movs	r3, #0
 800837c:	f04f 32ff 	mov.w	r2, #4294967295
 8008380:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008384:	9304      	str	r3, [sp, #16]
 8008386:	9307      	str	r3, [sp, #28]
 8008388:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800838c:	931a      	str	r3, [sp, #104]	; 0x68
 800838e:	462f      	mov	r7, r5
 8008390:	2205      	movs	r2, #5
 8008392:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008396:	4850      	ldr	r0, [pc, #320]	; (80084d8 <_svfiprintf_r+0x1dc>)
 8008398:	f7f7 ff32 	bl	8000200 <memchr>
 800839c:	9b04      	ldr	r3, [sp, #16]
 800839e:	b9d0      	cbnz	r0, 80083d6 <_svfiprintf_r+0xda>
 80083a0:	06d9      	lsls	r1, r3, #27
 80083a2:	bf44      	itt	mi
 80083a4:	2220      	movmi	r2, #32
 80083a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80083aa:	071a      	lsls	r2, r3, #28
 80083ac:	bf44      	itt	mi
 80083ae:	222b      	movmi	r2, #43	; 0x2b
 80083b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80083b4:	782a      	ldrb	r2, [r5, #0]
 80083b6:	2a2a      	cmp	r2, #42	; 0x2a
 80083b8:	d015      	beq.n	80083e6 <_svfiprintf_r+0xea>
 80083ba:	9a07      	ldr	r2, [sp, #28]
 80083bc:	462f      	mov	r7, r5
 80083be:	2000      	movs	r0, #0
 80083c0:	250a      	movs	r5, #10
 80083c2:	4639      	mov	r1, r7
 80083c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083c8:	3b30      	subs	r3, #48	; 0x30
 80083ca:	2b09      	cmp	r3, #9
 80083cc:	d94d      	bls.n	800846a <_svfiprintf_r+0x16e>
 80083ce:	b1b8      	cbz	r0, 8008400 <_svfiprintf_r+0x104>
 80083d0:	e00f      	b.n	80083f2 <_svfiprintf_r+0xf6>
 80083d2:	462f      	mov	r7, r5
 80083d4:	e7b8      	b.n	8008348 <_svfiprintf_r+0x4c>
 80083d6:	4a40      	ldr	r2, [pc, #256]	; (80084d8 <_svfiprintf_r+0x1dc>)
 80083d8:	1a80      	subs	r0, r0, r2
 80083da:	fa0b f000 	lsl.w	r0, fp, r0
 80083de:	4318      	orrs	r0, r3
 80083e0:	9004      	str	r0, [sp, #16]
 80083e2:	463d      	mov	r5, r7
 80083e4:	e7d3      	b.n	800838e <_svfiprintf_r+0x92>
 80083e6:	9a03      	ldr	r2, [sp, #12]
 80083e8:	1d11      	adds	r1, r2, #4
 80083ea:	6812      	ldr	r2, [r2, #0]
 80083ec:	9103      	str	r1, [sp, #12]
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	db01      	blt.n	80083f6 <_svfiprintf_r+0xfa>
 80083f2:	9207      	str	r2, [sp, #28]
 80083f4:	e004      	b.n	8008400 <_svfiprintf_r+0x104>
 80083f6:	4252      	negs	r2, r2
 80083f8:	f043 0302 	orr.w	r3, r3, #2
 80083fc:	9207      	str	r2, [sp, #28]
 80083fe:	9304      	str	r3, [sp, #16]
 8008400:	783b      	ldrb	r3, [r7, #0]
 8008402:	2b2e      	cmp	r3, #46	; 0x2e
 8008404:	d10c      	bne.n	8008420 <_svfiprintf_r+0x124>
 8008406:	787b      	ldrb	r3, [r7, #1]
 8008408:	2b2a      	cmp	r3, #42	; 0x2a
 800840a:	d133      	bne.n	8008474 <_svfiprintf_r+0x178>
 800840c:	9b03      	ldr	r3, [sp, #12]
 800840e:	1d1a      	adds	r2, r3, #4
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	9203      	str	r2, [sp, #12]
 8008414:	2b00      	cmp	r3, #0
 8008416:	bfb8      	it	lt
 8008418:	f04f 33ff 	movlt.w	r3, #4294967295
 800841c:	3702      	adds	r7, #2
 800841e:	9305      	str	r3, [sp, #20]
 8008420:	4d2e      	ldr	r5, [pc, #184]	; (80084dc <_svfiprintf_r+0x1e0>)
 8008422:	7839      	ldrb	r1, [r7, #0]
 8008424:	2203      	movs	r2, #3
 8008426:	4628      	mov	r0, r5
 8008428:	f7f7 feea 	bl	8000200 <memchr>
 800842c:	b138      	cbz	r0, 800843e <_svfiprintf_r+0x142>
 800842e:	2340      	movs	r3, #64	; 0x40
 8008430:	1b40      	subs	r0, r0, r5
 8008432:	fa03 f000 	lsl.w	r0, r3, r0
 8008436:	9b04      	ldr	r3, [sp, #16]
 8008438:	4303      	orrs	r3, r0
 800843a:	3701      	adds	r7, #1
 800843c:	9304      	str	r3, [sp, #16]
 800843e:	7839      	ldrb	r1, [r7, #0]
 8008440:	4827      	ldr	r0, [pc, #156]	; (80084e0 <_svfiprintf_r+0x1e4>)
 8008442:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008446:	2206      	movs	r2, #6
 8008448:	1c7e      	adds	r6, r7, #1
 800844a:	f7f7 fed9 	bl	8000200 <memchr>
 800844e:	2800      	cmp	r0, #0
 8008450:	d038      	beq.n	80084c4 <_svfiprintf_r+0x1c8>
 8008452:	4b24      	ldr	r3, [pc, #144]	; (80084e4 <_svfiprintf_r+0x1e8>)
 8008454:	bb13      	cbnz	r3, 800849c <_svfiprintf_r+0x1a0>
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	3307      	adds	r3, #7
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	3308      	adds	r3, #8
 8008460:	9303      	str	r3, [sp, #12]
 8008462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008464:	444b      	add	r3, r9
 8008466:	9309      	str	r3, [sp, #36]	; 0x24
 8008468:	e76d      	b.n	8008346 <_svfiprintf_r+0x4a>
 800846a:	fb05 3202 	mla	r2, r5, r2, r3
 800846e:	2001      	movs	r0, #1
 8008470:	460f      	mov	r7, r1
 8008472:	e7a6      	b.n	80083c2 <_svfiprintf_r+0xc6>
 8008474:	2300      	movs	r3, #0
 8008476:	3701      	adds	r7, #1
 8008478:	9305      	str	r3, [sp, #20]
 800847a:	4619      	mov	r1, r3
 800847c:	250a      	movs	r5, #10
 800847e:	4638      	mov	r0, r7
 8008480:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008484:	3a30      	subs	r2, #48	; 0x30
 8008486:	2a09      	cmp	r2, #9
 8008488:	d903      	bls.n	8008492 <_svfiprintf_r+0x196>
 800848a:	2b00      	cmp	r3, #0
 800848c:	d0c8      	beq.n	8008420 <_svfiprintf_r+0x124>
 800848e:	9105      	str	r1, [sp, #20]
 8008490:	e7c6      	b.n	8008420 <_svfiprintf_r+0x124>
 8008492:	fb05 2101 	mla	r1, r5, r1, r2
 8008496:	2301      	movs	r3, #1
 8008498:	4607      	mov	r7, r0
 800849a:	e7f0      	b.n	800847e <_svfiprintf_r+0x182>
 800849c:	ab03      	add	r3, sp, #12
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	4622      	mov	r2, r4
 80084a2:	4b11      	ldr	r3, [pc, #68]	; (80084e8 <_svfiprintf_r+0x1ec>)
 80084a4:	a904      	add	r1, sp, #16
 80084a6:	4640      	mov	r0, r8
 80084a8:	f7fc fb72 	bl	8004b90 <_printf_float>
 80084ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80084b0:	4681      	mov	r9, r0
 80084b2:	d1d6      	bne.n	8008462 <_svfiprintf_r+0x166>
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	065b      	lsls	r3, r3, #25
 80084b8:	f53f af35 	bmi.w	8008326 <_svfiprintf_r+0x2a>
 80084bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084be:	b01d      	add	sp, #116	; 0x74
 80084c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c4:	ab03      	add	r3, sp, #12
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	4622      	mov	r2, r4
 80084ca:	4b07      	ldr	r3, [pc, #28]	; (80084e8 <_svfiprintf_r+0x1ec>)
 80084cc:	a904      	add	r1, sp, #16
 80084ce:	4640      	mov	r0, r8
 80084d0:	f7fc fe14 	bl	80050fc <_printf_i>
 80084d4:	e7ea      	b.n	80084ac <_svfiprintf_r+0x1b0>
 80084d6:	bf00      	nop
 80084d8:	08008924 	.word	0x08008924
 80084dc:	0800892a 	.word	0x0800892a
 80084e0:	0800892e 	.word	0x0800892e
 80084e4:	08004b91 	.word	0x08004b91
 80084e8:	08008249 	.word	0x08008249

080084ec <_sbrk_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4c06      	ldr	r4, [pc, #24]	; (8008508 <_sbrk_r+0x1c>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4605      	mov	r5, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	6023      	str	r3, [r4, #0]
 80084f8:	f7f9 f8de 	bl	80016b8 <_sbrk>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_sbrk_r+0x1a>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	b103      	cbz	r3, 8008506 <_sbrk_r+0x1a>
 8008504:	602b      	str	r3, [r5, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20000544 	.word	0x20000544

0800850c <strncmp>:
 800850c:	b510      	push	{r4, lr}
 800850e:	b16a      	cbz	r2, 800852c <strncmp+0x20>
 8008510:	3901      	subs	r1, #1
 8008512:	1884      	adds	r4, r0, r2
 8008514:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008518:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800851c:	4293      	cmp	r3, r2
 800851e:	d103      	bne.n	8008528 <strncmp+0x1c>
 8008520:	42a0      	cmp	r0, r4
 8008522:	d001      	beq.n	8008528 <strncmp+0x1c>
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1f5      	bne.n	8008514 <strncmp+0x8>
 8008528:	1a98      	subs	r0, r3, r2
 800852a:	bd10      	pop	{r4, pc}
 800852c:	4610      	mov	r0, r2
 800852e:	e7fc      	b.n	800852a <strncmp+0x1e>

08008530 <__ascii_wctomb>:
 8008530:	b149      	cbz	r1, 8008546 <__ascii_wctomb+0x16>
 8008532:	2aff      	cmp	r2, #255	; 0xff
 8008534:	bf85      	ittet	hi
 8008536:	238a      	movhi	r3, #138	; 0x8a
 8008538:	6003      	strhi	r3, [r0, #0]
 800853a:	700a      	strbls	r2, [r1, #0]
 800853c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008540:	bf98      	it	ls
 8008542:	2001      	movls	r0, #1
 8008544:	4770      	bx	lr
 8008546:	4608      	mov	r0, r1
 8008548:	4770      	bx	lr

0800854a <memmove>:
 800854a:	4288      	cmp	r0, r1
 800854c:	b510      	push	{r4, lr}
 800854e:	eb01 0302 	add.w	r3, r1, r2
 8008552:	d807      	bhi.n	8008564 <memmove+0x1a>
 8008554:	1e42      	subs	r2, r0, #1
 8008556:	4299      	cmp	r1, r3
 8008558:	d00a      	beq.n	8008570 <memmove+0x26>
 800855a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800855e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008562:	e7f8      	b.n	8008556 <memmove+0xc>
 8008564:	4283      	cmp	r3, r0
 8008566:	d9f5      	bls.n	8008554 <memmove+0xa>
 8008568:	1881      	adds	r1, r0, r2
 800856a:	1ad2      	subs	r2, r2, r3
 800856c:	42d3      	cmn	r3, r2
 800856e:	d100      	bne.n	8008572 <memmove+0x28>
 8008570:	bd10      	pop	{r4, pc}
 8008572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008576:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800857a:	e7f7      	b.n	800856c <memmove+0x22>

0800857c <__malloc_lock>:
 800857c:	4770      	bx	lr

0800857e <__malloc_unlock>:
 800857e:	4770      	bx	lr

08008580 <_realloc_r>:
 8008580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008582:	4607      	mov	r7, r0
 8008584:	4614      	mov	r4, r2
 8008586:	460e      	mov	r6, r1
 8008588:	b921      	cbnz	r1, 8008594 <_realloc_r+0x14>
 800858a:	4611      	mov	r1, r2
 800858c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008590:	f7ff be00 	b.w	8008194 <_malloc_r>
 8008594:	b922      	cbnz	r2, 80085a0 <_realloc_r+0x20>
 8008596:	f7ff fdaf 	bl	80080f8 <_free_r>
 800859a:	4625      	mov	r5, r4
 800859c:	4628      	mov	r0, r5
 800859e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085a0:	f000 f814 	bl	80085cc <_malloc_usable_size_r>
 80085a4:	42a0      	cmp	r0, r4
 80085a6:	d20f      	bcs.n	80085c8 <_realloc_r+0x48>
 80085a8:	4621      	mov	r1, r4
 80085aa:	4638      	mov	r0, r7
 80085ac:	f7ff fdf2 	bl	8008194 <_malloc_r>
 80085b0:	4605      	mov	r5, r0
 80085b2:	2800      	cmp	r0, #0
 80085b4:	d0f2      	beq.n	800859c <_realloc_r+0x1c>
 80085b6:	4631      	mov	r1, r6
 80085b8:	4622      	mov	r2, r4
 80085ba:	f7ff f985 	bl	80078c8 <memcpy>
 80085be:	4631      	mov	r1, r6
 80085c0:	4638      	mov	r0, r7
 80085c2:	f7ff fd99 	bl	80080f8 <_free_r>
 80085c6:	e7e9      	b.n	800859c <_realloc_r+0x1c>
 80085c8:	4635      	mov	r5, r6
 80085ca:	e7e7      	b.n	800859c <_realloc_r+0x1c>

080085cc <_malloc_usable_size_r>:
 80085cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085d0:	1f18      	subs	r0, r3, #4
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	bfbc      	itt	lt
 80085d6:	580b      	ldrlt	r3, [r1, r0]
 80085d8:	18c0      	addlt	r0, r0, r3
 80085da:	4770      	bx	lr

080085dc <_init>:
 80085dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085de:	bf00      	nop
 80085e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085e2:	bc08      	pop	{r3}
 80085e4:	469e      	mov	lr, r3
 80085e6:	4770      	bx	lr

080085e8 <_fini>:
 80085e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ea:	bf00      	nop
 80085ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ee:	bc08      	pop	{r3}
 80085f0:	469e      	mov	lr, r3
 80085f2:	4770      	bx	lr
