<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" blif_model=".latch" class="flipflop" name="BEL_FF-VPR_FF" num_pb="1">
  <input equivalent="false" name="D" num_pins="1" port_class="D"/>
  <output equivalent="false" name="Q" num_pins="1" port_class="Q"/>
  <clock equivalent="false" name="clk" num_pins="1" port_class="clk"/>
  <T_setup clock="clk" port="BEL_FF-VPR_FF.D" value="0.301e-9"/>
  <T_clock_to_Q clock="clk" max="0.301e-9" port="BEL_FF-VPR_FF.D"/>
</pb_type>
