

================================================================
== Vitis HLS Report for 'conv2_Pipeline_F11'
================================================================
* Date:           Sat Jan 25 16:55:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F11     |        5|        5|         2|          1|          1|     5|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_1 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 5 'alloca' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%filter_2D = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 6 'alloca' 'filter_2D' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filter_2D_30 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 7 'alloca' 'filter_2D_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filter_2D_31 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 8 'alloca' 'filter_2D_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%filter_2D_32 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 9 'alloca' 'filter_2D_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filter_2D_33 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 10 'alloca' 'filter_2D_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%filter_2D_34 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 11 'alloca' 'filter_2D_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%filter_2D_35 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 12 'alloca' 'filter_2D_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%filter_2D_36 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 13 'alloca' 'filter_2D_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%filter_2D_37 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 14 'alloca' 'filter_2D_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%filter_2D_38 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 15 'alloca' 'filter_2D_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filter_2D_39 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 16 'alloca' 'filter_2D_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filter_2D_40 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 17 'alloca' 'filter_2D_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_2D_41 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 18 'alloca' 'filter_2D_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filter_2D_42 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 19 'alloca' 'filter_2D_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filter_2D_43 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 20 'alloca' 'filter_2D_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filter_2D_44 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 21 'alloca' 'filter_2D_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filter_2D_45 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 22 'alloca' 'filter_2D_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_2D_46 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 23 'alloca' 'filter_2D_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filter_2D_47 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 24 'alloca' 'filter_2D_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filter_2D_48 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 25 'alloca' 'filter_2D_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filter_2D_49 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 26 'alloca' 'filter_2D_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filter_2D_75 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 27 'alloca' 'filter_2D_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filter_2D_76 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 28 'alloca' 'filter_2D_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filter_2D_77 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 29 'alloca' 'filter_2D_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filter_2D_78 = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 30 'alloca' 'filter_2D_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filter_local_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_local_20_load"   --->   Operation 31 'read' 'filter_local_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filter_local_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_local_15_load"   --->   Operation 32 'read' 'filter_local_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filter_local_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_local_10_load"   --->   Operation 33 'read' 'filter_local_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%filter_local_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_local_5_load"   --->   Operation 34 'read' 'filter_local_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filter_local_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_local_load"   --->   Operation 35 'read' 'filter_local_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul293_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %phi_mul293"   --->   Operation 36 'read' 'phi_mul293_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%filter_2D_50_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_50"   --->   Operation 37 'read' 'filter_2D_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filter_2D_51_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_51"   --->   Operation 38 'read' 'filter_2D_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filter_2D_52_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_52"   --->   Operation 39 'read' 'filter_2D_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filter_2D_53_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_53"   --->   Operation 40 'read' 'filter_2D_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filter_2D_54_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_54"   --->   Operation 41 'read' 'filter_2D_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filter_2D_55_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_55"   --->   Operation 42 'read' 'filter_2D_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filter_2D_56_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_56"   --->   Operation 43 'read' 'filter_2D_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%filter_2D_57_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_57"   --->   Operation 44 'read' 'filter_2D_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filter_2D_58_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_58"   --->   Operation 45 'read' 'filter_2D_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%filter_2D_59_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_59"   --->   Operation 46 'read' 'filter_2D_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filter_2D_60_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_60"   --->   Operation 47 'read' 'filter_2D_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%filter_2D_61_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_61"   --->   Operation 48 'read' 'filter_2D_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%filter_2D_62_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_62"   --->   Operation 49 'read' 'filter_2D_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%filter_2D_63_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_63"   --->   Operation 50 'read' 'filter_2D_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%filter_2D_64_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_64"   --->   Operation 51 'read' 'filter_2D_64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%filter_2D_65_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_65"   --->   Operation 52 'read' 'filter_2D_65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%filter_2D_66_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_66"   --->   Operation 53 'read' 'filter_2D_66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%filter_2D_67_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_67"   --->   Operation 54 'read' 'filter_2D_67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%filter_2D_68_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_68"   --->   Operation 55 'read' 'filter_2D_68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%filter_2D_69_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_69"   --->   Operation 56 'read' 'filter_2D_69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%filter_2D_70_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_70"   --->   Operation 57 'read' 'filter_2D_70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%filter_2D_71_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_71"   --->   Operation 58 'read' 'filter_2D_71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%filter_2D_72_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_72"   --->   Operation 59 'read' 'filter_2D_72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%filter_2D_73_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_73"   --->   Operation 60 'read' 'filter_2D_73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%filter_2D_74_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %filter_2D_74"   --->   Operation 61 'read' 'filter_2D_74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_74_read, i32 %filter_2D_78" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 62 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_73_read, i32 %filter_2D_77" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 63 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_72_read, i32 %filter_2D_76" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_71_read, i32 %filter_2D_75" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 65 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_70_read, i32 %filter_2D_49" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 66 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_69_read, i32 %filter_2D_48" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 67 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_68_read, i32 %filter_2D_47" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 68 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_67_read, i32 %filter_2D_46" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 69 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_66_read, i32 %filter_2D_45" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 70 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_65_read, i32 %filter_2D_44" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 71 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_64_read, i32 %filter_2D_43" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 72 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_63_read, i32 %filter_2D_42" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 73 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_62_read, i32 %filter_2D_41" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 74 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_61_read, i32 %filter_2D_40" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 75 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_60_read, i32 %filter_2D_39" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 76 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_59_read, i32 %filter_2D_38" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 77 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_58_read, i32 %filter_2D_37" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_57_read, i32 %filter_2D_36" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 79 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_56_read, i32 %filter_2D_35" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 80 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_55_read, i32 %filter_2D_34" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 81 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_54_read, i32 %filter_2D_33" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_53_read, i32 %filter_2D_32" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 83 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_52_read, i32 %filter_2D_31" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 84 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_51_read, i32 %filter_2D_30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 85 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_50_read, i32 %filter_2D" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 86 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln99 = store i3 0, i3 %ii_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 87 'store' 'store_ln99' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %F12"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ii = load i3 %ii_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 89 'load' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%icmp_ln99 = icmp_eq  i3 %ii, i3 5" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 90 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%add_ln99 = add i3 %ii, i3 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 91 'add' 'add_ln99' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %F12.split, void %w1_2.preheader.exitStub" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 92 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %ii" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 93 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ii, i2 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl = zext i5 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 95 'zext' 'p_shl' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%empty = add i6 %p_shl, i6 %zext_ln99" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 96 'add' 'empty' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast6 = zext i6 %empty" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 97 'zext' 'p_cast6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%empty_47 = add i11 %p_cast6, i11 %phi_mul293_read" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 98 'add' 'empty_47' <Predicate = (!icmp_ln99)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.57ns)   --->   "%filter_2D_82 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %filter_local_load_read, i3 1, i32 %filter_local_5_load_read, i3 2, i32 %filter_local_10_load_read, i3 3, i32 %filter_local_15_load_read, i3 4, i32 %filter_local_20_load_read, i32 <undef>, i3 %ii" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 99 'sparsemux' 'filter_2D_82' <Predicate = (!icmp_ln99)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.79ns)   --->   "%add_ln102 = add i11 %empty_47, i11 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 100 'add' 'add_ln102' <Predicate = (!icmp_ln99)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln102_4 = zext i11 %add_ln102" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 101 'zext' 'zext_ln102_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.23ns)   --->   "%mul_ln102 = mul i23 %zext_ln102_4, i23 2622" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 102 'mul' 'mul_ln102' <Predicate = (!icmp_ln99)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln102, i32 16, i32 22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 103 'partselect' 'tmp_65' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i7 %tmp_65" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 104 'zext' 'zext_ln102' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln102" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 105 'getelementptr' 'filter_local_1_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln102" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 106 'getelementptr' 'filter_local_6_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%filter_local_11_addr = getelementptr i32 %filter_local_11, i64 0, i64 %zext_ln102" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 107 'getelementptr' 'filter_local_11_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%filter_local_16_addr = getelementptr i32 %filter_local_16, i64 0, i64 %zext_ln102" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 108 'getelementptr' 'filter_local_16_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%filter_local_21_addr = getelementptr i32 %filter_local_21, i64 0, i64 %zext_ln102" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 109 'getelementptr' 'filter_local_21_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln102_1 = add i11 %empty_47, i11 2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 110 'add' 'add_ln102_1' <Predicate = (!icmp_ln99)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln102_5 = zext i11 %add_ln102_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 111 'zext' 'zext_ln102_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (2.23ns)   --->   "%mul_ln102_1 = mul i23 %zext_ln102_5, i23 2622" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 112 'mul' 'mul_ln102_1' <Predicate = (!icmp_ln99)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln102_1, i32 16, i32 22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 113 'partselect' 'tmp_66' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i7 %tmp_66" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 114 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln102_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 115 'getelementptr' 'filter_local_2_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln102_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 116 'getelementptr' 'filter_local_7_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%filter_local_12_addr = getelementptr i32 %filter_local_12, i64 0, i64 %zext_ln102_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 117 'getelementptr' 'filter_local_12_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%filter_local_17_addr = getelementptr i32 %filter_local_17, i64 0, i64 %zext_ln102_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 118 'getelementptr' 'filter_local_17_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%filter_local_22_addr = getelementptr i32 %filter_local_22, i64 0, i64 %zext_ln102_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 119 'getelementptr' 'filter_local_22_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.79ns)   --->   "%add_ln102_2 = add i11 %empty_47, i11 3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 120 'add' 'add_ln102_2' <Predicate = (!icmp_ln99)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln102_6 = zext i11 %add_ln102_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 121 'zext' 'zext_ln102_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (2.23ns)   --->   "%mul_ln102_2 = mul i23 %zext_ln102_6, i23 2622" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 122 'mul' 'mul_ln102_2' <Predicate = (!icmp_ln99)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln102_2, i32 16, i32 22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 123 'partselect' 'tmp_67' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i7 %tmp_67" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 124 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln102_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 125 'getelementptr' 'filter_local_3_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln102_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 126 'getelementptr' 'filter_local_8_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%filter_local_13_addr = getelementptr i32 %filter_local_13, i64 0, i64 %zext_ln102_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 127 'getelementptr' 'filter_local_13_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%filter_local_18_addr = getelementptr i32 %filter_local_18, i64 0, i64 %zext_ln102_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 128 'getelementptr' 'filter_local_18_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%filter_local_23_addr = getelementptr i32 %filter_local_23, i64 0, i64 %zext_ln102_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 129 'getelementptr' 'filter_local_23_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.79ns)   --->   "%add_ln102_3 = add i11 %empty_47, i11 4" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 130 'add' 'add_ln102_3' <Predicate = (!icmp_ln99)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln102_7 = zext i11 %add_ln102_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 131 'zext' 'zext_ln102_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (2.23ns)   --->   "%mul_ln102_3 = mul i23 %zext_ln102_7, i23 2622" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 132 'mul' 'mul_ln102_3' <Predicate = (!icmp_ln99)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln102_3, i32 16, i32 22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 133 'partselect' 'tmp_68' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i7 %tmp_68" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 134 'zext' 'zext_ln102_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln102_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 135 'getelementptr' 'filter_local_4_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%filter_local_9_addr = getelementptr i32 %filter_local_9, i64 0, i64 %zext_ln102_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 136 'getelementptr' 'filter_local_9_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%filter_local_14_addr = getelementptr i32 %filter_local_14, i64 0, i64 %zext_ln102_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 137 'getelementptr' 'filter_local_14_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%filter_local_19_addr = getelementptr i32 %filter_local_19, i64 0, i64 %zext_ln102_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 138 'getelementptr' 'filter_local_19_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%filter_local_24_addr = getelementptr i32 %filter_local_24, i64 0, i64 %zext_ln102_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 139 'getelementptr' 'filter_local_24_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%filter_local_1_load = load i6 %filter_local_1_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 140 'load' 'filter_local_1_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%filter_local_6_load = load i6 %filter_local_6_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 141 'load' 'filter_local_6_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%filter_local_11_load = load i6 %filter_local_11_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 142 'load' 'filter_local_11_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%filter_local_16_load = load i6 %filter_local_16_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 143 'load' 'filter_local_16_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%filter_local_21_load = load i6 %filter_local_21_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 144 'load' 'filter_local_21_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%filter_local_2_load = load i6 %filter_local_2_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 145 'load' 'filter_local_2_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%filter_local_7_load = load i6 %filter_local_7_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 146 'load' 'filter_local_7_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%filter_local_12_load = load i6 %filter_local_12_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 147 'load' 'filter_local_12_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%filter_local_17_load = load i6 %filter_local_17_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 148 'load' 'filter_local_17_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%filter_local_22_load = load i6 %filter_local_22_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 149 'load' 'filter_local_22_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%filter_local_3_load = load i6 %filter_local_3_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 150 'load' 'filter_local_3_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%filter_local_8_load = load i6 %filter_local_8_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 151 'load' 'filter_local_8_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%filter_local_13_load = load i6 %filter_local_13_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 152 'load' 'filter_local_13_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%filter_local_18_load = load i6 %filter_local_18_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 153 'load' 'filter_local_18_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 154 [2/2] (1.23ns)   --->   "%filter_local_23_load = load i6 %filter_local_23_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 154 'load' 'filter_local_23_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 155 [2/2] (1.23ns)   --->   "%filter_local_4_load = load i6 %filter_local_4_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 155 'load' 'filter_local_4_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 156 [2/2] (1.23ns)   --->   "%filter_local_9_load = load i6 %filter_local_9_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 156 'load' 'filter_local_9_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 157 [2/2] (1.23ns)   --->   "%filter_local_14_load = load i6 %filter_local_14_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 157 'load' 'filter_local_14_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 158 [2/2] (1.23ns)   --->   "%filter_local_19_load = load i6 %filter_local_19_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 158 'load' 'filter_local_19_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 159 [2/2] (1.23ns)   --->   "%filter_local_24_load = load i6 %filter_local_24_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 159 'load' 'filter_local_24_load' <Predicate = (!icmp_ln99)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 160 [1/1] (0.67ns)   --->   "%switch_ln102 = switch i3 %ii, void %arrayidx7815.4.case.4, i3 0, void %arrayidx7815.4.case.0, i3 1, void %arrayidx7815.4.case.1, i3 2, void %arrayidx7815.4.case.2, i3 3, void %F12.split.arrayidx7815.4.exit_crit_edge" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 160 'switch' 'switch_ln102' <Predicate = (!icmp_ln99)> <Delay = 0.67>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_82, i32 %filter_2D_44" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 161 'store' 'store_ln56' <Predicate = (!icmp_ln99 & ii == 3)> <Delay = 0.42>
ST_1 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_82, i32 %filter_2D_39" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 162 'store' 'store_ln56' <Predicate = (!icmp_ln99 & ii == 2)> <Delay = 0.42>
ST_1 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_82, i32 %filter_2D_34" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 163 'store' 'store_ln56' <Predicate = (!icmp_ln99 & ii == 1)> <Delay = 0.42>
ST_1 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_82, i32 %filter_2D" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 164 'store' 'store_ln56' <Predicate = (!icmp_ln99 & ii == 0)> <Delay = 0.42>
ST_1 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_82, i32 %filter_2D_49" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 165 'store' 'store_ln56' <Predicate = (!icmp_ln99 & ii != 0 & ii != 1 & ii != 2 & ii != 3)> <Delay = 0.42>
ST_1 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln99 = store i3 %add_ln99, i3 %ii_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 166 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln99 = br void %F12" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 167 'br' 'br_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%filter_2D_load = load i32 %filter_2D"   --->   Operation 220 'load' 'filter_2D_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%filter_2D_30_load = load i32 %filter_2D_30"   --->   Operation 221 'load' 'filter_2D_30_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%filter_2D_31_load = load i32 %filter_2D_31"   --->   Operation 222 'load' 'filter_2D_31_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%filter_2D_32_load = load i32 %filter_2D_32"   --->   Operation 223 'load' 'filter_2D_32_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%filter_2D_33_load = load i32 %filter_2D_33"   --->   Operation 224 'load' 'filter_2D_33_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%filter_2D_34_load = load i32 %filter_2D_34"   --->   Operation 225 'load' 'filter_2D_34_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%filter_2D_35_load = load i32 %filter_2D_35"   --->   Operation 226 'load' 'filter_2D_35_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%filter_2D_36_load = load i32 %filter_2D_36"   --->   Operation 227 'load' 'filter_2D_36_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%filter_2D_37_load = load i32 %filter_2D_37"   --->   Operation 228 'load' 'filter_2D_37_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%filter_2D_38_load = load i32 %filter_2D_38"   --->   Operation 229 'load' 'filter_2D_38_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%filter_2D_39_load = load i32 %filter_2D_39"   --->   Operation 230 'load' 'filter_2D_39_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%filter_2D_40_load = load i32 %filter_2D_40"   --->   Operation 231 'load' 'filter_2D_40_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%filter_2D_41_load = load i32 %filter_2D_41"   --->   Operation 232 'load' 'filter_2D_41_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%filter_2D_42_load = load i32 %filter_2D_42"   --->   Operation 233 'load' 'filter_2D_42_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%filter_2D_43_load = load i32 %filter_2D_43"   --->   Operation 234 'load' 'filter_2D_43_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%filter_2D_44_load = load i32 %filter_2D_44"   --->   Operation 235 'load' 'filter_2D_44_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%filter_2D_45_load = load i32 %filter_2D_45"   --->   Operation 236 'load' 'filter_2D_45_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%filter_2D_46_load = load i32 %filter_2D_46"   --->   Operation 237 'load' 'filter_2D_46_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%filter_2D_47_load = load i32 %filter_2D_47"   --->   Operation 238 'load' 'filter_2D_47_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%filter_2D_48_load = load i32 %filter_2D_48"   --->   Operation 239 'load' 'filter_2D_48_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%filter_2D_49_load = load i32 %filter_2D_49"   --->   Operation 240 'load' 'filter_2D_49_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%filter_2D_75_load = load i32 %filter_2D_75"   --->   Operation 241 'load' 'filter_2D_75_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%filter_2D_76_load = load i32 %filter_2D_76"   --->   Operation 242 'load' 'filter_2D_76_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%filter_2D_77_load = load i32 %filter_2D_77"   --->   Operation 243 'load' 'filter_2D_77_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%filter_2D_78_load = load i32 %filter_2D_78"   --->   Operation 244 'load' 'filter_2D_78_load' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_124_out, i32 %filter_2D_78_load"   --->   Operation 245 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_123_out, i32 %filter_2D_77_load"   --->   Operation 246 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_122_out, i32 %filter_2D_76_load"   --->   Operation 247 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_121_out, i32 %filter_2D_75_load"   --->   Operation 248 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_120_out, i32 %filter_2D_49_load"   --->   Operation 249 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_119_out, i32 %filter_2D_48_load"   --->   Operation 250 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_118_out, i32 %filter_2D_47_load"   --->   Operation 251 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_117_out, i32 %filter_2D_46_load"   --->   Operation 252 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_116_out, i32 %filter_2D_45_load"   --->   Operation 253 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_115_out, i32 %filter_2D_44_load"   --->   Operation 254 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_114_out, i32 %filter_2D_43_load"   --->   Operation 255 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_113_out, i32 %filter_2D_42_load"   --->   Operation 256 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_112_out, i32 %filter_2D_41_load"   --->   Operation 257 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_111_out, i32 %filter_2D_40_load"   --->   Operation 258 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_110_out, i32 %filter_2D_39_load"   --->   Operation 259 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_109_out, i32 %filter_2D_38_load"   --->   Operation 260 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_108_out, i32 %filter_2D_37_load"   --->   Operation 261 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_107_out, i32 %filter_2D_36_load"   --->   Operation 262 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_106_out, i32 %filter_2D_35_load"   --->   Operation 263 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_105_out, i32 %filter_2D_34_load"   --->   Operation 264 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_104_out, i32 %filter_2D_33_load"   --->   Operation 265 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_103_out, i32 %filter_2D_32_load"   --->   Operation 266 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_102_out, i32 %filter_2D_31_load"   --->   Operation 267 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_101_out, i32 %filter_2D_30_load"   --->   Operation 268 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %filter_2D_100_out, i32 %filter_2D_load"   --->   Operation 269 'write' 'write_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 270 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100]   --->   Operation 168 'specpipeline' 'specpipeline_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99]   --->   Operation 170 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_1_load = load i6 %filter_local_1_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 171 'load' 'filter_local_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 172 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_6_load = load i6 %filter_local_6_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 172 'load' 'filter_local_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 173 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_11_load = load i6 %filter_local_11_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 173 'load' 'filter_local_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 174 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_16_load = load i6 %filter_local_16_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 174 'load' 'filter_local_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 175 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_21_load = load i6 %filter_local_21_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 175 'load' 'filter_local_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 176 [1/1] (0.57ns)   --->   "%filter_2D_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %filter_local_1_load, i3 1, i32 %filter_local_6_load, i3 2, i32 %filter_local_11_load, i3 3, i32 %filter_local_16_load, i3 4, i32 %filter_local_21_load, i32 <undef>, i3 %ii" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 176 'sparsemux' 'filter_2D_29' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_2_load = load i6 %filter_local_2_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 177 'load' 'filter_local_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 178 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_7_load = load i6 %filter_local_7_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 178 'load' 'filter_local_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 179 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_12_load = load i6 %filter_local_12_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 179 'load' 'filter_local_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 180 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_17_load = load i6 %filter_local_17_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 180 'load' 'filter_local_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 181 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_22_load = load i6 %filter_local_22_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 181 'load' 'filter_local_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 182 [1/1] (0.57ns)   --->   "%filter_2D_79 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %filter_local_2_load, i3 1, i32 %filter_local_7_load, i3 2, i32 %filter_local_12_load, i3 3, i32 %filter_local_17_load, i3 4, i32 %filter_local_22_load, i32 <undef>, i3 %ii" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 182 'sparsemux' 'filter_2D_79' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_3_load = load i6 %filter_local_3_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 183 'load' 'filter_local_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 184 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_8_load = load i6 %filter_local_8_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 184 'load' 'filter_local_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 185 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_13_load = load i6 %filter_local_13_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 185 'load' 'filter_local_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 186 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_18_load = load i6 %filter_local_18_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 186 'load' 'filter_local_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 187 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_23_load = load i6 %filter_local_23_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 187 'load' 'filter_local_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 188 [1/1] (0.57ns)   --->   "%filter_2D_80 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %filter_local_3_load, i3 1, i32 %filter_local_8_load, i3 2, i32 %filter_local_13_load, i3 3, i32 %filter_local_18_load, i3 4, i32 %filter_local_23_load, i32 <undef>, i3 %ii" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 188 'sparsemux' 'filter_2D_80' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_4_load = load i6 %filter_local_4_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 189 'load' 'filter_local_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 190 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_9_load = load i6 %filter_local_9_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 190 'load' 'filter_local_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 191 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_14_load = load i6 %filter_local_14_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 191 'load' 'filter_local_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 192 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_19_load = load i6 %filter_local_19_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 192 'load' 'filter_local_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 193 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_local_24_load = load i6 %filter_local_24_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 193 'load' 'filter_local_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 194 [1/1] (0.57ns)   --->   "%filter_2D_81 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i3, i3 0, i32 %filter_local_4_load, i3 1, i32 %filter_local_9_load, i3 2, i32 %filter_local_14_load, i3 3, i32 %filter_local_19_load, i3 4, i32 %filter_local_24_load, i32 <undef>, i3 %ii" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 194 'sparsemux' 'filter_2D_81' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_81, i32 %filter_2D_48" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 195 'store' 'store_ln56' <Predicate = (ii == 3)> <Delay = 0.42>
ST_2 : Operation 196 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_80, i32 %filter_2D_47" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 196 'store' 'store_ln56' <Predicate = (ii == 3)> <Delay = 0.42>
ST_2 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_79, i32 %filter_2D_46" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 197 'store' 'store_ln56' <Predicate = (ii == 3)> <Delay = 0.42>
ST_2 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_29, i32 %filter_2D_45" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 198 'store' 'store_ln56' <Predicate = (ii == 3)> <Delay = 0.42>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx7815.4.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 199 'br' 'br_ln102' <Predicate = (ii == 3)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_81, i32 %filter_2D_43" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 200 'store' 'store_ln56' <Predicate = (ii == 2)> <Delay = 0.42>
ST_2 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_80, i32 %filter_2D_42" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 201 'store' 'store_ln56' <Predicate = (ii == 2)> <Delay = 0.42>
ST_2 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_79, i32 %filter_2D_41" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 202 'store' 'store_ln56' <Predicate = (ii == 2)> <Delay = 0.42>
ST_2 : Operation 203 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_29, i32 %filter_2D_40" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 203 'store' 'store_ln56' <Predicate = (ii == 2)> <Delay = 0.42>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx7815.4.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 204 'br' 'br_ln102' <Predicate = (ii == 2)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_81, i32 %filter_2D_38" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 205 'store' 'store_ln56' <Predicate = (ii == 1)> <Delay = 0.42>
ST_2 : Operation 206 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_80, i32 %filter_2D_37" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 206 'store' 'store_ln56' <Predicate = (ii == 1)> <Delay = 0.42>
ST_2 : Operation 207 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_79, i32 %filter_2D_36" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 207 'store' 'store_ln56' <Predicate = (ii == 1)> <Delay = 0.42>
ST_2 : Operation 208 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_29, i32 %filter_2D_35" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 208 'store' 'store_ln56' <Predicate = (ii == 1)> <Delay = 0.42>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx7815.4.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 209 'br' 'br_ln102' <Predicate = (ii == 1)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_81, i32 %filter_2D_33" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 210 'store' 'store_ln56' <Predicate = (ii == 0)> <Delay = 0.42>
ST_2 : Operation 211 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_80, i32 %filter_2D_32" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 211 'store' 'store_ln56' <Predicate = (ii == 0)> <Delay = 0.42>
ST_2 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_79, i32 %filter_2D_31" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 212 'store' 'store_ln56' <Predicate = (ii == 0)> <Delay = 0.42>
ST_2 : Operation 213 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_29, i32 %filter_2D_30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 213 'store' 'store_ln56' <Predicate = (ii == 0)> <Delay = 0.42>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx7815.4.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 214 'br' 'br_ln102' <Predicate = (ii == 0)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_81, i32 %filter_2D_78" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 215 'store' 'store_ln56' <Predicate = (ii != 0 & ii != 1 & ii != 2 & ii != 3)> <Delay = 0.42>
ST_2 : Operation 216 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_80, i32 %filter_2D_77" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 216 'store' 'store_ln56' <Predicate = (ii != 0 & ii != 1 & ii != 2 & ii != 3)> <Delay = 0.42>
ST_2 : Operation 217 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_79, i32 %filter_2D_76" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 217 'store' 'store_ln56' <Predicate = (ii != 0 & ii != 1 & ii != 2 & ii != 3)> <Delay = 0.42>
ST_2 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %filter_2D_29, i32 %filter_2D_75" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56]   --->   Operation 218 'store' 'store_ln56' <Predicate = (ii != 0 & ii != 1 & ii != 2 & ii != 3)> <Delay = 0.42>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln102 = br void %arrayidx7815.4.exit" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102]   --->   Operation 219 'br' 'br_ln102' <Predicate = (ii != 0 & ii != 1 & ii != 2 & ii != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.285ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln99', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99) of constant 0 on local variable 'ii', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99 [159]  (0.427 ns)
	'load' operation 3 bit ('ii', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99) on local variable 'ii', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99 [162]  (0.000 ns)
	'add' operation 6 bit ('empty', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99) [173]  (0.789 ns)
	'add' operation 11 bit ('empty_47', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:99) [175]  (0.798 ns)
	'add' operation 11 bit ('add_ln102', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102) [177]  (0.798 ns)
	'mul' operation 23 bit ('mul_ln102', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102) [179]  (2.236 ns)
	'getelementptr' operation 6 bit ('filter_local_1_addr', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102) [182]  (0.000 ns)
	'load' operation 32 bit ('filter_local_1_load', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102) on array 'filter_local_1' [217]  (1.237 ns)

 <State 2>: 2.238ns
The critical path consists of the following:
	'load' operation 32 bit ('filter_local_4_load', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102) on array 'filter_local_4' [235]  (1.237 ns)
	'sparsemux' operation 32 bit ('filter_2D', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102) [240]  (0.574 ns)
	'store' operation 0 bit ('store_ln56', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56) of variable 'filter_2D', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:102 on local variable 'filter_2D', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56 [243]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
