Command: /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/work/uvm/./simv +ntb_random_seed=1 +UVM_TESTNAME=top_test +UVM_VERBOSITY=UVM_DEBUG -l /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/work/uvm/logs/2025-08-08_17-41-27_simv.log +UVM_TR_RECORD +UVM_LOG_RECORD +UVM_NO_RELNOTES +UVM_VERDI_TRACE=HIER+RAL+TLM -ucli -do /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/run.tcl
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2-9_Full64; Runtime version U-2023.03-SP2-9_Full64;  Aug  8 17:41 2025
ucli% ##=============================================================================
ucli% ## [Filename]       run.tcl
ucli% ## [Project]        comparador_rnm
ucli% ## [Author]         {{ author }} - {{ email }}
ucli% ## [Language]       Tcl (Tool Command Language)
ucli% ## [Created]        Nov 2024
ucli% ## [Modified]       -
ucli% ## [Description]    Tcl file fo run simulation
ucli% ## [Notes]          -
ucli% ## [Status]         stable
ucli% ## [Revisions]      -
ucli% ##=============================================================================
ucli% fsdbDumpvars 0 "tb" +all +trace_process
*Verdi* Loading libsscore_vcs202303.so
FSDB Dumper for VCS, Release Verdi_U-2023.03-SP2-9, Linux x86_64/64bit, 09/09/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin traversing the scope (tb), layer (0).
*Verdi* : Enable +trace_process and +all dumping.
*Verdi* : End of traversing.
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv(294) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0 ns: reporter [RNTST] Running test top_test...
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_root.svh(589) @ 0 ns: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------
Name                             Type                             Size  Value   
--------------------------------------------------------------------------------
DHIER_COMP                       uvm_dhier_component              -     @337    
uvm_test_top                     top_test                         -     @358    
  m_env                          top_env                          -     @372    
    m_comparador_rnm_agent       comparador_rnm_uvc_agent         -     @387    
      analysis_port              uvm_analysis_port                -     @766    
        recording_detail         uvm_verbosity                    32    UVM_FULL
      m_driver                   comparador_rnm_uvc_driver        -     @724    
        rsp_port                 uvm_analysis_port                -     @745    
          recording_detail       uvm_verbosity                    32    UVM_FULL
        seq_item_port            uvm_seq_item_pull_port           -     @734    
          recording_detail       uvm_verbosity                    32    UVM_FULL
        recording_detail         uvm_verbosity                    32    UVM_FULL
      m_monitor                  comparador_rnm_uvc_monitor       -     @756    
        analysis_port            uvm_analysis_port                -     @781    
          recording_detail       uvm_verbosity                    32    UVM_FULL
        recording_detail         uvm_verbosity                    32    UVM_FULL
      m_sequencer                comparador_rnm_uvc_sequencer     -     @573    
        rsp_export               uvm_analysis_export              -     @583    
          recording_detail       uvm_verbosity                    32    UVM_FULL
        seq_item_export          uvm_seq_item_pull_imp            -     @713    
          recording_detail       uvm_verbosity                    32    UVM_FULL
        recording_detail         uvm_verbosity                    32    UVM_FULL
        arbitration_queue        array                            0     -       
        lock_queue               array                            0     -       
        num_last_reqs            integral                         32    'd1     
        num_last_rsps            integral                         32    'd1     
      recording_detail           uvm_verbosity                    32    UVM_FULL
    m_comparador_rnm_coverage    top_coverage                     -     @397    
      comparador_rnm_imp_export  uvm_analysis_imp_comparador_rnm  -     @793    
        recording_detail         uvm_verbosity                    32    UVM_FULL
      recording_detail           uvm_verbosity                    32    UVM_FULL
    m_comparador_rnm_scoreboard  top_scoreboard                   -     @411    
      comparador_rnm_imp_export  uvm_analysis_imp_comparador_rnm  -     @804    
        recording_detail         uvm_verbosity                    32    UVM_FULL
      recording_detail           uvm_verbosity                    32    UVM_FULL
    vsqr                         top_vsqr                         -     @421    
      rsp_export                 uvm_analysis_export              -     @431    
        recording_detail         uvm_verbosity                    32    UVM_FULL
      seq_item_export            uvm_seq_item_pull_imp            -     @561    
        recording_detail         uvm_verbosity                    32    UVM_FULL
      recording_detail           uvm_verbosity                    32    UVM_FULL
      arbitration_queue          array                            0     -       
      lock_queue                 array                            0     -       
      num_last_reqs              integral                         32    'd1     
      num_last_rsps              integral                         32    'd1     
    recording_detail             uvm_verbosity                    32    UVM_FULL
  recording_detail               uvm_verbosity                    32    UVM_FULL
--------------------------------------------------------------------------------

UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_factory.svh(1645) @ 0 ns: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 70 total
  Type Name
  ---------
  comparador_rnm_uvc_agent
  comparador_rnm_uvc_config
  comparador_rnm_uvc_driver
  comparador_rnm_uvc_monitor
  comparador_rnm_uvc_sequence_base
  comparador_rnm_uvc_sequence_item
  comparador_rnm_uvc_sequencer
  snps_uvm_reg_bank_group
  snps_uvm_reg_map
  top_coverage
  top_env
  top_scoreboard
  top_test
  top_test_vseq
  top_vsqr
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'run'
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM-1.2 Hooks File 2022/05/26 
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=227) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=236) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=245) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=254) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=263) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=272) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=281) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=290) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=299) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 0 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=317) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1486) @ 0 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 55 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     0, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 65 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     0, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 75 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     0, m_c_o =     1

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 75 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     0, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 75 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     0, m_c_o =     1


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 85 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     0, m_c_o =     0

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 85 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 85 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     0, m_c_o =     0


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 95 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     0

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 95 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     1, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 95 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     0


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 105 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     1, m_c_o =     0

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 105 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     0, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 105 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     1, m_c_o =     0


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 115 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     0, m_c_o =     1

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 115 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 115 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     0, m_c_o =     1


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 125 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     0

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 125 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     1, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 125 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     0


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 135 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     1, m_c_o =     0

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 135 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 135 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     1, m_n_i =     1, m_c_o =     0


UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_monitor.sv(71) @ 145 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_monitor [comparador_rnm_uvc_monitor] 
 ------ MONITOR (GPIO UVC) ------ 
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     0

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/sv/comparador_rnm_uvc_driver.sv(48) @ 145 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_driver [comparador_rnm_uvc_driver] 
 ------ DRIVER (comparador_rnm UVC) ------
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     x

UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(75) @ 145 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] 
TRANS[  0]: 
 ------ SCOREBOARD (comparador_rnm UVC) ------  
TRANSACTION INFORMATION (comparador_rnm UVC):
m_p_i =     0, m_n_i =     1, m_c_o =     0


UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_objection.svh(1252) @ 195 ns: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_objection.svh(1276) @ 195 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1442) @ 195 ns: reporter [PH/TRC/EXE/ALLDROP] Phase 'common.run' (id=202) PHASE EXIT ALL_DROPPED
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 195 ns: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=326) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_phase.svh(1457) @ 195 ns: reporter [PH_READY_TO_END] Phase 'common.run' (id=202) PHASE READY TO END
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 195 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 195 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 195 ns: uvm_test_top.m_env.m_comparador_rnm_agent.m_sequencer [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/seq/uvm_sequencer_base.svh(1531) @ 195 ns: uvm_test_top.m_env.vsqr [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_coverage.sv(53) @ 195 ns: uvm_test_top.m_env.m_comparador_rnm_coverage [top_coverage] FINAL Coverage Score = 100.0%
UVM_INFO /home/enrique.namigtle/Proyectos_UVM/Comparador_RNM_UVM/verification/uvm/env/top_scoreboard.sv(96) @ 195 ns: uvm_test_top.m_env.m_comparador_rnm_scoreboard [top_scoreboard] PASS=   8, FAIL =   0
UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_report_catcher.svh(705) @ 195 ns: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_report_server.svh(904) @ 195 ns: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  101
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PH/TRC/EXE/ALLDROP]     1
[PHASESEQ]    52
[PH_READY_TO_END]    13
[RNTST]     1
[TEST_DONE]     2
[UVM/FACTORY/PRINT]     1
[UVM/REPORT/CATCHER]     1
[UVMTOP]     1
[VERDI_TR_AUTO]     1
[comparador_rnm_uvc_driver]    10
[comparador_rnm_uvc_monitor]     8
[top_coverage]     1
[top_scoreboard]     9

$finish called from file "/home/EDA/CDS/SYNOPSYS/vcs/U-2023.03-SP2-9/etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time     195 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195000000 fs
CPU Time:      0.220 seconds;       Data structure size:   0.6Mb
Fri Aug  8 17:41:31 2025
