$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  2 ( f [1:0] $end
  $var wire  2 # x0 [1:0] $end
  $var wire  2 $ x1 [1:0] $end
  $var wire  2 % x2 [1:0] $end
  $var wire  2 & x3 [1:0] $end
  $var wire  2 ' y [1:0] $end
  $scope module test1 $end
   $var wire  2 ( f [1:0] $end
   $var wire  2 # x0 [1:0] $end
   $var wire  2 $ x1 [1:0] $end
   $var wire  2 % x2 [1:0] $end
   $var wire  2 & x3 [1:0] $end
   $var wire  2 ' y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
#2
b01 #
b01 (
#3
#4
b01 $
#5
#6
b01 %
#7
#8
b01 &
#9
