//! **************************************************************************
// Written by: Map P.68d on Mon Nov 27 13:32:55 2017
//! **************************************************************************

SCHEMATIC START;
COMP "CLK" LOCATE = SITE "U23" LEVEL 1;
COMP "RST_N" LOCATE = SITE "G26" LEVEL 1;
COMP "leds<0>" LOCATE = SITE "AD24" LEVEL 1;
COMP "leds<1>" LOCATE = SITE "AE24" LEVEL 1;
COMP "leds<2>" LOCATE = SITE "AG23" LEVEL 1;
COMP "leds<3>" LOCATE = SITE "AB23" LEVEL 1;
COMP "leds<4>" LOCATE = SITE "AE23" LEVEL 1;
COMP "leds<5>" LOCATE = SITE "AE22" LEVEL 1;
COMP "leds<6>" LOCATE = SITE "AC24" LEVEL 1;
COMP "uart_cts" LOCATE = SITE "T23" LEVEL 1;
COMP "uart_rxd" LOCATE = SITE "J24" LEVEL 1;
COMP "uart_rts" LOCATE = SITE "T24" LEVEL 1;
COMP "uart_txd" LOCATE = SITE "J25" LEVEL 1;
PIN m/featureBRAM_memory/Mram_RAM_pins<63> = BEL
        "m/featureBRAM_memory/Mram_RAM" PINNAME CLKARDCLKU;
PIN m/featureBRAM_memory/Mram_RAM_pins<62> = BEL
        "m/featureBRAM_memory/Mram_RAM" PINNAME CLKARDCLKL;
PIN m/weightBRAM_memory/Mram_RAM_pins<63> = BEL "m/weightBRAM_memory/Mram_RAM"
        PINNAME CLKARDCLKU;
PIN m/weightBRAM_memory/Mram_RAM_pins<62> = BEL "m/weightBRAM_memory/Mram_RAM"
        PINNAME CLKARDCLKL;
TIMEGRP CLK = BEL "clk" BEL "m/weightBRAM_serverAdapter_cnt_2" BEL
        "m/weightBRAM_serverAdapter_cnt_1" BEL
        "m/weightBRAM_serverAdapter_cnt_0" BEL "m/feature2_15" BEL
        "m/feature2_14" BEL "m/feature2_12" BEL "m/feature2_11" BEL
        "m/feature2_13" BEL "m/feature2_10" BEL "m/feature2_9" BEL
        "m/feature2_7" BEL "m/feature2_6" BEL "m/feature2_8" BEL
        "m/feature2_5" BEL "m/feature2_4" BEL "m/feature2_2" BEL
        "m/feature2_1" BEL "m/feature2_3" BEL "m/feature2_0" BEL
        "m/state_mkFSMstate_FSM_FFd1" BEL "m/state_mkFSMstate_FSM_FFd3" BEL
        "m/state_mkFSMstate_FSM_FFd4" BEL "m/state_mkFSMstate_FSM_FFd2" BEL
        "m/state_mkFSMstate_FSM_FFd5" BEL "m/state_mkFSMstate_FSM_FFd6" BEL
        "m/state_mkFSMstate_FSM_FFd8" BEL "m/state_mkFSMstate_FSM_FFd9" BEL
        "m/state_mkFSMstate_FSM_FFd7" BEL "m/state_mkFSMstate_FSM_FFd10" BEL
        "m/state_mkFSMstate_FSM_FFd11" BEL "m/state_mkFSMstate_FSM_FFd13" BEL
        "m/state_mkFSMstate_FSM_FFd14" BEL "m/state_mkFSMstate_FSM_FFd12" BEL
        "m/state_mkFSMstate_FSM_FFd15" BEL "m/state_mkFSMstate_FSM_FFd16" BEL
        "m/state_mkFSMstate_FSM_FFd18" BEL "m/weight_15" BEL
        "m/state_mkFSMstate_FSM_FFd17" BEL "m/weight_14" BEL "m/weight_13" BEL
        "m/weight_11" BEL "m/weight_10" BEL "m/weight_12" BEL "m/weight_9" BEL
        "m/weight_8" BEL "m/weight_6" BEL "m/weight_5" BEL "m/weight_7" BEL
        "m/weight_4" BEL "m/weight_3" BEL "m/weight_1" BEL "m/weight_0" BEL
        "m/weight_2" BEL "m/jj_1_delay_count_6" BEL "m/jj_1_delay_count_5" BEL
        "m/jj_1_delay_count_4" BEL "m/jj_1_delay_count_2" BEL
        "m/jj_1_delay_count_1" BEL "m/jj_1_delay_count_3" BEL
        "m/jj_1_delay_count_0" BEL "m/fptr_w_10" BEL "m/fptr_w_9" BEL
        "m/fptr_w_8" BEL "m/fptr_w_7" BEL "m/fptr_w_6" BEL "m/fptr_w_5" BEL
        "m/fptr_w_4" BEL "m/fptr_w_3" BEL "m/fptr_w_2" BEL "m/fptr_w_1" BEL
        "m/fptr_w_0" BEL "m/fptr_r_10" BEL "m/fptr_r_9" BEL "m/fptr_r_8" BEL
        "m/fptr_r_7" BEL "m/fptr_r_6" BEL "m/fptr_r_5" BEL "m/fptr_r_4" BEL
        "m/fptr_r_3" BEL "m/fptr_r_2" BEL "m/fptr_r_1" BEL "m/fptr_r_0" BEL
        "m/weight2_15" BEL "m/weight2_14" BEL "m/weight2_13" BEL
        "m/weight2_12" BEL "m/weight2_11" BEL "m/weight2_10" BEL "m/weight2_9"
        BEL "m/weight2_8" BEL "m/weight2_7" BEL "m/weight2_6" BEL
        "m/weight2_5" BEL "m/weight2_4" BEL "m/weight2_3" BEL "m/weight2_2"
        BEL "m/weight2_1" BEL "m/weight2_0" BEL "m/feature_15" BEL
        "m/feature_14" BEL "m/feature_13" BEL "m/feature_12" BEL
        "m/feature_11" BEL "m/feature_10" BEL "m/feature_9" BEL "m/feature_8"
        BEL "m/feature_7" BEL "m/feature_6" BEL "m/feature_5" BEL
        "m/feature_4" BEL "m/feature_3" BEL "m/feature_2" BEL "m/feature_1"
        BEL "m/feature_0" BEL "m/jj_delay_count_9" BEL "m/jj_delay_count_8"
        BEL "m/jj_delay_count_7" BEL "m/jj_delay_count_6" BEL
        "m/jj_delay_count_5" BEL "m/jj_delay_count_4" BEL "m/jj_delay_count_3"
        BEL "m/jj_delay_count_2" BEL "m/jj_delay_count_1" BEL
        "m/jj_delay_count_0" BEL "m/featureBRAM_serverAdapter_s1_1" BEL
        "m/featureBRAM_serverAdapter_s1_0" BEL "m/state_fired" BEL
        "m/weightBRAM_serverAdapter_outDataCore/not_ring_full" BEL
        "m/weightBRAM_serverAdapter_outDataCore/ring_empty" BEL
        "m/weightBRAM_serverAdapter_outDataCore/head_0" BEL
        "m/weightBRAM_serverAdapter_outDataCore/hasodata" BEL
        "m/weightBRAM_serverAdapter_outDataCore/tail_0" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_15" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_14" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_13" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_12" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_11" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_10" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_9" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_8" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_7" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_6" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_5" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_4" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_3" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_2" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/D_OUT_0" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_15" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_14" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_13" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_12" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_11" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_10" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_9" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_8" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_7" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_6" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_5" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_4" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_3" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_2" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/D_OUT_0" BEL
        "m/uart/u_rx_rx_f_r_count_3" BEL "m/uart/u_rx_rx_f_r_count_2" BEL
        "m/uart/u_rx_rx_f_r_count_1" BEL "m/uart/u_rx_rx_f_r_count_0" BEL
        "m/uart/u_tx_state_FSM_FFd1" BEL "m/uart/u_tx_state_FSM_FFd2" BEL
        "m/uart/u_rx_state_FSM_FFd2" BEL "m/uart/u_rx_state_FSM_FFd1" BEL
        "m/uart/u_tx_parity_bit" BEL "m/uart/u_tx_curr_tx_7" BEL
        "m/uart/u_tx_curr_tx_6" BEL "m/uart/u_tx_curr_tx_5" BEL
        "m/uart/u_tx_curr_tx_4" BEL "m/uart/u_tx_curr_tx_3" BEL
        "m/uart/u_tx_curr_tx_2" BEL "m/uart/u_tx_curr_tx_1" BEL
        "m/uart/u_tx_curr_tx_0" BEL "m/uart/u_rx_ticker_counter_9" BEL
        "m/uart/u_rx_ticker_counter_8" BEL "m/uart/u_rx_ticker_counter_7" BEL
        "m/uart/u_rx_ticker_counter_6" BEL "m/uart/u_rx_ticker_counter_5" BEL
        "m/uart/u_rx_ticker_counter_4" BEL "m/uart/u_rx_ticker_counter_3" BEL
        "m/uart/u_rx_ticker_counter_2" BEL "m/uart/u_rx_ticker_counter_1" BEL
        "m/uart/u_rx_ticker_counter_0" BEL "m/uart/u_tx_ticker_counter_9" BEL
        "m/uart/u_tx_ticker_counter_8" BEL "m/uart/u_tx_ticker_counter_7" BEL
        "m/uart/u_tx_ticker_counter_6" BEL "m/uart/u_tx_ticker_counter_5" BEL
        "m/uart/u_tx_ticker_counter_4" BEL "m/uart/u_tx_ticker_counter_3" BEL
        "m/uart/u_tx_ticker_counter_2" BEL "m/uart/u_tx_ticker_counter_1" BEL
        "m/uart/u_tx_ticker_counter_0" BEL "m/uart/u_rx_curr_rx_7" BEL
        "m/uart/u_rx_curr_rx_6" BEL "m/uart/u_rx_curr_rx_5" BEL
        "m/uart/u_rx_curr_rx_4" BEL "m/uart/u_rx_curr_rx_3" BEL
        "m/uart/u_rx_curr_rx_2" BEL "m/uart/u_rx_curr_rx_1" BEL
        "m/uart/u_rx_curr_rx_0" BEL "m/uart/u_rx_r_rxd_old" BEL
        "m/uart/u_tx_tx_f/full_reg" BEL "m/uart/u_tx_tx_f/data0_reg_7" BEL
        "m/uart/u_tx_tx_f/data0_reg_6" BEL "m/uart/u_tx_tx_f/data0_reg_5" BEL
        "m/uart/u_tx_tx_f/data0_reg_4" BEL "m/uart/u_tx_tx_f/data0_reg_3" BEL
        "m/uart/u_tx_tx_f/data0_reg_2" BEL "m/uart/u_tx_tx_f/data0_reg_1" BEL
        "m/uart/u_tx_tx_f/data0_reg_0" BEL "m/uart/u_tx_tx_f/data1_reg_7" BEL
        "m/uart/u_tx_tx_f/data1_reg_6" BEL "m/uart/u_tx_tx_f/data1_reg_5" BEL
        "m/uart/u_tx_tx_f/data1_reg_4" BEL "m/uart/u_tx_tx_f/data1_reg_3" BEL
        "m/uart/u_tx_tx_f/data1_reg_2" BEL "m/uart/u_tx_tx_f/data1_reg_1" BEL
        "m/uart/u_tx_tx_f/data1_reg_0" BEL
        "m/uart/u_rx_rx_f_rx_f/not_ring_full" BEL
        "m/uart/u_rx_rx_f_rx_f/ring_empty" BEL "m/uart/u_rx_rx_f_rx_f/head_2"
        BEL "m/uart/u_rx_rx_f_rx_f/head_1" BEL "m/uart/u_rx_rx_f_rx_f/head_0"
        BEL "m/uart/u_rx_rx_f_rx_f/hasodata" BEL
        "m/uart/u_rx_rx_f_rx_f/tail_2" BEL "m/uart/u_rx_rx_f_rx_f/tail_1" BEL
        "m/uart/u_rx_rx_f_rx_f/tail_0" BEL "m/uart/u_rx_rx_f_rx_f/D_OUT_7" BEL
        "m/uart/u_rx_rx_f_rx_f/D_OUT_6" BEL "m/uart/u_rx_rx_f_rx_f/D_OUT_5"
        BEL "m/uart/u_rx_rx_f_rx_f/D_OUT_4" BEL
        "m/uart/u_rx_rx_f_rx_f/D_OUT_3" BEL "m/uart/u_rx_rx_f_rx_f/D_OUT_2"
        BEL "m/uart/u_rx_rx_f_rx_f/D_OUT_1" BEL
        "m/uart/u_rx_rx_f_rx_f/D_OUT_0" BEL "m/weightRAM_error_r" BEL
        "m/running" BEL "m/featureRAM_error_r" BEL
        "m/uart/u_rx_r_framing_error" BEL "m/uart/u_rx_last_stop" BEL
        "m/uart/u_rx_r_overrun_error" BEL "m/uart/u_tx_tx_f/empty_reg" BEL
        "m/start_reg" BEL "m/i_31" BEL "m/i_30" BEL "m/i_29" BEL "m/i_28" BEL
        "m/i_27" BEL "m/i_26" BEL "m/i_25" BEL "m/i_24" BEL "m/i_23" BEL
        "m/i_22" BEL "m/i_21" BEL "m/i_20" BEL "m/i_19" BEL "m/i_18" BEL
        "m/i_17" BEL "m/i_16" BEL "m/i_15" BEL "m/i_14" BEL "m/i_13" BEL
        "m/i_12" BEL "m/i_11" BEL "m/i_10" BEL "m/i_9" BEL "m/i_8" BEL "m/i_7"
        BEL "m/i_6" BEL "m/i_5" BEL "m/i_4" BEL "m/i_3" BEL "m/i_2" BEL
        "m/i_1" BEL "m/i_0" BEL "m/uart/u_rx_curr_rx_valid" BEL
        "m/uart/u_tx_bit_count_2" BEL "m/uart/u_tx_bit_count_1" BEL
        "m/uart/u_tx_bit_count_0" BEL "m/uart/u_rx_bit_count_2" BEL
        "m/uart/u_rx_bit_count_0" BEL "m/uart/u_rx_bit_count_1" BEL
        "m/weightBRAM_serverAdapter_cnt_1_1" BEL
        "m/weightBRAM_serverAdapter_cnt_2_1" BEL
        "m/weightBRAM_serverAdapter_cnt_0_1" BEL
        "m/state_mkFSMstate_FSM_FFd10_1" BEL "m/uart/u_tx_tx_f/full_reg_1" BEL
        "m/state_mkFSMstate_FSM_FFd6_1" PIN
        "m/featureBRAM_memory/Mram_RAM_pins<63>" PIN
        "m/featureBRAM_memory/Mram_RAM_pins<62>" PIN
        "m/weightBRAM_memory/Mram_RAM_pins<63>" PIN
        "m/weightBRAM_memory/Mram_RAM_pins<62>" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr31/DP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr31/SP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr32/DP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr32/SP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr33/DP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr33/SP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr34/DP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr34/SP" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr21/DP" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr21/SP" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr22/DP" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr22/SP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr31/DP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr31/SP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr32/DP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr32/SP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr33/DP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr33/SP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr34/DP" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr34/SP" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMC_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMC" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMD_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMD" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMA_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMA" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMB_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMB" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMC_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMC" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMD_D1" BEL
        "m/featureBRAM_serverAdapter_outDataCore/Mram_arr2_RAMD" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA_D1" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMA" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMB_D1" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMB" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMC_D1" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMC" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMD_D1" BEL
        "m/uart/u_rx_rx_f_rx_f/Mram_arr1_RAMD" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMA" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMB" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMC_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMC" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMD_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMD" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMA_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMA" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMB_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMB" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMC_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMC" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMD_D1" BEL
        "m/weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMD";
TS_MAINCLK = PERIOD TIMEGRP "CLK" 15 ns HIGH 50%;
SCHEMATIC END;

