
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (4 9)  (34 281)  (34 281)  routing T_1_17.span12_vert_16 <X> T_1_17.lc_trk_g1_0
 (6 9)  (36 281)  (36 281)  routing T_1_17.span12_vert_16 <X> T_1_17.lc_trk_g1_0
 (7 9)  (37 281)  (37 281)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (52 283)  (52 283)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (4 8)  (88 280)  (88 280)  routing T_2_17.span4_vert_40 <X> T_2_17.lc_trk_g1_0
 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (4 9)  (88 281)  (88 281)  routing T_2_17.span4_vert_40 <X> T_2_17.lc_trk_g1_0
 (5 9)  (89 281)  (89 281)  routing T_2_17.span4_vert_40 <X> T_2_17.lc_trk_g1_0
 (6 9)  (90 281)  (90 281)  routing T_2_17.span4_vert_40 <X> T_2_17.lc_trk_g1_0
 (7 9)  (91 281)  (91 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (4 11)  (142 282)  (142 282)  routing T_3_17.span4_horz_r_2 <X> T_3_17.lc_trk_g1_2
 (5 11)  (143 282)  (143 282)  routing T_3_17.span4_horz_r_2 <X> T_3_17.lc_trk_g1_2
 (7 11)  (145 282)  (145 282)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (160 282)  (160 282)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (5 4)  (185 276)  (185 276)  routing T_4_17.span12_vert_5 <X> T_4_17.lc_trk_g0_5
 (7 4)  (187 276)  (187 276)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (188 276)  (188 276)  routing T_4_17.span12_vert_5 <X> T_4_17.lc_trk_g0_5
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (8 5)  (188 277)  (188 277)  routing T_4_17.span12_vert_5 <X> T_4_17.lc_trk_g0_5
 (12 5)  (202 277)  (202 277)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (6 10)  (186 283)  (186 283)  routing T_4_17.span12_vert_11 <X> T_4_17.lc_trk_g1_3
 (7 10)  (187 283)  (187 283)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (13 10)  (203 283)  (203 283)  routing T_4_17.lc_trk_g0_5 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (4 2)  (238 275)  (238 275)  routing T_5_17.span4_vert_34 <X> T_5_17.lc_trk_g0_2
 (5 2)  (239 275)  (239 275)  routing T_5_17.span12_vert_3 <X> T_5_17.lc_trk_g0_3
 (7 2)  (241 275)  (241 275)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (242 275)  (242 275)  routing T_5_17.span12_vert_3 <X> T_5_17.lc_trk_g0_3
 (5 3)  (239 274)  (239 274)  routing T_5_17.span4_vert_34 <X> T_5_17.lc_trk_g0_2
 (6 3)  (240 274)  (240 274)  routing T_5_17.span4_vert_34 <X> T_5_17.lc_trk_g0_2
 (7 3)  (241 274)  (241 274)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (8 3)  (242 274)  (242 274)  routing T_5_17.span12_vert_3 <X> T_5_17.lc_trk_g0_3
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (12 11)  (256 282)  (256 282)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (12 4)  (310 276)  (310 276)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (311 276)  (311 276)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (12 5)  (310 277)  (310 277)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (5 6)  (293 279)  (293 279)  routing T_6_17.span12_vert_7 <X> T_6_17.lc_trk_g0_7
 (7 6)  (295 279)  (295 279)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (296 279)  (296 279)  routing T_6_17.span12_vert_7 <X> T_6_17.lc_trk_g0_7
 (8 7)  (296 278)  (296 278)  routing T_6_17.span12_vert_7 <X> T_6_17.lc_trk_g0_7
 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (13 10)  (311 283)  (311 283)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (12 11)  (310 282)  (310 282)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (6 14)  (294 287)  (294 287)  routing T_6_17.span12_vert_23 <X> T_6_17.lc_trk_g1_7
 (7 14)  (295 287)  (295 287)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit
 (8 15)  (296 286)  (296 286)  routing T_6_17.span12_vert_23 <X> T_6_17.lc_trk_g1_7


IO_Tile_7_17

 (4 0)  (350 272)  (350 272)  routing T_7_17.span4_vert_8 <X> T_7_17.lc_trk_g0_0
 (16 0)  (338 272)  (338 272)  IOB_0 IO Functioning bit
 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (4 1)  (350 273)  (350 273)  routing T_7_17.span4_vert_8 <X> T_7_17.lc_trk_g0_0
 (6 1)  (352 273)  (352 273)  routing T_7_17.span4_vert_8 <X> T_7_17.lc_trk_g0_0
 (7 1)  (353 273)  (353 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (339 274)  (339 274)  IOB_0 IO Functioning bit
 (16 4)  (338 276)  (338 276)  IOB_0 IO Functioning bit
 (13 5)  (369 277)  (369 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (11 6)  (367 279)  (367 279)  routing T_7_17.span4_vert_13 <X> T_7_17.span4_horz_l_14
 (12 6)  (368 279)  (368 279)  routing T_7_17.span4_vert_13 <X> T_7_17.span4_horz_l_14
 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (7 0)  (407 272)  (407 272)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_bot_1 lc_trk_g0_1
 (8 0)  (408 272)  (408 272)  routing T_8_17.logic_op_bot_1 <X> T_8_17.lc_trk_g0_1
 (16 0)  (392 272)  (392 272)  IOB_0 IO Functioning bit
 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (8 1)  (408 273)  (408 273)  routing T_8_17.logic_op_bot_1 <X> T_8_17.lc_trk_g0_1
 (4 2)  (404 275)  (404 275)  routing T_8_17.logic_op_bot_2 <X> T_8_17.lc_trk_g0_2
 (4 3)  (404 274)  (404 274)  routing T_8_17.logic_op_bot_2 <X> T_8_17.lc_trk_g0_2
 (7 3)  (407 274)  (407 274)  Enable bit of Mux _local_links/g0_mux_2 => logic_op_bot_2 lc_trk_g0_2
 (17 3)  (393 274)  (393 274)  IOB_0 IO Functioning bit
 (16 4)  (392 276)  (392 276)  IOB_0 IO Functioning bit
 (12 5)  (422 277)  (422 277)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (423 277)  (423 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0

 (16 10)  (392 283)  (392 283)  IOB_1 IO Functioning bit
 (13 11)  (423 282)  (423 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (393 285)  (393 285)  IOB_1 IO Functioning bit
 (16 14)  (392 287)  (392 287)  IOB_1 IO Functioning bit


IO_Tile_9_17

 (16 0)  (446 272)  (446 272)  IOB_0 IO Functioning bit
 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (17 3)  (447 274)  (447 274)  IOB_0 IO Functioning bit
 (4 4)  (458 276)  (458 276)  routing T_9_17.logic_op_bot_4 <X> T_9_17.lc_trk_g0_4
 (13 4)  (477 276)  (477 276)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (446 276)  (446 276)  IOB_0 IO Functioning bit
 (4 5)  (458 277)  (458 277)  routing T_9_17.logic_op_bot_4 <X> T_9_17.lc_trk_g0_4
 (7 5)  (461 277)  (461 277)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_bot_4 lc_trk_g0_4
 (13 5)  (477 277)  (477 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (13 6)  (477 279)  (477 279)  routing T_9_17.span4_horz_r_2 <X> T_9_17.span4_vert_13
 (14 6)  (478 279)  (478 279)  routing T_9_17.span4_horz_r_2 <X> T_9_17.span4_vert_13
 (4 10)  (458 283)  (458 283)  routing T_9_17.logic_op_bot_2 <X> T_9_17.lc_trk_g1_2
 (12 10)  (476 283)  (476 283)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 283)  (446 283)  IOB_1 IO Functioning bit
 (4 11)  (458 282)  (458 282)  routing T_9_17.logic_op_bot_2 <X> T_9_17.lc_trk_g1_2
 (7 11)  (461 282)  (461 282)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
 (12 11)  (476 282)  (476 282)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 282)  (477 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 285)  (447 285)  IOB_1 IO Functioning bit
 (16 14)  (446 287)  (446 287)  IOB_1 IO Functioning bit


IO_Tile_10_17

 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (17 3)  (501 274)  (501 274)  IOB_0 IO Functioning bit
 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0

 (0 10)  (519 283)  (519 283)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (501 285)  (501 285)  IOB_1 IO Functioning bit


IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0

 (0 11)  (561 282)  (561 282)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (543 285)  (543 285)  IOB_1 IO Functioning bit


IO_Tile_12_17

 (2 1)  (618 273)  (618 273)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (17 3)  (597 274)  (597 274)  IOB_0 IO Functioning bit
 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (0 11)  (615 282)  (615 282)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (597 285)  (597 285)  IOB_1 IO Functioning bit


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (11 6)  (83 262)  (83 262)  routing T_2_16.sp4_h_r_11 <X> T_2_16.sp4_v_t_40
 (13 6)  (85 262)  (85 262)  routing T_2_16.sp4_h_r_11 <X> T_2_16.sp4_v_t_40
 (12 7)  (84 263)  (84 263)  routing T_2_16.sp4_h_r_11 <X> T_2_16.sp4_v_t_40


LogicTile_5_16

 (5 12)  (227 268)  (227 268)  routing T_5_16.sp4_v_b_9 <X> T_5_16.sp4_h_r_9
 (6 13)  (228 269)  (228 269)  routing T_5_16.sp4_v_b_9 <X> T_5_16.sp4_h_r_9


LogicTile_6_16

 (3 6)  (279 262)  (279 262)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_v_t_23
 (11 15)  (287 271)  (287 271)  routing T_6_16.sp4_h_r_11 <X> T_6_16.sp4_h_l_46


LogicTile_7_16

 (0 0)  (334 256)  (334 256)  Negative Clock bit

 (22 0)  (356 256)  (356 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (357 256)  (357 256)  routing T_7_16.sp4_h_r_3 <X> T_7_16.lc_trk_g0_3
 (24 0)  (358 256)  (358 256)  routing T_7_16.sp4_h_r_3 <X> T_7_16.lc_trk_g0_3
 (21 1)  (355 257)  (355 257)  routing T_7_16.sp4_h_r_3 <X> T_7_16.lc_trk_g0_3
 (0 2)  (334 258)  (334 258)  routing T_7_16.glb_netwk_3 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (336 258)  (336 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (355 258)  (355 258)  routing T_7_16.bnr_op_7 <X> T_7_16.lc_trk_g0_7
 (22 2)  (356 258)  (356 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (334 259)  (334 259)  routing T_7_16.glb_netwk_3 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (21 3)  (355 259)  (355 259)  routing T_7_16.bnr_op_7 <X> T_7_16.lc_trk_g0_7
 (22 5)  (356 261)  (356 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (359 261)  (359 261)  routing T_7_16.sp4_r_v_b_26 <X> T_7_16.lc_trk_g1_2
 (21 6)  (355 262)  (355 262)  routing T_7_16.sp4_v_b_15 <X> T_7_16.lc_trk_g1_7
 (22 6)  (356 262)  (356 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (357 262)  (357 262)  routing T_7_16.sp4_v_b_15 <X> T_7_16.lc_trk_g1_7
 (27 6)  (361 262)  (361 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 262)  (362 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 262)  (363 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 262)  (366 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 262)  (367 262)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 262)  (368 262)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (375 262)  (375 262)  LC_3 Logic Functioning bit
 (42 6)  (376 262)  (376 262)  LC_3 Logic Functioning bit
 (43 6)  (377 262)  (377 262)  LC_3 Logic Functioning bit
 (45 6)  (379 262)  (379 262)  LC_3 Logic Functioning bit
 (46 6)  (380 262)  (380 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (355 263)  (355 263)  routing T_7_16.sp4_v_b_15 <X> T_7_16.lc_trk_g1_7
 (26 7)  (360 263)  (360 263)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 263)  (361 263)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 263)  (362 263)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 263)  (363 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 263)  (364 263)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (366 263)  (366 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.input_2_3
 (42 7)  (376 263)  (376 263)  LC_3 Logic Functioning bit
 (26 8)  (360 264)  (360 264)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (363 264)  (363 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 264)  (364 264)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 264)  (366 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 264)  (368 264)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (374 264)  (374 264)  LC_4 Logic Functioning bit
 (42 8)  (376 264)  (376 264)  LC_4 Logic Functioning bit
 (45 8)  (379 264)  (379 264)  LC_4 Logic Functioning bit
 (26 9)  (360 265)  (360 265)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 265)  (361 265)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 265)  (363 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 265)  (364 265)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (365 265)  (365 265)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 265)  (366 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (367 265)  (367 265)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.input_2_4
 (34 9)  (368 265)  (368 265)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.input_2_4
 (35 9)  (369 265)  (369 265)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.input_2_4
 (39 9)  (373 265)  (373 265)  LC_4 Logic Functioning bit
 (42 9)  (376 265)  (376 265)  LC_4 Logic Functioning bit
 (51 9)  (385 265)  (385 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 12)  (349 268)  (349 268)  routing T_7_16.sp4_h_r_33 <X> T_7_16.lc_trk_g3_1
 (16 12)  (350 268)  (350 268)  routing T_7_16.sp4_h_r_33 <X> T_7_16.lc_trk_g3_1
 (17 12)  (351 268)  (351 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (352 268)  (352 268)  routing T_7_16.sp4_h_r_33 <X> T_7_16.lc_trk_g3_1
 (22 12)  (356 268)  (356 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (356 269)  (356 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (334 270)  (334 270)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 270)  (335 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (334 271)  (334 271)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/s_r


LogicTile_8_16

 (0 0)  (388 256)  (388 256)  Negative Clock bit

 (12 0)  (400 256)  (400 256)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_r_2
 (22 0)  (410 256)  (410 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (411 256)  (411 256)  routing T_8_16.sp4_h_r_3 <X> T_8_16.lc_trk_g0_3
 (24 0)  (412 256)  (412 256)  routing T_8_16.sp4_h_r_3 <X> T_8_16.lc_trk_g0_3
 (11 1)  (399 257)  (399 257)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_r_2
 (21 1)  (409 257)  (409 257)  routing T_8_16.sp4_h_r_3 <X> T_8_16.lc_trk_g0_3
 (0 2)  (388 258)  (388 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (2 2)  (390 258)  (390 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (415 258)  (415 258)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 258)  (417 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (419 258)  (419 258)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 258)  (420 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 258)  (421 258)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 258)  (423 258)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (41 2)  (429 258)  (429 258)  LC_1 Logic Functioning bit
 (42 2)  (430 258)  (430 258)  LC_1 Logic Functioning bit
 (43 2)  (431 258)  (431 258)  LC_1 Logic Functioning bit
 (45 2)  (433 258)  (433 258)  LC_1 Logic Functioning bit
 (0 3)  (388 259)  (388 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (26 3)  (414 259)  (414 259)  routing T_8_16.lc_trk_g0_3 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 259)  (417 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 259)  (418 259)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (420 259)  (420 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (421 259)  (421 259)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (34 3)  (422 259)  (422 259)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (35 3)  (423 259)  (423 259)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input_2_1
 (42 3)  (430 259)  (430 259)  LC_1 Logic Functioning bit
 (22 4)  (410 260)  (410 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (411 260)  (411 260)  routing T_8_16.sp4_v_b_19 <X> T_8_16.lc_trk_g1_3
 (24 4)  (412 260)  (412 260)  routing T_8_16.sp4_v_b_19 <X> T_8_16.lc_trk_g1_3
 (27 4)  (415 260)  (415 260)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 260)  (416 260)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 260)  (417 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 260)  (418 260)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (419 260)  (419 260)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 260)  (420 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 260)  (422 260)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (425 260)  (425 260)  LC_2 Logic Functioning bit
 (38 4)  (426 260)  (426 260)  LC_2 Logic Functioning bit
 (41 4)  (429 260)  (429 260)  LC_2 Logic Functioning bit
 (42 4)  (430 260)  (430 260)  LC_2 Logic Functioning bit
 (45 4)  (433 260)  (433 260)  LC_2 Logic Functioning bit
 (26 5)  (414 261)  (414 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 261)  (415 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 261)  (417 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (420 261)  (420 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (421 261)  (421 261)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.input_2_2
 (35 5)  (423 261)  (423 261)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.input_2_2
 (36 5)  (424 261)  (424 261)  LC_2 Logic Functioning bit
 (39 5)  (427 261)  (427 261)  LC_2 Logic Functioning bit
 (40 5)  (428 261)  (428 261)  LC_2 Logic Functioning bit
 (16 7)  (404 263)  (404 263)  routing T_8_16.sp12_h_r_12 <X> T_8_16.lc_trk_g1_4
 (17 7)  (405 263)  (405 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (25 8)  (413 264)  (413 264)  routing T_8_16.sp4_v_b_26 <X> T_8_16.lc_trk_g2_2
 (22 9)  (410 265)  (410 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (411 265)  (411 265)  routing T_8_16.sp4_v_b_26 <X> T_8_16.lc_trk_g2_2
 (14 10)  (402 266)  (402 266)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (14 11)  (402 267)  (402 267)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (15 11)  (403 267)  (403 267)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (16 11)  (404 267)  (404 267)  routing T_8_16.sp4_h_r_44 <X> T_8_16.lc_trk_g2_4
 (17 11)  (405 267)  (405 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (388 270)  (388 270)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 270)  (389 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (402 270)  (402 270)  routing T_8_16.sp12_v_t_3 <X> T_8_16.lc_trk_g3_4
 (0 15)  (388 271)  (388 271)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (402 271)  (402 271)  routing T_8_16.sp12_v_t_3 <X> T_8_16.lc_trk_g3_4
 (15 15)  (403 271)  (403 271)  routing T_8_16.sp12_v_t_3 <X> T_8_16.lc_trk_g3_4
 (17 15)  (405 271)  (405 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (410 271)  (410 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (413 271)  (413 271)  routing T_8_16.sp4_r_v_b_46 <X> T_8_16.lc_trk_g3_6


LogicTile_9_16

 (0 0)  (442 256)  (442 256)  Negative Clock bit

 (14 1)  (456 257)  (456 257)  routing T_9_16.sp4_r_v_b_35 <X> T_9_16.lc_trk_g0_0
 (17 1)  (459 257)  (459 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (442 258)  (442 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (444 258)  (444 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (463 258)  (463 258)  routing T_9_16.sp4_h_l_2 <X> T_9_16.lc_trk_g0_7
 (22 2)  (464 258)  (464 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (465 258)  (465 258)  routing T_9_16.sp4_h_l_2 <X> T_9_16.lc_trk_g0_7
 (24 2)  (466 258)  (466 258)  routing T_9_16.sp4_h_l_2 <X> T_9_16.lc_trk_g0_7
 (0 3)  (442 259)  (442 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (25 4)  (467 260)  (467 260)  routing T_9_16.sp4_v_b_2 <X> T_9_16.lc_trk_g1_2
 (27 4)  (469 260)  (469 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 260)  (470 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 260)  (471 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 260)  (474 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (476 260)  (476 260)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (42 4)  (484 260)  (484 260)  LC_2 Logic Functioning bit
 (43 4)  (485 260)  (485 260)  LC_2 Logic Functioning bit
 (45 4)  (487 260)  (487 260)  LC_2 Logic Functioning bit
 (22 5)  (464 261)  (464 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (465 261)  (465 261)  routing T_9_16.sp4_v_b_2 <X> T_9_16.lc_trk_g1_2
 (29 5)  (471 261)  (471 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (474 261)  (474 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (475 261)  (475 261)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.input_2_2
 (43 5)  (485 261)  (485 261)  LC_2 Logic Functioning bit
 (15 7)  (457 263)  (457 263)  routing T_9_16.bot_op_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (459 263)  (459 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (471 264)  (471 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 264)  (473 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 264)  (474 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (476 264)  (476 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (482 264)  (482 264)  LC_4 Logic Functioning bit
 (41 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (42 8)  (484 264)  (484 264)  LC_4 Logic Functioning bit
 (45 8)  (487 264)  (487 264)  LC_4 Logic Functioning bit
 (15 9)  (457 265)  (457 265)  routing T_9_16.tnr_op_0 <X> T_9_16.lc_trk_g2_0
 (17 9)  (459 265)  (459 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (470 265)  (470 265)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 265)  (471 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 265)  (472 265)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (474 265)  (474 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (43 9)  (485 265)  (485 265)  LC_4 Logic Functioning bit
 (14 11)  (456 267)  (456 267)  routing T_9_16.sp4_r_v_b_36 <X> T_9_16.lc_trk_g2_4
 (17 11)  (459 267)  (459 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (442 270)  (442 270)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 270)  (443 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (467 270)  (467 270)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g3_6
 (0 15)  (442 271)  (442 271)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (464 271)  (464 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (465 271)  (465 271)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g3_6


LogicTile_11_16

 (5 6)  (543 262)  (543 262)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_l_38
 (4 7)  (542 263)  (542 263)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_l_38
 (6 7)  (544 263)  (544 263)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_l_38


LogicTile_12_16

 (5 6)  (597 262)  (597 262)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (4 7)  (596 263)  (596 263)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (6 7)  (598 263)  (598 263)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38


IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_15

 (9 15)  (231 255)  (231 255)  routing T_5_15.sp4_v_b_2 <X> T_5_15.sp4_v_t_47
 (10 15)  (232 255)  (232 255)  routing T_5_15.sp4_v_b_2 <X> T_5_15.sp4_v_t_47


LogicTile_6_15

 (8 0)  (284 240)  (284 240)  routing T_6_15.sp4_v_b_1 <X> T_6_15.sp4_h_r_1
 (9 0)  (285 240)  (285 240)  routing T_6_15.sp4_v_b_1 <X> T_6_15.sp4_h_r_1


LogicTile_8_15

 (19 2)  (407 242)  (407 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (17 10)  (405 250)  (405 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (413 250)  (413 250)  routing T_8_15.sp4_v_b_30 <X> T_8_15.lc_trk_g2_6
 (18 11)  (406 251)  (406 251)  routing T_8_15.sp4_r_v_b_37 <X> T_8_15.lc_trk_g2_5
 (22 11)  (410 251)  (410 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (411 251)  (411 251)  routing T_8_15.sp4_v_b_30 <X> T_8_15.lc_trk_g2_6
 (15 12)  (403 252)  (403 252)  routing T_8_15.sp4_h_r_25 <X> T_8_15.lc_trk_g3_1
 (16 12)  (404 252)  (404 252)  routing T_8_15.sp4_h_r_25 <X> T_8_15.lc_trk_g3_1
 (17 12)  (405 252)  (405 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (14 13)  (402 253)  (402 253)  routing T_8_15.sp4_r_v_b_40 <X> T_8_15.lc_trk_g3_0
 (17 13)  (405 253)  (405 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (406 253)  (406 253)  routing T_8_15.sp4_h_r_25 <X> T_8_15.lc_trk_g3_1
 (28 14)  (416 254)  (416 254)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 254)  (417 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (418 254)  (418 254)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (420 254)  (420 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (421 254)  (421 254)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (422 254)  (422 254)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (423 254)  (423 254)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.input_2_7
 (38 14)  (426 254)  (426 254)  LC_7 Logic Functioning bit
 (39 14)  (427 254)  (427 254)  LC_7 Logic Functioning bit
 (27 15)  (415 255)  (415 255)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 255)  (416 255)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 255)  (417 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (418 255)  (418 255)  routing T_8_15.lc_trk_g2_6 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (420 255)  (420 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (421 255)  (421 255)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.input_2_7
 (36 15)  (424 255)  (424 255)  LC_7 Logic Functioning bit
 (38 15)  (426 255)  (426 255)  LC_7 Logic Functioning bit
 (39 15)  (427 255)  (427 255)  LC_7 Logic Functioning bit
 (41 15)  (429 255)  (429 255)  LC_7 Logic Functioning bit
 (43 15)  (431 255)  (431 255)  LC_7 Logic Functioning bit


LogicTile_9_15

 (15 4)  (457 244)  (457 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (16 4)  (458 244)  (458 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (17 4)  (459 244)  (459 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (460 244)  (460 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (21 6)  (463 246)  (463 246)  routing T_9_15.sp4_h_l_2 <X> T_9_15.lc_trk_g1_7
 (22 6)  (464 246)  (464 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (465 246)  (465 246)  routing T_9_15.sp4_h_l_2 <X> T_9_15.lc_trk_g1_7
 (24 6)  (466 246)  (466 246)  routing T_9_15.sp4_h_l_2 <X> T_9_15.lc_trk_g1_7
 (26 8)  (468 248)  (468 248)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 248)  (470 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 248)  (471 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 248)  (473 248)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 248)  (474 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 248)  (475 248)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 248)  (476 248)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (39 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (26 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 249)  (471 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 249)  (472 249)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (474 249)  (474 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (476 249)  (476 249)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.input_2_4
 (36 9)  (478 249)  (478 249)  LC_4 Logic Functioning bit
 (38 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (39 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (41 9)  (483 249)  (483 249)  LC_4 Logic Functioning bit
 (43 9)  (485 249)  (485 249)  LC_4 Logic Functioning bit
 (11 14)  (453 254)  (453 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (13 14)  (455 254)  (455 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (14 14)  (456 254)  (456 254)  routing T_9_15.sp4_h_r_36 <X> T_9_15.lc_trk_g3_4
 (12 15)  (454 255)  (454 255)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (15 15)  (457 255)  (457 255)  routing T_9_15.sp4_h_r_36 <X> T_9_15.lc_trk_g3_4
 (16 15)  (458 255)  (458 255)  routing T_9_15.sp4_h_r_36 <X> T_9_15.lc_trk_g3_4
 (17 15)  (459 255)  (459 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (464 255)  (464 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (467 255)  (467 255)  routing T_9_15.sp4_r_v_b_46 <X> T_9_15.lc_trk_g3_6


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control

 (8 3)  (504 243)  (504 243)  routing T_10_15.sp4_h_l_36 <X> T_10_15.sp4_v_t_36


LogicTile_12_15

 (12 2)  (604 242)  (604 242)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_l_39
 (11 3)  (603 243)  (603 243)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_l_39
 (13 3)  (605 243)  (605 243)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_h_l_39


IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 243)  (646 243)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (0 11)  (646 251)  (646 251)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (5 2)  (12 226)  (12 226)  routing T_0_14.span4_vert_b_11 <X> T_0_14.lc_trk_g0_3
 (7 2)  (10 226)  (10 226)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 226)  (9 226)  routing T_0_14.span4_vert_b_11 <X> T_0_14.lc_trk_g0_3
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (12 11)  (5 235)  (5 235)  routing T_0_14.lc_trk_g0_3 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_4_14

 (0 0)  (168 224)  (168 224)  Negative Clock bit

 (26 0)  (194 224)  (194 224)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 224)  (195 224)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 224)  (196 224)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 224)  (197 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 224)  (198 224)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 224)  (200 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 224)  (201 224)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (209 224)  (209 224)  LC_0 Logic Functioning bit
 (42 0)  (210 224)  (210 224)  LC_0 Logic Functioning bit
 (43 0)  (211 224)  (211 224)  LC_0 Logic Functioning bit
 (45 0)  (213 224)  (213 224)  LC_0 Logic Functioning bit
 (52 0)  (220 224)  (220 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (197 225)  (197 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 225)  (198 225)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 225)  (200 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (201 225)  (201 225)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.input_2_0
 (34 1)  (202 225)  (202 225)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.input_2_0
 (42 1)  (210 225)  (210 225)  LC_0 Logic Functioning bit
 (0 2)  (168 226)  (168 226)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 226)  (182 226)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (14 3)  (182 227)  (182 227)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (15 3)  (183 227)  (183 227)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (17 3)  (185 227)  (185 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (17 8)  (185 232)  (185 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (186 233)  (186 233)  routing T_4_14.sp4_r_v_b_33 <X> T_4_14.lc_trk_g2_1
 (16 12)  (184 236)  (184 236)  routing T_4_14.sp4_v_b_33 <X> T_4_14.lc_trk_g3_1
 (17 12)  (185 236)  (185 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (186 236)  (186 236)  routing T_4_14.sp4_v_b_33 <X> T_4_14.lc_trk_g3_1
 (18 13)  (186 237)  (186 237)  routing T_4_14.sp4_v_b_33 <X> T_4_14.lc_trk_g3_1
 (0 14)  (168 238)  (168 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 238)  (169 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (193 238)  (193 238)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g3_6
 (0 15)  (168 239)  (168 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 239)  (190 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (191 239)  (191 239)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g3_6
 (25 15)  (193 239)  (193 239)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g3_6


LogicTile_6_14

 (19 1)  (295 225)  (295 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (279 236)  (279 236)  routing T_6_14.sp12_v_b_1 <X> T_6_14.sp12_h_r_1
 (3 13)  (279 237)  (279 237)  routing T_6_14.sp12_v_b_1 <X> T_6_14.sp12_h_r_1


LogicTile_8_14

 (13 2)  (401 226)  (401 226)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_39
 (12 3)  (400 227)  (400 227)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_39


LogicTile_9_14

 (13 6)  (455 230)  (455 230)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_v_t_40
 (12 7)  (454 231)  (454 231)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_v_t_40
 (4 10)  (446 234)  (446 234)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_43
 (6 10)  (448 234)  (448 234)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_43
 (5 11)  (447 235)  (447 235)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_43
 (19 14)  (461 238)  (461 238)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_10_14

 (13 14)  (509 238)  (509 238)  routing T_10_14.sp4_v_b_11 <X> T_10_14.sp4_v_t_46


IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 227)  (646 227)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 227)  (663 227)  IOB_0 IO Functioning bit
 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (12 7)  (658 231)  (658 231)  routing T_13_14.span4_vert_b_2 <X> T_13_14.span4_horz_37
 (16 8)  (662 232)  (662 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 2)  (0 210)  (0 210)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 217)  (0 217)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13

 (3 6)  (21 214)  (21 214)  routing T_1_13.sp12_h_r_0 <X> T_1_13.sp12_v_t_23
 (3 7)  (21 215)  (21 215)  routing T_1_13.sp12_h_r_0 <X> T_1_13.sp12_v_t_23


LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (4 6)  (172 214)  (172 214)  routing T_4_13.sp4_h_r_3 <X> T_4_13.sp4_v_t_38
 (2 7)  (170 215)  (170 215)  Column buffer control bit: LH_colbuf_cntl_3

 (5 7)  (173 215)  (173 215)  routing T_4_13.sp4_h_r_3 <X> T_4_13.sp4_v_t_38
 (11 8)  (179 216)  (179 216)  routing T_4_13.sp4_h_r_3 <X> T_4_13.sp4_v_b_8
 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_13



LogicTile_6_13

 (3 1)  (279 209)  (279 209)  routing T_6_13.sp12_h_l_23 <X> T_6_13.sp12_v_b_0
 (5 4)  (281 212)  (281 212)  routing T_6_13.sp4_v_b_9 <X> T_6_13.sp4_h_r_3
 (4 5)  (280 213)  (280 213)  routing T_6_13.sp4_v_b_9 <X> T_6_13.sp4_h_r_3
 (6 5)  (282 213)  (282 213)  routing T_6_13.sp4_v_b_9 <X> T_6_13.sp4_h_r_3


LogicTile_7_13

 (11 2)  (345 210)  (345 210)  routing T_7_13.sp4_v_b_11 <X> T_7_13.sp4_v_t_39
 (12 3)  (346 211)  (346 211)  routing T_7_13.sp4_v_b_11 <X> T_7_13.sp4_v_t_39
 (2 7)  (336 215)  (336 215)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (345 218)  (345 218)  routing T_7_13.sp4_v_b_5 <X> T_7_13.sp4_v_t_45
 (12 11)  (346 219)  (346 219)  routing T_7_13.sp4_v_b_5 <X> T_7_13.sp4_v_t_45
 (5 12)  (339 220)  (339 220)  routing T_7_13.sp4_v_b_3 <X> T_7_13.sp4_h_r_9
 (2 13)  (336 221)  (336 221)  Column buffer control bit: LH_colbuf_cntl_6

 (4 13)  (338 221)  (338 221)  routing T_7_13.sp4_v_b_3 <X> T_7_13.sp4_h_r_9
 (6 13)  (340 221)  (340 221)  routing T_7_13.sp4_v_b_3 <X> T_7_13.sp4_h_r_9


LogicTile_8_13

 (3 1)  (391 209)  (391 209)  routing T_8_13.sp12_h_l_23 <X> T_8_13.sp12_v_b_0
 (2 7)  (390 215)  (390 215)  Column buffer control bit: LH_colbuf_cntl_3

 (4 7)  (392 215)  (392 215)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_h_l_38
 (4 10)  (392 218)  (392 218)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_v_t_43
 (6 10)  (394 218)  (394 218)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_v_t_43
 (8 11)  (396 219)  (396 219)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_42
 (9 11)  (397 219)  (397 219)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_42
 (2 13)  (390 221)  (390 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_13

 (0 0)  (442 208)  (442 208)  Negative Clock bit

 (0 2)  (442 210)  (442 210)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (444 210)  (444 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (442 211)  (442 211)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (15 6)  (457 214)  (457 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (16 6)  (458 214)  (458 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (459 214)  (459 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (2 7)  (444 215)  (444 215)  Column buffer control bit: LH_colbuf_cntl_3

 (18 7)  (460 215)  (460 215)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (15 8)  (457 216)  (457 216)  routing T_9_13.sp4_h_r_33 <X> T_9_13.lc_trk_g2_1
 (16 8)  (458 216)  (458 216)  routing T_9_13.sp4_h_r_33 <X> T_9_13.lc_trk_g2_1
 (17 8)  (459 216)  (459 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (460 216)  (460 216)  routing T_9_13.sp4_h_r_33 <X> T_9_13.lc_trk_g2_1
 (26 8)  (468 216)  (468 216)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (470 216)  (470 216)  routing T_9_13.lc_trk_g2_1 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 216)  (471 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (473 216)  (473 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 216)  (474 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 216)  (475 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 216)  (476 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (41 8)  (483 216)  (483 216)  LC_4 Logic Functioning bit
 (42 8)  (484 216)  (484 216)  LC_4 Logic Functioning bit
 (43 8)  (485 216)  (485 216)  LC_4 Logic Functioning bit
 (45 8)  (487 216)  (487 216)  LC_4 Logic Functioning bit
 (48 8)  (490 216)  (490 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (456 217)  (456 217)  routing T_9_13.sp4_r_v_b_32 <X> T_9_13.lc_trk_g2_0
 (17 9)  (459 217)  (459 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (27 9)  (469 217)  (469 217)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 217)  (471 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (473 217)  (473 217)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (474 217)  (474 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (475 217)  (475 217)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.input_2_4
 (42 9)  (484 217)  (484 217)  LC_4 Logic Functioning bit
 (2 13)  (444 221)  (444 221)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (442 222)  (442 222)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 222)  (443 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (467 222)  (467 222)  routing T_9_13.sp4_h_r_38 <X> T_9_13.lc_trk_g3_6
 (0 15)  (442 223)  (442 223)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (464 223)  (464 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (465 223)  (465 223)  routing T_9_13.sp4_h_r_38 <X> T_9_13.lc_trk_g3_6
 (24 15)  (466 223)  (466 223)  routing T_9_13.sp4_h_r_38 <X> T_9_13.lc_trk_g3_6


RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13

 (9 10)  (601 218)  (601 218)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_42
 (10 10)  (602 218)  (602 218)  routing T_12_13.sp4_h_r_4 <X> T_12_13.sp4_h_l_42


IO_Tile_13_13

 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 211)  (646 211)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 211)  (663 211)  IOB_0 IO Functioning bit
 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (0 9)  (646 217)  (646 217)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (663 221)  (663 221)  IOB_1 IO Functioning bit


IO_Tile_0_12

 (6 0)  (11 192)  (11 192)  routing T_0_12.span4_horz_1 <X> T_0_12.lc_trk_g0_1
 (7 0)  (10 192)  (10 192)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 192)  (9 192)  routing T_0_12.span4_horz_1 <X> T_0_12.lc_trk_g0_1
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (4 4)  (13 196)  (13 196)  routing T_0_12.span4_horz_4 <X> T_0_12.lc_trk_g0_4
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (6 5)  (11 197)  (11 197)  routing T_0_12.span4_horz_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 204)  (6 204)  routing T_0_12.span4_horz_19 <X> T_0_12.span4_vert_t_15
 (12 12)  (5 204)  (5 204)  routing T_0_12.span4_horz_19 <X> T_0_12.span4_vert_t_15
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_1_12



LogicTile_2_12

 (12 0)  (84 192)  (84 192)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_2
 (11 1)  (83 193)  (83 193)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_2


RAM_Tile_3_12

 (5 10)  (131 202)  (131 202)  routing T_3_12.sp4_h_r_3 <X> T_3_12.sp4_h_l_43
 (4 11)  (130 203)  (130 203)  routing T_3_12.sp4_h_r_3 <X> T_3_12.sp4_h_l_43


LogicTile_4_12

 (0 0)  (168 192)  (168 192)  Negative Clock bit

 (14 0)  (182 192)  (182 192)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g0_0
 (14 1)  (182 193)  (182 193)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g0_0
 (15 1)  (183 193)  (183 193)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g0_0
 (17 1)  (185 193)  (185 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (168 194)  (168 194)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (177 194)  (177 194)  routing T_4_12.sp4_v_b_1 <X> T_4_12.sp4_h_l_36
 (14 2)  (182 194)  (182 194)  routing T_4_12.sp4_h_l_1 <X> T_4_12.lc_trk_g0_4
 (15 2)  (183 194)  (183 194)  routing T_4_12.sp4_v_b_21 <X> T_4_12.lc_trk_g0_5
 (16 2)  (184 194)  (184 194)  routing T_4_12.sp4_v_b_21 <X> T_4_12.lc_trk_g0_5
 (17 2)  (185 194)  (185 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (168 195)  (168 195)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (15 3)  (183 195)  (183 195)  routing T_4_12.sp4_h_l_1 <X> T_4_12.lc_trk_g0_4
 (16 3)  (184 195)  (184 195)  routing T_4_12.sp4_h_l_1 <X> T_4_12.lc_trk_g0_4
 (17 3)  (185 195)  (185 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (182 196)  (182 196)  routing T_4_12.sp4_v_b_0 <X> T_4_12.lc_trk_g1_0
 (16 5)  (184 197)  (184 197)  routing T_4_12.sp4_v_b_0 <X> T_4_12.lc_trk_g1_0
 (17 5)  (185 197)  (185 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (9 6)  (177 198)  (177 198)  routing T_4_12.sp4_v_b_4 <X> T_4_12.sp4_h_l_41
 (15 6)  (183 198)  (183 198)  routing T_4_12.sp4_v_b_21 <X> T_4_12.lc_trk_g1_5
 (16 6)  (184 198)  (184 198)  routing T_4_12.sp4_v_b_21 <X> T_4_12.lc_trk_g1_5
 (17 6)  (185 198)  (185 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (195 198)  (195 198)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 198)  (197 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 198)  (198 198)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 198)  (199 198)  routing T_4_12.lc_trk_g0_4 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 198)  (200 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (203 198)  (203 198)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.input_2_3
 (41 6)  (209 198)  (209 198)  LC_3 Logic Functioning bit
 (42 6)  (210 198)  (210 198)  LC_3 Logic Functioning bit
 (43 6)  (211 198)  (211 198)  LC_3 Logic Functioning bit
 (45 6)  (213 198)  (213 198)  LC_3 Logic Functioning bit
 (2 7)  (170 199)  (170 199)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (194 199)  (194 199)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 199)  (195 199)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 199)  (196 199)  routing T_4_12.lc_trk_g3_2 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 199)  (197 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (200 199)  (200 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (201 199)  (201 199)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.input_2_3
 (34 7)  (202 199)  (202 199)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.input_2_3
 (42 7)  (210 199)  (210 199)  LC_3 Logic Functioning bit
 (53 7)  (221 199)  (221 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 13)  (170 205)  (170 205)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (190 205)  (190 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (191 205)  (191 205)  routing T_4_12.sp4_h_l_15 <X> T_4_12.lc_trk_g3_2
 (24 13)  (192 205)  (192 205)  routing T_4_12.sp4_h_l_15 <X> T_4_12.lc_trk_g3_2
 (25 13)  (193 205)  (193 205)  routing T_4_12.sp4_h_l_15 <X> T_4_12.lc_trk_g3_2
 (0 14)  (168 206)  (168 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (172 206)  (172 206)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_v_t_44
 (29 14)  (197 206)  (197 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 206)  (199 206)  routing T_4_12.lc_trk_g0_4 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 206)  (200 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (203 206)  (203 206)  routing T_4_12.lc_trk_g0_5 <X> T_4_12.input_2_7
 (41 14)  (209 206)  (209 206)  LC_7 Logic Functioning bit
 (43 14)  (211 206)  (211 206)  LC_7 Logic Functioning bit
 (45 14)  (213 206)  (213 206)  LC_7 Logic Functioning bit
 (52 14)  (220 206)  (220 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (168 207)  (168 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (16 15)  (184 207)  (184 207)  routing T_4_12.sp12_v_b_12 <X> T_4_12.lc_trk_g3_4
 (17 15)  (185 207)  (185 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (195 207)  (195 207)  routing T_4_12.lc_trk_g1_0 <X> T_4_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 207)  (197 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 207)  (200 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (40 15)  (208 207)  (208 207)  LC_7 Logic Functioning bit
 (43 15)  (211 207)  (211 207)  LC_7 Logic Functioning bit


LogicTile_5_12

 (4 14)  (226 206)  (226 206)  routing T_5_12.sp4_h_r_9 <X> T_5_12.sp4_v_t_44
 (5 15)  (227 207)  (227 207)  routing T_5_12.sp4_h_r_9 <X> T_5_12.sp4_v_t_44


LogicTile_6_12

 (26 4)  (302 196)  (302 196)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 196)  (303 196)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 196)  (304 196)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 196)  (305 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 196)  (307 196)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 196)  (308 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 196)  (309 196)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 196)  (312 196)  LC_2 Logic Functioning bit
 (37 4)  (313 196)  (313 196)  LC_2 Logic Functioning bit
 (38 4)  (314 196)  (314 196)  LC_2 Logic Functioning bit
 (39 4)  (315 196)  (315 196)  LC_2 Logic Functioning bit
 (40 4)  (316 196)  (316 196)  LC_2 Logic Functioning bit
 (42 4)  (318 196)  (318 196)  LC_2 Logic Functioning bit
 (46 4)  (322 196)  (322 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (302 197)  (302 197)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 197)  (304 197)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 197)  (305 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (313 197)  (313 197)  LC_2 Logic Functioning bit
 (39 5)  (315 197)  (315 197)  LC_2 Logic Functioning bit
 (41 5)  (317 197)  (317 197)  LC_2 Logic Functioning bit
 (43 5)  (319 197)  (319 197)  LC_2 Logic Functioning bit
 (47 5)  (323 197)  (323 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (324 197)  (324 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (36 6)  (312 198)  (312 198)  LC_3 Logic Functioning bit
 (37 6)  (313 198)  (313 198)  LC_3 Logic Functioning bit
 (38 6)  (314 198)  (314 198)  LC_3 Logic Functioning bit
 (39 6)  (315 198)  (315 198)  LC_3 Logic Functioning bit
 (40 6)  (316 198)  (316 198)  LC_3 Logic Functioning bit
 (41 6)  (317 198)  (317 198)  LC_3 Logic Functioning bit
 (42 6)  (318 198)  (318 198)  LC_3 Logic Functioning bit
 (43 6)  (319 198)  (319 198)  LC_3 Logic Functioning bit
 (48 6)  (324 198)  (324 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (2 7)  (278 199)  (278 199)  Column buffer control bit: LH_colbuf_cntl_3

 (36 7)  (312 199)  (312 199)  LC_3 Logic Functioning bit
 (37 7)  (313 199)  (313 199)  LC_3 Logic Functioning bit
 (38 7)  (314 199)  (314 199)  LC_3 Logic Functioning bit
 (39 7)  (315 199)  (315 199)  LC_3 Logic Functioning bit
 (40 7)  (316 199)  (316 199)  LC_3 Logic Functioning bit
 (41 7)  (317 199)  (317 199)  LC_3 Logic Functioning bit
 (42 7)  (318 199)  (318 199)  LC_3 Logic Functioning bit
 (43 7)  (319 199)  (319 199)  LC_3 Logic Functioning bit
 (47 7)  (323 199)  (323 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 10)  (291 202)  (291 202)  routing T_6_12.sp12_v_t_2 <X> T_6_12.lc_trk_g2_5
 (17 10)  (293 202)  (293 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (294 202)  (294 202)  routing T_6_12.sp12_v_t_2 <X> T_6_12.lc_trk_g2_5
 (18 11)  (294 203)  (294 203)  routing T_6_12.sp12_v_t_2 <X> T_6_12.lc_trk_g2_5
 (22 11)  (298 203)  (298 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (290 204)  (290 204)  routing T_6_12.sp12_v_b_0 <X> T_6_12.lc_trk_g3_0
 (2 13)  (278 205)  (278 205)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (290 205)  (290 205)  routing T_6_12.sp12_v_b_0 <X> T_6_12.lc_trk_g3_0
 (15 13)  (291 205)  (291 205)  routing T_6_12.sp12_v_b_0 <X> T_6_12.lc_trk_g3_0
 (17 13)  (293 205)  (293 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_7_12

 (2 7)  (336 199)  (336 199)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (336 205)  (336 205)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_12



LogicTile_9_12

 (11 2)  (453 194)  (453 194)  routing T_9_12.sp4_h_l_44 <X> T_9_12.sp4_v_t_39


RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12

 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (17 5)  (663 197)  (663 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_2_11

 (19 2)  (91 178)  (91 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (13 10)  (509 186)  (509 186)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_45
 (12 11)  (508 187)  (508 187)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_45


IO_Tile_13_11

 (2 1)  (648 177)  (648 177)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (2 11)  (648 187)  (648 187)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (5 0)  (12 160)  (12 160)  routing T_0_10.span4_vert_b_9 <X> T_0_10.lc_trk_g0_1
 (7 0)  (10 160)  (10 160)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 160)  (9 160)  routing T_0_10.span4_vert_b_9 <X> T_0_10.lc_trk_g0_1
 (16 0)  (1 160)  (1 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (4 2)  (13 162)  (13 162)  routing T_0_10.span4_horz_2 <X> T_0_10.lc_trk_g0_2
 (6 3)  (11 163)  (11 163)  routing T_0_10.span4_horz_2 <X> T_0_10.lc_trk_g0_2
 (7 3)  (10 163)  (10 163)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (12 5)  (5 165)  (5 165)  routing T_0_10.lc_trk_g0_2 <X> T_0_10.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


RAM_Tile_3_10

 (8 0)  (134 160)  (134 160)  routing T_3_10.sp4_v_b_1 <X> T_3_10.sp4_h_r_1
 (9 0)  (135 160)  (135 160)  routing T_3_10.sp4_v_b_1 <X> T_3_10.sp4_h_r_1


LogicTile_4_10

 (13 3)  (181 163)  (181 163)  routing T_4_10.sp4_v_b_9 <X> T_4_10.sp4_h_l_39


LogicTile_6_10

 (0 0)  (276 160)  (276 160)  Negative Clock bit

 (12 0)  (288 160)  (288 160)  routing T_6_10.sp4_v_b_2 <X> T_6_10.sp4_h_r_2
 (11 1)  (287 161)  (287 161)  routing T_6_10.sp4_v_b_2 <X> T_6_10.sp4_h_r_2
 (0 2)  (276 162)  (276 162)  routing T_6_10.glb_netwk_3 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (2 2)  (278 162)  (278 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (276 163)  (276 163)  routing T_6_10.glb_netwk_3 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (25 4)  (301 164)  (301 164)  routing T_6_10.sp4_v_b_2 <X> T_6_10.lc_trk_g1_2
 (26 4)  (302 164)  (302 164)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 164)  (303 164)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 164)  (305 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 164)  (308 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 164)  (309 164)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 164)  (310 164)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 164)  (311 164)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.input_2_2
 (36 4)  (312 164)  (312 164)  LC_2 Logic Functioning bit
 (38 4)  (314 164)  (314 164)  LC_2 Logic Functioning bit
 (39 4)  (315 164)  (315 164)  LC_2 Logic Functioning bit
 (40 4)  (316 164)  (316 164)  LC_2 Logic Functioning bit
 (41 4)  (317 164)  (317 164)  LC_2 Logic Functioning bit
 (45 4)  (321 164)  (321 164)  LC_2 Logic Functioning bit
 (52 4)  (328 164)  (328 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (298 165)  (298 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (299 165)  (299 165)  routing T_6_10.sp4_v_b_2 <X> T_6_10.lc_trk_g1_2
 (26 5)  (302 165)  (302 165)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 165)  (304 165)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 165)  (305 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 165)  (306 165)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 165)  (307 165)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 165)  (308 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (310 165)  (310 165)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.input_2_2
 (35 5)  (311 165)  (311 165)  routing T_6_10.lc_trk_g1_7 <X> T_6_10.input_2_2
 (38 5)  (314 165)  (314 165)  LC_2 Logic Functioning bit
 (39 5)  (315 165)  (315 165)  LC_2 Logic Functioning bit
 (40 5)  (316 165)  (316 165)  LC_2 Logic Functioning bit
 (41 5)  (317 165)  (317 165)  LC_2 Logic Functioning bit
 (44 5)  (320 165)  (320 165)  LC_2 Logic Functioning bit
 (22 6)  (298 166)  (298 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (299 166)  (299 166)  routing T_6_10.sp4_v_b_23 <X> T_6_10.lc_trk_g1_7
 (24 6)  (300 166)  (300 166)  routing T_6_10.sp4_v_b_23 <X> T_6_10.lc_trk_g1_7
 (14 10)  (290 170)  (290 170)  routing T_6_10.sp4_h_r_36 <X> T_6_10.lc_trk_g2_4
 (15 11)  (291 171)  (291 171)  routing T_6_10.sp4_h_r_36 <X> T_6_10.lc_trk_g2_4
 (16 11)  (292 171)  (292 171)  routing T_6_10.sp4_h_r_36 <X> T_6_10.lc_trk_g2_4
 (17 11)  (293 171)  (293 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (298 171)  (298 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (301 171)  (301 171)  routing T_6_10.sp4_r_v_b_38 <X> T_6_10.lc_trk_g2_6
 (26 12)  (302 172)  (302 172)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 172)  (303 172)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 172)  (305 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 172)  (308 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 172)  (309 172)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 172)  (310 172)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 172)  (311 172)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.input_2_6
 (45 12)  (321 172)  (321 172)  LC_6 Logic Functioning bit
 (52 12)  (328 172)  (328 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (298 173)  (298 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (302 173)  (302 173)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 173)  (304 173)  routing T_6_10.lc_trk_g2_6 <X> T_6_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 173)  (305 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 173)  (306 173)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (307 173)  (307 173)  routing T_6_10.lc_trk_g3_2 <X> T_6_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 173)  (308 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (309 173)  (309 173)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.input_2_6
 (36 13)  (312 173)  (312 173)  LC_6 Logic Functioning bit
 (0 14)  (276 174)  (276 174)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 174)  (277 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 175)  (276 175)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/s_r


LogicTile_7_10

 (0 0)  (334 160)  (334 160)  Negative Clock bit

 (0 2)  (334 162)  (334 162)  routing T_7_10.glb_netwk_3 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (2 2)  (336 162)  (336 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (355 162)  (355 162)  routing T_7_10.sp4_h_l_2 <X> T_7_10.lc_trk_g0_7
 (22 2)  (356 162)  (356 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (357 162)  (357 162)  routing T_7_10.sp4_h_l_2 <X> T_7_10.lc_trk_g0_7
 (24 2)  (358 162)  (358 162)  routing T_7_10.sp4_h_l_2 <X> T_7_10.lc_trk_g0_7
 (25 2)  (359 162)  (359 162)  routing T_7_10.sp4_v_t_3 <X> T_7_10.lc_trk_g0_6
 (0 3)  (334 163)  (334 163)  routing T_7_10.glb_netwk_3 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (22 3)  (356 163)  (356 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (357 163)  (357 163)  routing T_7_10.sp4_v_t_3 <X> T_7_10.lc_trk_g0_6
 (25 3)  (359 163)  (359 163)  routing T_7_10.sp4_v_t_3 <X> T_7_10.lc_trk_g0_6
 (22 5)  (356 165)  (356 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (357 165)  (357 165)  routing T_7_10.sp4_v_b_18 <X> T_7_10.lc_trk_g1_2
 (24 5)  (358 165)  (358 165)  routing T_7_10.sp4_v_b_18 <X> T_7_10.lc_trk_g1_2
 (26 8)  (360 168)  (360 168)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (363 168)  (363 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 168)  (364 168)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 168)  (366 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 168)  (368 168)  routing T_7_10.lc_trk_g1_2 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 168)  (369 168)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.input_2_4
 (45 8)  (379 168)  (379 168)  LC_4 Logic Functioning bit
 (51 8)  (385 168)  (385 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (360 169)  (360 169)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 169)  (362 169)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 169)  (363 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 169)  (364 169)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (365 169)  (365 169)  routing T_7_10.lc_trk_g1_2 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 169)  (366 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (367 169)  (367 169)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.input_2_4
 (34 9)  (368 169)  (368 169)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.input_2_4
 (35 9)  (369 169)  (369 169)  routing T_7_10.lc_trk_g3_7 <X> T_7_10.input_2_4
 (36 9)  (370 169)  (370 169)  LC_4 Logic Functioning bit
 (25 10)  (359 170)  (359 170)  routing T_7_10.sp4_v_b_38 <X> T_7_10.lc_trk_g2_6
 (27 10)  (361 170)  (361 170)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 170)  (362 170)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 170)  (363 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 170)  (364 170)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 170)  (365 170)  routing T_7_10.lc_trk_g0_6 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 170)  (366 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (370 170)  (370 170)  LC_5 Logic Functioning bit
 (37 10)  (371 170)  (371 170)  LC_5 Logic Functioning bit
 (38 10)  (372 170)  (372 170)  LC_5 Logic Functioning bit
 (39 10)  (373 170)  (373 170)  LC_5 Logic Functioning bit
 (41 10)  (375 170)  (375 170)  LC_5 Logic Functioning bit
 (43 10)  (377 170)  (377 170)  LC_5 Logic Functioning bit
 (45 10)  (379 170)  (379 170)  LC_5 Logic Functioning bit
 (51 10)  (385 170)  (385 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (387 170)  (387 170)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (356 171)  (356 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (357 171)  (357 171)  routing T_7_10.sp4_v_b_38 <X> T_7_10.lc_trk_g2_6
 (25 11)  (359 171)  (359 171)  routing T_7_10.sp4_v_b_38 <X> T_7_10.lc_trk_g2_6
 (31 11)  (365 171)  (365 171)  routing T_7_10.lc_trk_g0_6 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (370 171)  (370 171)  LC_5 Logic Functioning bit
 (37 11)  (371 171)  (371 171)  LC_5 Logic Functioning bit
 (38 11)  (372 171)  (372 171)  LC_5 Logic Functioning bit
 (39 11)  (373 171)  (373 171)  LC_5 Logic Functioning bit
 (41 11)  (375 171)  (375 171)  LC_5 Logic Functioning bit
 (43 11)  (377 171)  (377 171)  LC_5 Logic Functioning bit
 (52 11)  (386 171)  (386 171)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (334 174)  (334 174)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 174)  (335 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (351 174)  (351 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (352 174)  (352 174)  routing T_7_10.wire_logic_cluster/lc_5/out <X> T_7_10.lc_trk_g3_5
 (21 14)  (355 174)  (355 174)  routing T_7_10.sp12_v_b_7 <X> T_7_10.lc_trk_g3_7
 (22 14)  (356 174)  (356 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (358 174)  (358 174)  routing T_7_10.sp12_v_b_7 <X> T_7_10.lc_trk_g3_7
 (0 15)  (334 175)  (334 175)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (21 15)  (355 175)  (355 175)  routing T_7_10.sp12_v_b_7 <X> T_7_10.lc_trk_g3_7


LogicTile_8_10

 (15 2)  (403 162)  (403 162)  routing T_8_10.lft_op_5 <X> T_8_10.lc_trk_g0_5
 (17 2)  (405 162)  (405 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (406 162)  (406 162)  routing T_8_10.lft_op_5 <X> T_8_10.lc_trk_g0_5
 (27 4)  (415 164)  (415 164)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 164)  (416 164)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 164)  (417 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 164)  (418 164)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (419 164)  (419 164)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 164)  (420 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (425 164)  (425 164)  LC_2 Logic Functioning bit
 (39 4)  (427 164)  (427 164)  LC_2 Logic Functioning bit
 (40 4)  (428 164)  (428 164)  LC_2 Logic Functioning bit
 (41 4)  (429 164)  (429 164)  LC_2 Logic Functioning bit
 (42 4)  (430 164)  (430 164)  LC_2 Logic Functioning bit
 (43 4)  (431 164)  (431 164)  LC_2 Logic Functioning bit
 (48 4)  (436 164)  (436 164)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (30 5)  (418 165)  (418 165)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (425 165)  (425 165)  LC_2 Logic Functioning bit
 (39 5)  (427 165)  (427 165)  LC_2 Logic Functioning bit
 (40 5)  (428 165)  (428 165)  LC_2 Logic Functioning bit
 (41 5)  (429 165)  (429 165)  LC_2 Logic Functioning bit
 (42 5)  (430 165)  (430 165)  LC_2 Logic Functioning bit
 (43 5)  (431 165)  (431 165)  LC_2 Logic Functioning bit
 (52 5)  (440 165)  (440 165)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 15)  (410 175)  (410 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (413 175)  (413 175)  routing T_8_10.sp4_r_v_b_46 <X> T_8_10.lc_trk_g3_6


RAM_Tile_10_10

 (13 14)  (509 174)  (509 174)  routing T_10_10.sp4_v_b_11 <X> T_10_10.sp4_v_t_46


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_9

 (16 0)  (1 144)  (1 144)  IOB_0 IO Functioning bit
 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (13 4)  (4 148)  (4 148)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (16 4)  (1 148)  (1 148)  IOB_0 IO Functioning bit
 (12 5)  (5 149)  (5 149)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 149)  (4 149)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 150)  (12 150)  routing T_0_9.span4_vert_b_15 <X> T_0_9.lc_trk_g0_7
 (7 6)  (10 150)  (10 150)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 150)  (9 150)  routing T_0_9.span4_vert_b_15 <X> T_0_9.lc_trk_g0_7
 (6 7)  (11 151)  (11 151)  routing T_0_9.span12_horz_14 <X> T_0_9.lc_trk_g0_6
 (7 7)  (10 151)  (10 151)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (12 10)  (5 154)  (5 154)  routing T_0_9.lc_trk_g1_4 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 154)  (4 154)  routing T_0_9.lc_trk_g1_4 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 154)  (1 154)  IOB_1 IO Functioning bit
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (11 157)  (11 157)  routing T_0_9.span12_horz_12 <X> T_0_9.lc_trk_g1_4
 (7 13)  (10 157)  (10 157)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control

 (10 13)  (136 157)  (136 157)  routing T_3_9.sp4_h_r_5 <X> T_3_9.sp4_v_b_10


LogicTile_4_9

 (0 0)  (168 144)  (168 144)  Negative Clock bit

 (3 0)  (171 144)  (171 144)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (3 1)  (171 145)  (171 145)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (0 2)  (168 146)  (168 146)  routing T_4_9.glb_netwk_3 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (2 2)  (170 146)  (170 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 146)  (182 146)  routing T_4_9.sp4_h_l_1 <X> T_4_9.lc_trk_g0_4
 (15 2)  (183 146)  (183 146)  routing T_4_9.sp4_h_r_21 <X> T_4_9.lc_trk_g0_5
 (16 2)  (184 146)  (184 146)  routing T_4_9.sp4_h_r_21 <X> T_4_9.lc_trk_g0_5
 (17 2)  (185 146)  (185 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (186 146)  (186 146)  routing T_4_9.sp4_h_r_21 <X> T_4_9.lc_trk_g0_5
 (0 3)  (168 147)  (168 147)  routing T_4_9.glb_netwk_3 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (15 3)  (183 147)  (183 147)  routing T_4_9.sp4_h_l_1 <X> T_4_9.lc_trk_g0_4
 (16 3)  (184 147)  (184 147)  routing T_4_9.sp4_h_l_1 <X> T_4_9.lc_trk_g0_4
 (17 3)  (185 147)  (185 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (186 147)  (186 147)  routing T_4_9.sp4_h_r_21 <X> T_4_9.lc_trk_g0_5
 (25 4)  (193 148)  (193 148)  routing T_4_9.sp4_v_b_10 <X> T_4_9.lc_trk_g1_2
 (31 4)  (199 148)  (199 148)  routing T_4_9.lc_trk_g0_5 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 148)  (200 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 148)  (204 148)  LC_2 Logic Functioning bit
 (37 4)  (205 148)  (205 148)  LC_2 Logic Functioning bit
 (38 4)  (206 148)  (206 148)  LC_2 Logic Functioning bit
 (39 4)  (207 148)  (207 148)  LC_2 Logic Functioning bit
 (45 4)  (213 148)  (213 148)  LC_2 Logic Functioning bit
 (22 5)  (190 149)  (190 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (191 149)  (191 149)  routing T_4_9.sp4_v_b_10 <X> T_4_9.lc_trk_g1_2
 (25 5)  (193 149)  (193 149)  routing T_4_9.sp4_v_b_10 <X> T_4_9.lc_trk_g1_2
 (36 5)  (204 149)  (204 149)  LC_2 Logic Functioning bit
 (37 5)  (205 149)  (205 149)  LC_2 Logic Functioning bit
 (38 5)  (206 149)  (206 149)  LC_2 Logic Functioning bit
 (39 5)  (207 149)  (207 149)  LC_2 Logic Functioning bit
 (44 5)  (212 149)  (212 149)  LC_2 Logic Functioning bit
 (48 5)  (216 149)  (216 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (32 12)  (200 156)  (200 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 156)  (202 156)  routing T_4_9.lc_trk_g1_2 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 156)  (204 156)  LC_6 Logic Functioning bit
 (37 12)  (205 156)  (205 156)  LC_6 Logic Functioning bit
 (38 12)  (206 156)  (206 156)  LC_6 Logic Functioning bit
 (39 12)  (207 156)  (207 156)  LC_6 Logic Functioning bit
 (45 12)  (213 156)  (213 156)  LC_6 Logic Functioning bit
 (48 12)  (216 156)  (216 156)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (199 157)  (199 157)  routing T_4_9.lc_trk_g1_2 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 157)  (204 157)  LC_6 Logic Functioning bit
 (37 13)  (205 157)  (205 157)  LC_6 Logic Functioning bit
 (38 13)  (206 157)  (206 157)  LC_6 Logic Functioning bit
 (39 13)  (207 157)  (207 157)  LC_6 Logic Functioning bit
 (44 13)  (212 157)  (212 157)  LC_6 Logic Functioning bit
 (0 14)  (168 158)  (168 158)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 158)  (169 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (199 158)  (199 158)  routing T_4_9.lc_trk_g0_4 <X> T_4_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 158)  (200 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (204 158)  (204 158)  LC_7 Logic Functioning bit
 (37 14)  (205 158)  (205 158)  LC_7 Logic Functioning bit
 (38 14)  (206 158)  (206 158)  LC_7 Logic Functioning bit
 (39 14)  (207 158)  (207 158)  LC_7 Logic Functioning bit
 (45 14)  (213 158)  (213 158)  LC_7 Logic Functioning bit
 (48 14)  (216 158)  (216 158)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (168 159)  (168 159)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (36 15)  (204 159)  (204 159)  LC_7 Logic Functioning bit
 (37 15)  (205 159)  (205 159)  LC_7 Logic Functioning bit
 (38 15)  (206 159)  (206 159)  LC_7 Logic Functioning bit
 (39 15)  (207 159)  (207 159)  LC_7 Logic Functioning bit
 (44 15)  (212 159)  (212 159)  LC_7 Logic Functioning bit


LogicTile_5_9

 (6 8)  (228 152)  (228 152)  routing T_5_9.sp4_h_r_1 <X> T_5_9.sp4_v_b_6


LogicTile_6_9

 (14 2)  (290 146)  (290 146)  routing T_6_9.bnr_op_4 <X> T_6_9.lc_trk_g0_4
 (19 2)  (295 146)  (295 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (302 146)  (302 146)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (32 2)  (308 146)  (308 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 146)  (309 146)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 146)  (310 146)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 146)  (312 146)  LC_1 Logic Functioning bit
 (37 2)  (313 146)  (313 146)  LC_1 Logic Functioning bit
 (38 2)  (314 146)  (314 146)  LC_1 Logic Functioning bit
 (39 2)  (315 146)  (315 146)  LC_1 Logic Functioning bit
 (14 3)  (290 147)  (290 147)  routing T_6_9.bnr_op_4 <X> T_6_9.lc_trk_g0_4
 (17 3)  (293 147)  (293 147)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (302 147)  (302 147)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 147)  (304 147)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 147)  (305 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 147)  (307 147)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (40 3)  (316 147)  (316 147)  LC_1 Logic Functioning bit
 (41 3)  (317 147)  (317 147)  LC_1 Logic Functioning bit
 (42 3)  (318 147)  (318 147)  LC_1 Logic Functioning bit
 (43 3)  (319 147)  (319 147)  LC_1 Logic Functioning bit
 (17 4)  (293 148)  (293 148)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (294 148)  (294 148)  routing T_6_9.bnr_op_1 <X> T_6_9.lc_trk_g1_1
 (18 5)  (294 149)  (294 149)  routing T_6_9.bnr_op_1 <X> T_6_9.lc_trk_g1_1
 (16 6)  (292 150)  (292 150)  routing T_6_9.sp4_v_b_13 <X> T_6_9.lc_trk_g1_5
 (17 6)  (293 150)  (293 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (294 150)  (294 150)  routing T_6_9.sp4_v_b_13 <X> T_6_9.lc_trk_g1_5
 (18 7)  (294 151)  (294 151)  routing T_6_9.sp4_v_b_13 <X> T_6_9.lc_trk_g1_5
 (25 8)  (301 152)  (301 152)  routing T_6_9.sp4_v_b_26 <X> T_6_9.lc_trk_g2_2
 (22 9)  (298 153)  (298 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (299 153)  (299 153)  routing T_6_9.sp4_v_b_26 <X> T_6_9.lc_trk_g2_2
 (15 10)  (291 154)  (291 154)  routing T_6_9.tnr_op_5 <X> T_6_9.lc_trk_g2_5
 (17 10)  (293 154)  (293 154)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (297 154)  (297 154)  routing T_6_9.rgt_op_7 <X> T_6_9.lc_trk_g2_7
 (22 10)  (298 154)  (298 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (300 154)  (300 154)  routing T_6_9.rgt_op_7 <X> T_6_9.lc_trk_g2_7
 (22 12)  (298 156)  (298 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (299 156)  (299 156)  routing T_6_9.sp4_v_t_30 <X> T_6_9.lc_trk_g3_3
 (24 12)  (300 156)  (300 156)  routing T_6_9.sp4_v_t_30 <X> T_6_9.lc_trk_g3_3
 (28 12)  (304 156)  (304 156)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 156)  (305 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 156)  (306 156)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 156)  (307 156)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 156)  (308 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 156)  (309 156)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 156)  (310 156)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 156)  (311 156)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_6
 (26 13)  (302 157)  (302 157)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 157)  (304 157)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 157)  (305 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 157)  (306 157)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (308 157)  (308 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (310 157)  (310 157)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_6
 (36 13)  (312 157)  (312 157)  LC_6 Logic Functioning bit
 (37 13)  (313 157)  (313 157)  LC_6 Logic Functioning bit
 (39 13)  (315 157)  (315 157)  LC_6 Logic Functioning bit
 (40 13)  (316 157)  (316 157)  LC_6 Logic Functioning bit
 (42 13)  (318 157)  (318 157)  LC_6 Logic Functioning bit
 (26 14)  (302 158)  (302 158)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 158)  (303 158)  routing T_6_9.lc_trk_g1_1 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 158)  (305 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 158)  (307 158)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 158)  (308 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (312 158)  (312 158)  LC_7 Logic Functioning bit
 (37 14)  (313 158)  (313 158)  LC_7 Logic Functioning bit
 (38 14)  (314 158)  (314 158)  LC_7 Logic Functioning bit
 (39 14)  (315 158)  (315 158)  LC_7 Logic Functioning bit
 (50 14)  (326 158)  (326 158)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (290 159)  (290 159)  routing T_6_9.sp4_r_v_b_44 <X> T_6_9.lc_trk_g3_4
 (17 15)  (293 159)  (293 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (28 15)  (304 159)  (304 159)  routing T_6_9.lc_trk_g2_5 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 159)  (305 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (312 159)  (312 159)  LC_7 Logic Functioning bit
 (37 15)  (313 159)  (313 159)  LC_7 Logic Functioning bit
 (38 15)  (314 159)  (314 159)  LC_7 Logic Functioning bit
 (39 15)  (315 159)  (315 159)  LC_7 Logic Functioning bit
 (42 15)  (318 159)  (318 159)  LC_7 Logic Functioning bit


LogicTile_7_9

 (0 0)  (334 144)  (334 144)  Negative Clock bit

 (22 1)  (356 145)  (356 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (359 145)  (359 145)  routing T_7_9.sp4_r_v_b_33 <X> T_7_9.lc_trk_g0_2
 (0 2)  (334 146)  (334 146)  routing T_7_9.glb_netwk_3 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (2 2)  (336 146)  (336 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (344 146)  (344 146)  routing T_7_9.sp4_v_b_8 <X> T_7_9.sp4_h_l_36
 (15 2)  (349 146)  (349 146)  routing T_7_9.sp4_v_b_21 <X> T_7_9.lc_trk_g0_5
 (16 2)  (350 146)  (350 146)  routing T_7_9.sp4_v_b_21 <X> T_7_9.lc_trk_g0_5
 (17 2)  (351 146)  (351 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (355 146)  (355 146)  routing T_7_9.lft_op_7 <X> T_7_9.lc_trk_g0_7
 (22 2)  (356 146)  (356 146)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (358 146)  (358 146)  routing T_7_9.lft_op_7 <X> T_7_9.lc_trk_g0_7
 (0 3)  (334 147)  (334 147)  routing T_7_9.glb_netwk_3 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (1 4)  (335 148)  (335 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (348 148)  (348 148)  routing T_7_9.bnr_op_0 <X> T_7_9.lc_trk_g1_0
 (15 4)  (349 148)  (349 148)  routing T_7_9.lft_op_1 <X> T_7_9.lc_trk_g1_1
 (17 4)  (351 148)  (351 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (352 148)  (352 148)  routing T_7_9.lft_op_1 <X> T_7_9.lc_trk_g1_1
 (1 5)  (335 149)  (335 149)  routing T_7_9.lc_trk_g0_2 <X> T_7_9.wire_logic_cluster/lc_7/cen
 (12 5)  (346 149)  (346 149)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_b_5
 (14 5)  (348 149)  (348 149)  routing T_7_9.bnr_op_0 <X> T_7_9.lc_trk_g1_0
 (17 5)  (351 149)  (351 149)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (4 6)  (338 150)  (338 150)  routing T_7_9.sp4_v_b_3 <X> T_7_9.sp4_v_t_38
 (22 6)  (356 150)  (356 150)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (358 150)  (358 150)  routing T_7_9.bot_op_7 <X> T_7_9.lc_trk_g1_7
 (11 7)  (345 151)  (345 151)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_h_l_40
 (9 9)  (343 153)  (343 153)  routing T_7_9.sp4_v_t_42 <X> T_7_9.sp4_v_b_7
 (25 10)  (359 154)  (359 154)  routing T_7_9.rgt_op_6 <X> T_7_9.lc_trk_g2_6
 (13 11)  (347 155)  (347 155)  routing T_7_9.sp4_v_b_3 <X> T_7_9.sp4_h_l_45
 (22 11)  (356 155)  (356 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (358 155)  (358 155)  routing T_7_9.rgt_op_6 <X> T_7_9.lc_trk_g2_6
 (22 12)  (356 156)  (356 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (357 156)  (357 156)  routing T_7_9.sp4_v_t_30 <X> T_7_9.lc_trk_g3_3
 (24 12)  (358 156)  (358 156)  routing T_7_9.sp4_v_t_30 <X> T_7_9.lc_trk_g3_3
 (27 12)  (361 156)  (361 156)  routing T_7_9.lc_trk_g1_0 <X> T_7_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 156)  (363 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 156)  (365 156)  routing T_7_9.lc_trk_g0_5 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 156)  (366 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (369 156)  (369 156)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.input_2_6
 (36 12)  (370 156)  (370 156)  LC_6 Logic Functioning bit
 (10 13)  (344 157)  (344 157)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_b_10
 (26 13)  (360 157)  (360 157)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 157)  (361 157)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 157)  (362 157)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 157)  (363 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (366 157)  (366 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (367 157)  (367 157)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.input_2_6
 (35 13)  (369 157)  (369 157)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.input_2_6
 (11 14)  (345 158)  (345 158)  routing T_7_9.sp4_v_b_8 <X> T_7_9.sp4_v_t_46
 (26 14)  (360 158)  (360 158)  routing T_7_9.lc_trk_g0_7 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (361 158)  (361 158)  routing T_7_9.lc_trk_g1_1 <X> T_7_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 158)  (363 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 158)  (365 158)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 158)  (366 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (368 158)  (368 158)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (39 14)  (373 158)  (373 158)  LC_7 Logic Functioning bit
 (41 14)  (375 158)  (375 158)  LC_7 Logic Functioning bit
 (43 14)  (377 158)  (377 158)  LC_7 Logic Functioning bit
 (45 14)  (379 158)  (379 158)  LC_7 Logic Functioning bit
 (50 14)  (384 158)  (384 158)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (346 159)  (346 159)  routing T_7_9.sp4_v_b_8 <X> T_7_9.sp4_v_t_46
 (26 15)  (360 159)  (360 159)  routing T_7_9.lc_trk_g0_7 <X> T_7_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 159)  (363 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 159)  (365 159)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (38 15)  (372 159)  (372 159)  LC_7 Logic Functioning bit
 (41 15)  (375 159)  (375 159)  LC_7 Logic Functioning bit
 (43 15)  (377 159)  (377 159)  LC_7 Logic Functioning bit
 (48 15)  (382 159)  (382 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (385 159)  (385 159)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_9

 (26 0)  (414 144)  (414 144)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (415 144)  (415 144)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 144)  (416 144)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 144)  (417 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 144)  (418 144)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (419 144)  (419 144)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 144)  (420 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (425 144)  (425 144)  LC_0 Logic Functioning bit
 (5 1)  (393 145)  (393 145)  routing T_8_9.sp4_h_r_0 <X> T_8_9.sp4_v_b_0
 (27 1)  (415 145)  (415 145)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 145)  (417 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 145)  (418 145)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 145)  (419 145)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 145)  (420 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (421 145)  (421 145)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.input_2_0
 (35 1)  (423 145)  (423 145)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.input_2_0
 (36 1)  (424 145)  (424 145)  LC_0 Logic Functioning bit
 (37 1)  (425 145)  (425 145)  LC_0 Logic Functioning bit
 (38 1)  (426 145)  (426 145)  LC_0 Logic Functioning bit
 (39 1)  (427 145)  (427 145)  LC_0 Logic Functioning bit
 (40 1)  (428 145)  (428 145)  LC_0 Logic Functioning bit
 (41 1)  (429 145)  (429 145)  LC_0 Logic Functioning bit
 (42 1)  (430 145)  (430 145)  LC_0 Logic Functioning bit
 (43 1)  (431 145)  (431 145)  LC_0 Logic Functioning bit
 (21 2)  (409 146)  (409 146)  routing T_8_9.lft_op_7 <X> T_8_9.lc_trk_g0_7
 (22 2)  (410 146)  (410 146)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (412 146)  (412 146)  routing T_8_9.lft_op_7 <X> T_8_9.lc_trk_g0_7
 (27 2)  (415 146)  (415 146)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 146)  (416 146)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 146)  (417 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 146)  (418 146)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (420 146)  (420 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 146)  (421 146)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 146)  (422 146)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_1/in_3
 (43 2)  (431 146)  (431 146)  LC_1 Logic Functioning bit
 (50 2)  (438 146)  (438 146)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (414 147)  (414 147)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (415 147)  (415 147)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 147)  (417 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (26 4)  (414 148)  (414 148)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (416 148)  (416 148)  routing T_8_9.lc_trk_g2_1 <X> T_8_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 148)  (417 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 148)  (420 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 148)  (422 148)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 148)  (424 148)  LC_2 Logic Functioning bit
 (38 4)  (426 148)  (426 148)  LC_2 Logic Functioning bit
 (41 4)  (429 148)  (429 148)  LC_2 Logic Functioning bit
 (43 4)  (431 148)  (431 148)  LC_2 Logic Functioning bit
 (5 5)  (393 149)  (393 149)  routing T_8_9.sp4_h_r_3 <X> T_8_9.sp4_v_b_3
 (22 5)  (410 149)  (410 149)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (412 149)  (412 149)  routing T_8_9.bot_op_2 <X> T_8_9.lc_trk_g1_2
 (27 5)  (415 149)  (415 149)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 149)  (417 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 149)  (419 149)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (424 149)  (424 149)  LC_2 Logic Functioning bit
 (37 5)  (425 149)  (425 149)  LC_2 Logic Functioning bit
 (38 5)  (426 149)  (426 149)  LC_2 Logic Functioning bit
 (39 5)  (427 149)  (427 149)  LC_2 Logic Functioning bit
 (41 5)  (429 149)  (429 149)  LC_2 Logic Functioning bit
 (43 5)  (431 149)  (431 149)  LC_2 Logic Functioning bit
 (47 5)  (435 149)  (435 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 6)  (404 150)  (404 150)  routing T_8_9.sp4_v_b_13 <X> T_8_9.lc_trk_g1_5
 (17 6)  (405 150)  (405 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (406 150)  (406 150)  routing T_8_9.sp4_v_b_13 <X> T_8_9.lc_trk_g1_5
 (18 7)  (406 151)  (406 151)  routing T_8_9.sp4_v_b_13 <X> T_8_9.lc_trk_g1_5
 (17 8)  (405 152)  (405 152)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (406 152)  (406 152)  routing T_8_9.bnl_op_1 <X> T_8_9.lc_trk_g2_1
 (25 8)  (413 152)  (413 152)  routing T_8_9.sp4_v_b_26 <X> T_8_9.lc_trk_g2_2
 (18 9)  (406 153)  (406 153)  routing T_8_9.bnl_op_1 <X> T_8_9.lc_trk_g2_1
 (22 9)  (410 153)  (410 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (411 153)  (411 153)  routing T_8_9.sp4_v_b_26 <X> T_8_9.lc_trk_g2_2
 (17 10)  (405 154)  (405 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (405 156)  (405 156)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (406 156)  (406 156)  routing T_8_9.bnl_op_1 <X> T_8_9.lc_trk_g3_1
 (26 12)  (414 156)  (414 156)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (416 156)  (416 156)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 156)  (417 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 156)  (418 156)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (420 156)  (420 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 156)  (421 156)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 156)  (422 156)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 156)  (424 156)  LC_6 Logic Functioning bit
 (38 12)  (426 156)  (426 156)  LC_6 Logic Functioning bit
 (14 13)  (402 157)  (402 157)  routing T_8_9.sp4_r_v_b_40 <X> T_8_9.lc_trk_g3_0
 (17 13)  (405 157)  (405 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (406 157)  (406 157)  routing T_8_9.bnl_op_1 <X> T_8_9.lc_trk_g3_1
 (27 13)  (415 157)  (415 157)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 157)  (416 157)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 157)  (417 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (15 14)  (403 158)  (403 158)  routing T_8_9.tnl_op_5 <X> T_8_9.lc_trk_g3_5
 (17 14)  (405 158)  (405 158)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (413 158)  (413 158)  routing T_8_9.sp12_v_b_6 <X> T_8_9.lc_trk_g3_6
 (9 15)  (397 159)  (397 159)  routing T_8_9.sp4_v_b_2 <X> T_8_9.sp4_v_t_47
 (10 15)  (398 159)  (398 159)  routing T_8_9.sp4_v_b_2 <X> T_8_9.sp4_v_t_47
 (18 15)  (406 159)  (406 159)  routing T_8_9.tnl_op_5 <X> T_8_9.lc_trk_g3_5
 (22 15)  (410 159)  (410 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (412 159)  (412 159)  routing T_8_9.sp12_v_b_6 <X> T_8_9.lc_trk_g3_6
 (25 15)  (413 159)  (413 159)  routing T_8_9.sp12_v_b_6 <X> T_8_9.lc_trk_g3_6


LogicTile_9_9

 (12 5)  (454 149)  (454 149)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_b_5
 (11 14)  (453 158)  (453 158)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_t_46
 (13 14)  (455 158)  (455 158)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_t_46
 (12 15)  (454 159)  (454 159)  routing T_9_9.sp4_h_r_5 <X> T_9_9.sp4_v_t_46


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_9

 (11 7)  (549 151)  (549 151)  routing T_11_9.sp4_h_r_5 <X> T_11_9.sp4_h_l_40


LogicTile_12_9

 (6 3)  (598 147)  (598 147)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_37
 (5 6)  (597 150)  (597 150)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_38
 (4 7)  (596 151)  (596 151)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_38


IO_Tile_13_9

 (0 0)  (646 144)  (646 144)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (0 1)  (646 145)  (646 145)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (0 3)  (646 147)  (646 147)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 147)  (663 147)  IOB_0 IO Functioning bit
 (17 5)  (663 149)  (663 149)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1



IO_Tile_0_8

 (0 1)  (17 129)  (17 129)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (11 2)  (6 130)  (6 130)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_t_13
 (12 2)  (5 130)  (5 130)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_t_13
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_2 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_2 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (0 9)  (17 137)  (17 137)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (4 10)  (13 138)  (13 138)  routing T_0_8.span4_horz_2 <X> T_0_8.lc_trk_g1_2
 (6 11)  (11 139)  (11 139)  routing T_0_8.span4_horz_2 <X> T_0_8.lc_trk_g1_2
 (7 11)  (10 139)  (10 139)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_2_8

 (31 10)  (103 138)  (103 138)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 138)  (105 138)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 138)  (106 138)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 138)  (112 138)  LC_5 Logic Functioning bit
 (41 10)  (113 138)  (113 138)  LC_5 Logic Functioning bit
 (42 10)  (114 138)  (114 138)  LC_5 Logic Functioning bit
 (43 10)  (115 138)  (115 138)  LC_5 Logic Functioning bit
 (46 10)  (118 138)  (118 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (103 139)  (103 139)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (40 11)  (112 139)  (112 139)  LC_5 Logic Functioning bit
 (41 11)  (113 139)  (113 139)  LC_5 Logic Functioning bit
 (42 11)  (114 139)  (114 139)  LC_5 Logic Functioning bit
 (43 11)  (115 139)  (115 139)  LC_5 Logic Functioning bit
 (22 14)  (94 142)  (94 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_4_8

 (5 3)  (173 131)  (173 131)  routing T_4_8.sp4_h_l_37 <X> T_4_8.sp4_v_t_37
 (8 3)  (176 131)  (176 131)  routing T_4_8.sp4_v_b_10 <X> T_4_8.sp4_v_t_36
 (10 3)  (178 131)  (178 131)  routing T_4_8.sp4_v_b_10 <X> T_4_8.sp4_v_t_36
 (9 7)  (177 135)  (177 135)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_v_t_41
 (10 7)  (178 135)  (178 135)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_v_t_41
 (8 10)  (176 138)  (176 138)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_h_l_42
 (6 14)  (174 142)  (174 142)  routing T_4_8.sp4_h_l_41 <X> T_4_8.sp4_v_t_44


LogicTile_5_8

 (0 0)  (222 128)  (222 128)  Negative Clock bit

 (27 0)  (249 128)  (249 128)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 128)  (251 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 128)  (252 128)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 128)  (253 128)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 128)  (254 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 128)  (255 128)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 128)  (256 128)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 128)  (257 128)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.input_2_0
 (36 0)  (258 128)  (258 128)  LC_0 Logic Functioning bit
 (37 0)  (259 128)  (259 128)  LC_0 Logic Functioning bit
 (38 0)  (260 128)  (260 128)  LC_0 Logic Functioning bit
 (39 0)  (261 128)  (261 128)  LC_0 Logic Functioning bit
 (40 0)  (262 128)  (262 128)  LC_0 Logic Functioning bit
 (42 0)  (264 128)  (264 128)  LC_0 Logic Functioning bit
 (45 0)  (267 128)  (267 128)  LC_0 Logic Functioning bit
 (14 1)  (236 129)  (236 129)  routing T_5_8.sp4_r_v_b_35 <X> T_5_8.lc_trk_g0_0
 (17 1)  (239 129)  (239 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (244 129)  (244 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (248 129)  (248 129)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 129)  (249 129)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 129)  (250 129)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 129)  (251 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 129)  (253 129)  routing T_5_8.lc_trk_g3_6 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 129)  (254 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (257 129)  (257 129)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.input_2_0
 (36 1)  (258 129)  (258 129)  LC_0 Logic Functioning bit
 (37 1)  (259 129)  (259 129)  LC_0 Logic Functioning bit
 (38 1)  (260 129)  (260 129)  LC_0 Logic Functioning bit
 (39 1)  (261 129)  (261 129)  LC_0 Logic Functioning bit
 (40 1)  (262 129)  (262 129)  LC_0 Logic Functioning bit
 (0 2)  (222 130)  (222 130)  routing T_5_8.glb_netwk_3 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (2 2)  (224 130)  (224 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (247 130)  (247 130)  routing T_5_8.sp4_h_r_14 <X> T_5_8.lc_trk_g0_6
 (29 2)  (251 130)  (251 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 130)  (254 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (258 130)  (258 130)  LC_1 Logic Functioning bit
 (38 2)  (260 130)  (260 130)  LC_1 Logic Functioning bit
 (39 2)  (261 130)  (261 130)  LC_1 Logic Functioning bit
 (40 2)  (262 130)  (262 130)  LC_1 Logic Functioning bit
 (41 2)  (263 130)  (263 130)  LC_1 Logic Functioning bit
 (45 2)  (267 130)  (267 130)  LC_1 Logic Functioning bit
 (46 2)  (268 130)  (268 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (222 131)  (222 131)  routing T_5_8.glb_netwk_3 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (22 3)  (244 131)  (244 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (245 131)  (245 131)  routing T_5_8.sp4_h_r_14 <X> T_5_8.lc_trk_g0_6
 (24 3)  (246 131)  (246 131)  routing T_5_8.sp4_h_r_14 <X> T_5_8.lc_trk_g0_6
 (26 3)  (248 131)  (248 131)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 131)  (249 131)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 131)  (250 131)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 131)  (251 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 131)  (253 131)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 131)  (254 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (256 131)  (256 131)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.input_2_1
 (38 3)  (260 131)  (260 131)  LC_1 Logic Functioning bit
 (39 3)  (261 131)  (261 131)  LC_1 Logic Functioning bit
 (40 3)  (262 131)  (262 131)  LC_1 Logic Functioning bit
 (41 3)  (263 131)  (263 131)  LC_1 Logic Functioning bit
 (44 3)  (266 131)  (266 131)  LC_1 Logic Functioning bit
 (14 4)  (236 132)  (236 132)  routing T_5_8.wire_logic_cluster/lc_0/out <X> T_5_8.lc_trk_g1_0
 (28 4)  (250 132)  (250 132)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 132)  (251 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 132)  (254 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 132)  (255 132)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 132)  (256 132)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (45 4)  (267 132)  (267 132)  LC_2 Logic Functioning bit
 (52 4)  (274 132)  (274 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (239 133)  (239 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (248 133)  (248 133)  routing T_5_8.lc_trk_g0_2 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 133)  (251 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 133)  (252 133)  routing T_5_8.lc_trk_g2_3 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 133)  (253 133)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 133)  (254 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (255 133)  (255 133)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.input_2_2
 (34 5)  (256 133)  (256 133)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.input_2_2
 (37 5)  (259 133)  (259 133)  LC_2 Logic Functioning bit
 (14 6)  (236 134)  (236 134)  routing T_5_8.bnr_op_4 <X> T_5_8.lc_trk_g1_4
 (25 6)  (247 134)  (247 134)  routing T_5_8.sp4_h_r_14 <X> T_5_8.lc_trk_g1_6
 (14 7)  (236 135)  (236 135)  routing T_5_8.bnr_op_4 <X> T_5_8.lc_trk_g1_4
 (17 7)  (239 135)  (239 135)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (244 135)  (244 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (245 135)  (245 135)  routing T_5_8.sp4_h_r_14 <X> T_5_8.lc_trk_g1_6
 (24 7)  (246 135)  (246 135)  routing T_5_8.sp4_h_r_14 <X> T_5_8.lc_trk_g1_6
 (22 8)  (244 136)  (244 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (247 136)  (247 136)  routing T_5_8.rgt_op_2 <X> T_5_8.lc_trk_g2_2
 (21 9)  (243 137)  (243 137)  routing T_5_8.sp4_r_v_b_35 <X> T_5_8.lc_trk_g2_3
 (22 9)  (244 137)  (244 137)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (246 137)  (246 137)  routing T_5_8.rgt_op_2 <X> T_5_8.lc_trk_g2_2
 (16 12)  (238 140)  (238 140)  routing T_5_8.sp4_v_b_33 <X> T_5_8.lc_trk_g3_1
 (17 12)  (239 140)  (239 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (240 140)  (240 140)  routing T_5_8.sp4_v_b_33 <X> T_5_8.lc_trk_g3_1
 (21 12)  (243 140)  (243 140)  routing T_5_8.sp4_h_r_35 <X> T_5_8.lc_trk_g3_3
 (22 12)  (244 140)  (244 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (245 140)  (245 140)  routing T_5_8.sp4_h_r_35 <X> T_5_8.lc_trk_g3_3
 (24 12)  (246 140)  (246 140)  routing T_5_8.sp4_h_r_35 <X> T_5_8.lc_trk_g3_3
 (18 13)  (240 141)  (240 141)  routing T_5_8.sp4_v_b_33 <X> T_5_8.lc_trk_g3_1
 (22 13)  (244 141)  (244 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (222 142)  (222 142)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 142)  (223 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (247 142)  (247 142)  routing T_5_8.rgt_op_6 <X> T_5_8.lc_trk_g3_6
 (26 14)  (248 142)  (248 142)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 142)  (249 142)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 142)  (250 142)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 142)  (251 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 142)  (254 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 142)  (255 142)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 142)  (257 142)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.input_2_7
 (36 14)  (258 142)  (258 142)  LC_7 Logic Functioning bit
 (37 14)  (259 142)  (259 142)  LC_7 Logic Functioning bit
 (38 14)  (260 142)  (260 142)  LC_7 Logic Functioning bit
 (39 14)  (261 142)  (261 142)  LC_7 Logic Functioning bit
 (40 14)  (262 142)  (262 142)  LC_7 Logic Functioning bit
 (42 14)  (264 142)  (264 142)  LC_7 Logic Functioning bit
 (45 14)  (267 142)  (267 142)  LC_7 Logic Functioning bit
 (0 15)  (222 143)  (222 143)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (22 15)  (244 143)  (244 143)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (246 143)  (246 143)  routing T_5_8.rgt_op_6 <X> T_5_8.lc_trk_g3_6
 (27 15)  (249 143)  (249 143)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 143)  (251 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 143)  (252 143)  routing T_5_8.lc_trk_g3_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 143)  (253 143)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 143)  (254 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (256 143)  (256 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.input_2_7
 (35 15)  (257 143)  (257 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.input_2_7
 (36 15)  (258 143)  (258 143)  LC_7 Logic Functioning bit
 (37 15)  (259 143)  (259 143)  LC_7 Logic Functioning bit
 (38 15)  (260 143)  (260 143)  LC_7 Logic Functioning bit
 (39 15)  (261 143)  (261 143)  LC_7 Logic Functioning bit
 (41 15)  (263 143)  (263 143)  LC_7 Logic Functioning bit
 (53 15)  (275 143)  (275 143)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_8

 (25 0)  (301 128)  (301 128)  routing T_6_8.bnr_op_2 <X> T_6_8.lc_trk_g0_2
 (22 1)  (298 129)  (298 129)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (301 129)  (301 129)  routing T_6_8.bnr_op_2 <X> T_6_8.lc_trk_g0_2
 (21 2)  (297 130)  (297 130)  routing T_6_8.lft_op_7 <X> T_6_8.lc_trk_g0_7
 (22 2)  (298 130)  (298 130)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (300 130)  (300 130)  routing T_6_8.lft_op_7 <X> T_6_8.lc_trk_g0_7
 (29 2)  (305 130)  (305 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 130)  (306 130)  routing T_6_8.lc_trk_g0_4 <X> T_6_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 130)  (307 130)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 130)  (308 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 130)  (309 130)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 130)  (310 130)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (37 2)  (313 130)  (313 130)  LC_1 Logic Functioning bit
 (38 2)  (314 130)  (314 130)  LC_1 Logic Functioning bit
 (39 2)  (315 130)  (315 130)  LC_1 Logic Functioning bit
 (40 2)  (316 130)  (316 130)  LC_1 Logic Functioning bit
 (41 2)  (317 130)  (317 130)  LC_1 Logic Functioning bit
 (42 2)  (318 130)  (318 130)  LC_1 Logic Functioning bit
 (43 2)  (319 130)  (319 130)  LC_1 Logic Functioning bit
 (15 3)  (291 131)  (291 131)  routing T_6_8.bot_op_4 <X> T_6_8.lc_trk_g0_4
 (17 3)  (293 131)  (293 131)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (298 131)  (298 131)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (300 131)  (300 131)  routing T_6_8.bot_op_6 <X> T_6_8.lc_trk_g0_6
 (26 3)  (302 131)  (302 131)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 131)  (304 131)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 131)  (305 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (308 131)  (308 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (309 131)  (309 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_1
 (34 3)  (310 131)  (310 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_1
 (35 3)  (311 131)  (311 131)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_1
 (37 3)  (313 131)  (313 131)  LC_1 Logic Functioning bit
 (39 3)  (315 131)  (315 131)  LC_1 Logic Functioning bit
 (40 3)  (316 131)  (316 131)  LC_1 Logic Functioning bit
 (42 3)  (318 131)  (318 131)  LC_1 Logic Functioning bit
 (43 3)  (319 131)  (319 131)  LC_1 Logic Functioning bit
 (14 4)  (290 132)  (290 132)  routing T_6_8.lft_op_0 <X> T_6_8.lc_trk_g1_0
 (29 4)  (305 132)  (305 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 132)  (306 132)  routing T_6_8.lc_trk_g0_7 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 132)  (307 132)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 132)  (308 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 132)  (309 132)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_2/in_3
 (38 4)  (314 132)  (314 132)  LC_2 Logic Functioning bit
 (41 4)  (317 132)  (317 132)  LC_2 Logic Functioning bit
 (42 4)  (318 132)  (318 132)  LC_2 Logic Functioning bit
 (50 4)  (326 132)  (326 132)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (291 133)  (291 133)  routing T_6_8.lft_op_0 <X> T_6_8.lc_trk_g1_0
 (17 5)  (293 133)  (293 133)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (302 133)  (302 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 133)  (303 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 133)  (304 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 133)  (305 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 133)  (306 133)  routing T_6_8.lc_trk_g0_7 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (38 5)  (314 133)  (314 133)  LC_2 Logic Functioning bit
 (41 5)  (317 133)  (317 133)  LC_2 Logic Functioning bit
 (43 5)  (319 133)  (319 133)  LC_2 Logic Functioning bit
 (21 6)  (297 134)  (297 134)  routing T_6_8.wire_logic_cluster/lc_7/out <X> T_6_8.lc_trk_g1_7
 (22 6)  (298 134)  (298 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (19 7)  (295 135)  (295 135)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (298 135)  (298 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (17 8)  (293 136)  (293 136)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 136)  (294 136)  routing T_6_8.wire_logic_cluster/lc_1/out <X> T_6_8.lc_trk_g2_1
 (21 8)  (297 136)  (297 136)  routing T_6_8.rgt_op_3 <X> T_6_8.lc_trk_g2_3
 (22 8)  (298 136)  (298 136)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (300 136)  (300 136)  routing T_6_8.rgt_op_3 <X> T_6_8.lc_trk_g2_3
 (25 8)  (301 136)  (301 136)  routing T_6_8.rgt_op_2 <X> T_6_8.lc_trk_g2_2
 (26 8)  (302 136)  (302 136)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 136)  (303 136)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 136)  (304 136)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 136)  (305 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 136)  (308 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 136)  (309 136)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 136)  (311 136)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.input_2_4
 (37 8)  (313 136)  (313 136)  LC_4 Logic Functioning bit
 (39 8)  (315 136)  (315 136)  LC_4 Logic Functioning bit
 (22 9)  (298 137)  (298 137)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (300 137)  (300 137)  routing T_6_8.rgt_op_2 <X> T_6_8.lc_trk_g2_2
 (27 9)  (303 137)  (303 137)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 137)  (304 137)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 137)  (305 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 137)  (306 137)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 137)  (307 137)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 137)  (308 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (309 137)  (309 137)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.input_2_4
 (34 9)  (310 137)  (310 137)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.input_2_4
 (35 9)  (311 137)  (311 137)  routing T_6_8.lc_trk_g3_7 <X> T_6_8.input_2_4
 (36 9)  (312 137)  (312 137)  LC_4 Logic Functioning bit
 (37 9)  (313 137)  (313 137)  LC_4 Logic Functioning bit
 (39 9)  (315 137)  (315 137)  LC_4 Logic Functioning bit
 (43 9)  (319 137)  (319 137)  LC_4 Logic Functioning bit
 (17 10)  (293 138)  (293 138)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 138)  (294 138)  routing T_6_8.wire_logic_cluster/lc_5/out <X> T_6_8.lc_trk_g2_5
 (22 10)  (298 138)  (298 138)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (300 138)  (300 138)  routing T_6_8.tnr_op_7 <X> T_6_8.lc_trk_g2_7
 (26 10)  (302 138)  (302 138)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 138)  (303 138)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 138)  (305 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 138)  (306 138)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 138)  (307 138)  routing T_6_8.lc_trk_g0_6 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 138)  (308 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (312 138)  (312 138)  LC_5 Logic Functioning bit
 (37 10)  (313 138)  (313 138)  LC_5 Logic Functioning bit
 (41 10)  (317 138)  (317 138)  LC_5 Logic Functioning bit
 (42 10)  (318 138)  (318 138)  LC_5 Logic Functioning bit
 (43 10)  (319 138)  (319 138)  LC_5 Logic Functioning bit
 (50 10)  (326 138)  (326 138)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (302 139)  (302 139)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 139)  (303 139)  routing T_6_8.lc_trk_g1_6 <X> T_6_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 139)  (305 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 139)  (306 139)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 139)  (307 139)  routing T_6_8.lc_trk_g0_6 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (312 139)  (312 139)  LC_5 Logic Functioning bit
 (37 11)  (313 139)  (313 139)  LC_5 Logic Functioning bit
 (42 11)  (318 139)  (318 139)  LC_5 Logic Functioning bit
 (43 11)  (319 139)  (319 139)  LC_5 Logic Functioning bit
 (6 12)  (282 140)  (282 140)  routing T_6_8.sp4_h_r_4 <X> T_6_8.sp4_v_b_9
 (21 12)  (297 140)  (297 140)  routing T_6_8.sp12_v_t_0 <X> T_6_8.lc_trk_g3_3
 (22 12)  (298 140)  (298 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (300 140)  (300 140)  routing T_6_8.sp12_v_t_0 <X> T_6_8.lc_trk_g3_3
 (27 12)  (303 140)  (303 140)  routing T_6_8.lc_trk_g1_0 <X> T_6_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 140)  (305 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 140)  (308 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 140)  (309 140)  routing T_6_8.lc_trk_g2_1 <X> T_6_8.wire_logic_cluster/lc_6/in_3
 (38 12)  (314 140)  (314 140)  LC_6 Logic Functioning bit
 (41 12)  (317 140)  (317 140)  LC_6 Logic Functioning bit
 (43 12)  (319 140)  (319 140)  LC_6 Logic Functioning bit
 (50 12)  (326 140)  (326 140)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (297 141)  (297 141)  routing T_6_8.sp12_v_t_0 <X> T_6_8.lc_trk_g3_3
 (22 13)  (298 141)  (298 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (302 141)  (302 141)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 141)  (303 141)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 141)  (304 141)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 141)  (305 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (39 13)  (315 141)  (315 141)  LC_6 Logic Functioning bit
 (41 13)  (317 141)  (317 141)  LC_6 Logic Functioning bit
 (43 13)  (319 141)  (319 141)  LC_6 Logic Functioning bit
 (15 14)  (291 142)  (291 142)  routing T_6_8.rgt_op_5 <X> T_6_8.lc_trk_g3_5
 (17 14)  (293 142)  (293 142)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (294 142)  (294 142)  routing T_6_8.rgt_op_5 <X> T_6_8.lc_trk_g3_5
 (21 14)  (297 142)  (297 142)  routing T_6_8.sp4_v_t_26 <X> T_6_8.lc_trk_g3_7
 (22 14)  (298 142)  (298 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (299 142)  (299 142)  routing T_6_8.sp4_v_t_26 <X> T_6_8.lc_trk_g3_7
 (26 14)  (302 142)  (302 142)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (305 142)  (305 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 142)  (308 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 142)  (309 142)  routing T_6_8.lc_trk_g2_2 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (42 14)  (318 142)  (318 142)  LC_7 Logic Functioning bit
 (52 14)  (328 142)  (328 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (297 143)  (297 143)  routing T_6_8.sp4_v_t_26 <X> T_6_8.lc_trk_g3_7
 (26 15)  (302 143)  (302 143)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 143)  (304 143)  routing T_6_8.lc_trk_g2_7 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 143)  (305 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 143)  (306 143)  routing T_6_8.lc_trk_g0_2 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 143)  (307 143)  routing T_6_8.lc_trk_g2_2 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 143)  (308 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (309 143)  (309 143)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_7
 (34 15)  (310 143)  (310 143)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_7
 (35 15)  (311 143)  (311 143)  routing T_6_8.lc_trk_g3_2 <X> T_6_8.input_2_7


LogicTile_7_8

 (21 0)  (355 128)  (355 128)  routing T_7_8.wire_logic_cluster/lc_3/out <X> T_7_8.lc_trk_g0_3
 (22 0)  (356 128)  (356 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (359 128)  (359 128)  routing T_7_8.wire_logic_cluster/lc_2/out <X> T_7_8.lc_trk_g0_2
 (29 0)  (363 128)  (363 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 128)  (364 128)  routing T_7_8.lc_trk_g0_5 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (365 128)  (365 128)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 128)  (366 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (369 128)  (369 128)  routing T_7_8.lc_trk_g0_4 <X> T_7_8.input_2_0
 (38 0)  (372 128)  (372 128)  LC_0 Logic Functioning bit
 (41 0)  (375 128)  (375 128)  LC_0 Logic Functioning bit
 (22 1)  (356 129)  (356 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (360 129)  (360 129)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 129)  (362 129)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 129)  (363 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 129)  (365 129)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 129)  (366 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (373 129)  (373 129)  LC_0 Logic Functioning bit
 (40 1)  (374 129)  (374 129)  LC_0 Logic Functioning bit
 (41 1)  (375 129)  (375 129)  LC_0 Logic Functioning bit
 (17 2)  (351 130)  (351 130)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (352 130)  (352 130)  routing T_7_8.bnr_op_5 <X> T_7_8.lc_trk_g0_5
 (22 2)  (356 130)  (356 130)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (358 130)  (358 130)  routing T_7_8.top_op_7 <X> T_7_8.lc_trk_g0_7
 (26 2)  (360 130)  (360 130)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 130)  (361 130)  routing T_7_8.lc_trk_g3_5 <X> T_7_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 130)  (362 130)  routing T_7_8.lc_trk_g3_5 <X> T_7_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 130)  (363 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 130)  (364 130)  routing T_7_8.lc_trk_g3_5 <X> T_7_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 130)  (365 130)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 130)  (366 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 130)  (367 130)  routing T_7_8.lc_trk_g2_4 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 130)  (369 130)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.input_2_1
 (36 2)  (370 130)  (370 130)  LC_1 Logic Functioning bit
 (37 2)  (371 130)  (371 130)  LC_1 Logic Functioning bit
 (38 2)  (372 130)  (372 130)  LC_1 Logic Functioning bit
 (39 2)  (373 130)  (373 130)  LC_1 Logic Functioning bit
 (41 2)  (375 130)  (375 130)  LC_1 Logic Functioning bit
 (42 2)  (376 130)  (376 130)  LC_1 Logic Functioning bit
 (43 2)  (377 130)  (377 130)  LC_1 Logic Functioning bit
 (53 2)  (387 130)  (387 130)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (348 131)  (348 131)  routing T_7_8.sp4_r_v_b_28 <X> T_7_8.lc_trk_g0_4
 (17 3)  (351 131)  (351 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (352 131)  (352 131)  routing T_7_8.bnr_op_5 <X> T_7_8.lc_trk_g0_5
 (21 3)  (355 131)  (355 131)  routing T_7_8.top_op_7 <X> T_7_8.lc_trk_g0_7
 (26 3)  (360 131)  (360 131)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (361 131)  (361 131)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 131)  (362 131)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 131)  (363 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 131)  (366 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (367 131)  (367 131)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.input_2_1
 (35 3)  (369 131)  (369 131)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.input_2_1
 (36 3)  (370 131)  (370 131)  LC_1 Logic Functioning bit
 (37 3)  (371 131)  (371 131)  LC_1 Logic Functioning bit
 (38 3)  (372 131)  (372 131)  LC_1 Logic Functioning bit
 (39 3)  (373 131)  (373 131)  LC_1 Logic Functioning bit
 (40 3)  (374 131)  (374 131)  LC_1 Logic Functioning bit
 (41 3)  (375 131)  (375 131)  LC_1 Logic Functioning bit
 (42 3)  (376 131)  (376 131)  LC_1 Logic Functioning bit
 (43 3)  (377 131)  (377 131)  LC_1 Logic Functioning bit
 (51 3)  (385 131)  (385 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (32 4)  (366 132)  (366 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 132)  (367 132)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 132)  (368 132)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 132)  (370 132)  LC_2 Logic Functioning bit
 (37 4)  (371 132)  (371 132)  LC_2 Logic Functioning bit
 (38 4)  (372 132)  (372 132)  LC_2 Logic Functioning bit
 (39 4)  (373 132)  (373 132)  LC_2 Logic Functioning bit
 (42 4)  (376 132)  (376 132)  LC_2 Logic Functioning bit
 (43 4)  (377 132)  (377 132)  LC_2 Logic Functioning bit
 (50 4)  (384 132)  (384 132)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (356 133)  (356 133)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (358 133)  (358 133)  routing T_7_8.bot_op_2 <X> T_7_8.lc_trk_g1_2
 (31 5)  (365 133)  (365 133)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (370 133)  (370 133)  LC_2 Logic Functioning bit
 (37 5)  (371 133)  (371 133)  LC_2 Logic Functioning bit
 (38 5)  (372 133)  (372 133)  LC_2 Logic Functioning bit
 (39 5)  (373 133)  (373 133)  LC_2 Logic Functioning bit
 (42 5)  (376 133)  (376 133)  LC_2 Logic Functioning bit
 (43 5)  (377 133)  (377 133)  LC_2 Logic Functioning bit
 (51 5)  (385 133)  (385 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (351 134)  (351 134)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (352 134)  (352 134)  routing T_7_8.bnr_op_5 <X> T_7_8.lc_trk_g1_5
 (22 6)  (356 134)  (356 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (358 134)  (358 134)  routing T_7_8.top_op_7 <X> T_7_8.lc_trk_g1_7
 (27 6)  (361 134)  (361 134)  routing T_7_8.lc_trk_g1_5 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 134)  (363 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 134)  (364 134)  routing T_7_8.lc_trk_g1_5 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 134)  (365 134)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 134)  (366 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 134)  (368 134)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (38 6)  (372 134)  (372 134)  LC_3 Logic Functioning bit
 (50 6)  (384 134)  (384 134)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (352 135)  (352 135)  routing T_7_8.bnr_op_5 <X> T_7_8.lc_trk_g1_5
 (21 7)  (355 135)  (355 135)  routing T_7_8.top_op_7 <X> T_7_8.lc_trk_g1_7
 (26 7)  (360 135)  (360 135)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 135)  (361 135)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 135)  (363 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 135)  (365 135)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (51 7)  (385 135)  (385 135)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (356 136)  (356 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (360 136)  (360 136)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (28 8)  (362 136)  (362 136)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 136)  (363 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 136)  (366 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 136)  (368 136)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 136)  (370 136)  LC_4 Logic Functioning bit
 (37 8)  (371 136)  (371 136)  LC_4 Logic Functioning bit
 (38 8)  (372 136)  (372 136)  LC_4 Logic Functioning bit
 (39 8)  (373 136)  (373 136)  LC_4 Logic Functioning bit
 (40 8)  (374 136)  (374 136)  LC_4 Logic Functioning bit
 (42 8)  (376 136)  (376 136)  LC_4 Logic Functioning bit
 (43 8)  (377 136)  (377 136)  LC_4 Logic Functioning bit
 (50 8)  (384 136)  (384 136)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (355 137)  (355 137)  routing T_7_8.sp4_r_v_b_35 <X> T_7_8.lc_trk_g2_3
 (22 9)  (356 137)  (356 137)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (358 137)  (358 137)  routing T_7_8.tnr_op_2 <X> T_7_8.lc_trk_g2_2
 (26 9)  (360 137)  (360 137)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 137)  (362 137)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 137)  (363 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 137)  (364 137)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (365 137)  (365 137)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (370 137)  (370 137)  LC_4 Logic Functioning bit
 (37 9)  (371 137)  (371 137)  LC_4 Logic Functioning bit
 (38 9)  (372 137)  (372 137)  LC_4 Logic Functioning bit
 (41 9)  (375 137)  (375 137)  LC_4 Logic Functioning bit
 (42 9)  (376 137)  (376 137)  LC_4 Logic Functioning bit
 (43 9)  (377 137)  (377 137)  LC_4 Logic Functioning bit
 (4 10)  (338 138)  (338 138)  routing T_7_8.sp4_v_b_6 <X> T_7_8.sp4_v_t_43
 (14 10)  (348 138)  (348 138)  routing T_7_8.rgt_op_4 <X> T_7_8.lc_trk_g2_4
 (21 10)  (355 138)  (355 138)  routing T_7_8.rgt_op_7 <X> T_7_8.lc_trk_g2_7
 (22 10)  (356 138)  (356 138)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (358 138)  (358 138)  routing T_7_8.rgt_op_7 <X> T_7_8.lc_trk_g2_7
 (27 10)  (361 138)  (361 138)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 138)  (363 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 138)  (364 138)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (366 138)  (366 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (370 138)  (370 138)  LC_5 Logic Functioning bit
 (37 10)  (371 138)  (371 138)  LC_5 Logic Functioning bit
 (38 10)  (372 138)  (372 138)  LC_5 Logic Functioning bit
 (39 10)  (373 138)  (373 138)  LC_5 Logic Functioning bit
 (41 10)  (375 138)  (375 138)  LC_5 Logic Functioning bit
 (43 10)  (377 138)  (377 138)  LC_5 Logic Functioning bit
 (15 11)  (349 139)  (349 139)  routing T_7_8.rgt_op_4 <X> T_7_8.lc_trk_g2_4
 (17 11)  (351 139)  (351 139)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (356 139)  (356 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (360 139)  (360 139)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (361 139)  (361 139)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 139)  (363 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 139)  (364 139)  routing T_7_8.lc_trk_g1_7 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (365 139)  (365 139)  routing T_7_8.lc_trk_g0_2 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (370 139)  (370 139)  LC_5 Logic Functioning bit
 (37 11)  (371 139)  (371 139)  LC_5 Logic Functioning bit
 (38 11)  (372 139)  (372 139)  LC_5 Logic Functioning bit
 (39 11)  (373 139)  (373 139)  LC_5 Logic Functioning bit
 (40 11)  (374 139)  (374 139)  LC_5 Logic Functioning bit
 (41 11)  (375 139)  (375 139)  LC_5 Logic Functioning bit
 (42 11)  (376 139)  (376 139)  LC_5 Logic Functioning bit
 (43 11)  (377 139)  (377 139)  LC_5 Logic Functioning bit
 (15 12)  (349 140)  (349 140)  routing T_7_8.tnr_op_1 <X> T_7_8.lc_trk_g3_1
 (17 12)  (351 140)  (351 140)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (359 140)  (359 140)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g3_2
 (28 12)  (362 140)  (362 140)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 140)  (363 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (366 140)  (366 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (371 140)  (371 140)  LC_6 Logic Functioning bit
 (38 12)  (372 140)  (372 140)  LC_6 Logic Functioning bit
 (39 12)  (373 140)  (373 140)  LC_6 Logic Functioning bit
 (41 12)  (375 140)  (375 140)  LC_6 Logic Functioning bit
 (50 12)  (384 140)  (384 140)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (339 141)  (339 141)  routing T_7_8.sp4_h_r_9 <X> T_7_8.sp4_v_b_9
 (22 13)  (356 141)  (356 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (358 141)  (358 141)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g3_2
 (30 13)  (364 141)  (364 141)  routing T_7_8.lc_trk_g2_3 <X> T_7_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 141)  (365 141)  routing T_7_8.lc_trk_g0_3 <X> T_7_8.wire_logic_cluster/lc_6/in_3
 (37 13)  (371 141)  (371 141)  LC_6 Logic Functioning bit
 (38 13)  (372 141)  (372 141)  LC_6 Logic Functioning bit
 (39 13)  (373 141)  (373 141)  LC_6 Logic Functioning bit
 (41 13)  (375 141)  (375 141)  LC_6 Logic Functioning bit
 (4 14)  (338 142)  (338 142)  routing T_7_8.sp4_h_r_9 <X> T_7_8.sp4_v_t_44
 (14 14)  (348 142)  (348 142)  routing T_7_8.bnl_op_4 <X> T_7_8.lc_trk_g3_4
 (15 14)  (349 142)  (349 142)  routing T_7_8.rgt_op_5 <X> T_7_8.lc_trk_g3_5
 (17 14)  (351 142)  (351 142)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (352 142)  (352 142)  routing T_7_8.rgt_op_5 <X> T_7_8.lc_trk_g3_5
 (25 14)  (359 142)  (359 142)  routing T_7_8.rgt_op_6 <X> T_7_8.lc_trk_g3_6
 (26 14)  (360 142)  (360 142)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_7/in_0
 (28 14)  (362 142)  (362 142)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 142)  (363 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 142)  (364 142)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 142)  (366 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 142)  (367 142)  routing T_7_8.lc_trk_g3_1 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 142)  (368 142)  routing T_7_8.lc_trk_g3_1 <X> T_7_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 142)  (370 142)  LC_7 Logic Functioning bit
 (37 14)  (371 142)  (371 142)  LC_7 Logic Functioning bit
 (38 14)  (372 142)  (372 142)  LC_7 Logic Functioning bit
 (39 14)  (373 142)  (373 142)  LC_7 Logic Functioning bit
 (40 14)  (374 142)  (374 142)  LC_7 Logic Functioning bit
 (42 14)  (376 142)  (376 142)  LC_7 Logic Functioning bit
 (43 14)  (377 142)  (377 142)  LC_7 Logic Functioning bit
 (50 14)  (384 142)  (384 142)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (339 143)  (339 143)  routing T_7_8.sp4_h_r_9 <X> T_7_8.sp4_v_t_44
 (13 15)  (347 143)  (347 143)  routing T_7_8.sp4_v_b_6 <X> T_7_8.sp4_h_l_46
 (14 15)  (348 143)  (348 143)  routing T_7_8.bnl_op_4 <X> T_7_8.lc_trk_g3_4
 (17 15)  (351 143)  (351 143)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (356 143)  (356 143)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (358 143)  (358 143)  routing T_7_8.rgt_op_6 <X> T_7_8.lc_trk_g3_6
 (27 15)  (361 143)  (361 143)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 143)  (362 143)  routing T_7_8.lc_trk_g3_4 <X> T_7_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 143)  (363 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 143)  (364 143)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_7/in_1
 (36 15)  (370 143)  (370 143)  LC_7 Logic Functioning bit
 (37 15)  (371 143)  (371 143)  LC_7 Logic Functioning bit
 (38 15)  (372 143)  (372 143)  LC_7 Logic Functioning bit
 (39 15)  (373 143)  (373 143)  LC_7 Logic Functioning bit
 (40 15)  (374 143)  (374 143)  LC_7 Logic Functioning bit
 (41 15)  (375 143)  (375 143)  LC_7 Logic Functioning bit
 (42 15)  (376 143)  (376 143)  LC_7 Logic Functioning bit
 (43 15)  (377 143)  (377 143)  LC_7 Logic Functioning bit
 (53 15)  (387 143)  (387 143)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_8

 (0 0)  (388 128)  (388 128)  Negative Clock bit

 (3 0)  (391 128)  (391 128)  routing T_8_8.sp12_h_r_0 <X> T_8_8.sp12_v_b_0
 (28 0)  (416 128)  (416 128)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 128)  (417 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 128)  (418 128)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (420 128)  (420 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 128)  (422 128)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.wire_logic_cluster/lc_0/in_3
 (40 0)  (428 128)  (428 128)  LC_0 Logic Functioning bit
 (42 0)  (430 128)  (430 128)  LC_0 Logic Functioning bit
 (44 0)  (432 128)  (432 128)  LC_0 Logic Functioning bit
 (48 0)  (436 128)  (436 128)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (391 129)  (391 129)  routing T_8_8.sp12_h_r_0 <X> T_8_8.sp12_v_b_0
 (30 1)  (418 129)  (418 129)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 129)  (419 129)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.wire_logic_cluster/lc_0/in_3
 (40 1)  (428 129)  (428 129)  LC_0 Logic Functioning bit
 (42 1)  (430 129)  (430 129)  LC_0 Logic Functioning bit
 (50 1)  (438 129)  (438 129)  Carry_In_Mux bit 

 (0 2)  (388 130)  (388 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (2 2)  (390 130)  (390 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (409 130)  (409 130)  routing T_8_8.lft_op_7 <X> T_8_8.lc_trk_g0_7
 (22 2)  (410 130)  (410 130)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (412 130)  (412 130)  routing T_8_8.lft_op_7 <X> T_8_8.lc_trk_g0_7
 (27 2)  (415 130)  (415 130)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 130)  (416 130)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 130)  (417 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 130)  (420 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (424 130)  (424 130)  LC_1 Logic Functioning bit
 (37 2)  (425 130)  (425 130)  LC_1 Logic Functioning bit
 (38 2)  (426 130)  (426 130)  LC_1 Logic Functioning bit
 (39 2)  (427 130)  (427 130)  LC_1 Logic Functioning bit
 (44 2)  (432 130)  (432 130)  LC_1 Logic Functioning bit
 (0 3)  (388 131)  (388 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (40 3)  (428 131)  (428 131)  LC_1 Logic Functioning bit
 (41 3)  (429 131)  (429 131)  LC_1 Logic Functioning bit
 (42 3)  (430 131)  (430 131)  LC_1 Logic Functioning bit
 (43 3)  (431 131)  (431 131)  LC_1 Logic Functioning bit
 (0 4)  (388 132)  (388 132)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_7/cen
 (1 4)  (389 132)  (389 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (413 132)  (413 132)  routing T_8_8.lft_op_2 <X> T_8_8.lc_trk_g1_2
 (26 4)  (414 132)  (414 132)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (415 132)  (415 132)  routing T_8_8.lc_trk_g3_2 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 132)  (416 132)  routing T_8_8.lc_trk_g3_2 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 132)  (417 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 132)  (420 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (425 132)  (425 132)  LC_2 Logic Functioning bit
 (39 4)  (427 132)  (427 132)  LC_2 Logic Functioning bit
 (44 4)  (432 132)  (432 132)  LC_2 Logic Functioning bit
 (45 4)  (433 132)  (433 132)  LC_2 Logic Functioning bit
 (46 4)  (434 132)  (434 132)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (388 133)  (388 133)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_7/cen
 (1 5)  (389 133)  (389 133)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_logic_cluster/lc_7/cen
 (22 5)  (410 133)  (410 133)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (412 133)  (412 133)  routing T_8_8.lft_op_2 <X> T_8_8.lc_trk_g1_2
 (26 5)  (414 133)  (414 133)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 133)  (415 133)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 133)  (416 133)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 133)  (417 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 133)  (418 133)  routing T_8_8.lc_trk_g3_2 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (41 5)  (429 133)  (429 133)  LC_2 Logic Functioning bit
 (43 5)  (431 133)  (431 133)  LC_2 Logic Functioning bit
 (48 5)  (436 133)  (436 133)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (439 133)  (439 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (393 134)  (393 134)  routing T_8_8.sp4_v_t_38 <X> T_8_8.sp4_h_l_38
 (17 6)  (405 134)  (405 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (406 134)  (406 134)  routing T_8_8.wire_logic_cluster/lc_5/out <X> T_8_8.lc_trk_g1_5
 (21 6)  (409 134)  (409 134)  routing T_8_8.wire_logic_cluster/lc_7/out <X> T_8_8.lc_trk_g1_7
 (22 6)  (410 134)  (410 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (413 134)  (413 134)  routing T_8_8.wire_logic_cluster/lc_6/out <X> T_8_8.lc_trk_g1_6
 (28 6)  (416 134)  (416 134)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 134)  (417 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (420 134)  (420 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (424 134)  (424 134)  LC_3 Logic Functioning bit
 (37 6)  (425 134)  (425 134)  LC_3 Logic Functioning bit
 (38 6)  (426 134)  (426 134)  LC_3 Logic Functioning bit
 (39 6)  (427 134)  (427 134)  LC_3 Logic Functioning bit
 (44 6)  (432 134)  (432 134)  LC_3 Logic Functioning bit
 (6 7)  (394 135)  (394 135)  routing T_8_8.sp4_v_t_38 <X> T_8_8.sp4_h_l_38
 (22 7)  (410 135)  (410 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (418 135)  (418 135)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (428 135)  (428 135)  LC_3 Logic Functioning bit
 (41 7)  (429 135)  (429 135)  LC_3 Logic Functioning bit
 (42 7)  (430 135)  (430 135)  LC_3 Logic Functioning bit
 (43 7)  (431 135)  (431 135)  LC_3 Logic Functioning bit
 (25 8)  (413 136)  (413 136)  routing T_8_8.bnl_op_2 <X> T_8_8.lc_trk_g2_2
 (26 8)  (414 136)  (414 136)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (415 136)  (415 136)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 136)  (416 136)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 136)  (417 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 136)  (418 136)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 136)  (420 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (425 136)  (425 136)  LC_4 Logic Functioning bit
 (39 8)  (427 136)  (427 136)  LC_4 Logic Functioning bit
 (44 8)  (432 136)  (432 136)  LC_4 Logic Functioning bit
 (45 8)  (433 136)  (433 136)  LC_4 Logic Functioning bit
 (22 9)  (410 137)  (410 137)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (413 137)  (413 137)  routing T_8_8.bnl_op_2 <X> T_8_8.lc_trk_g2_2
 (26 9)  (414 137)  (414 137)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (415 137)  (415 137)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 137)  (416 137)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 137)  (417 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (429 137)  (429 137)  LC_4 Logic Functioning bit
 (43 9)  (431 137)  (431 137)  LC_4 Logic Functioning bit
 (22 10)  (410 138)  (410 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (412 138)  (412 138)  routing T_8_8.tnl_op_7 <X> T_8_8.lc_trk_g2_7
 (26 10)  (414 138)  (414 138)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (415 138)  (415 138)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 138)  (417 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 138)  (418 138)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 138)  (420 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (425 138)  (425 138)  LC_5 Logic Functioning bit
 (39 10)  (427 138)  (427 138)  LC_5 Logic Functioning bit
 (44 10)  (432 138)  (432 138)  LC_5 Logic Functioning bit
 (45 10)  (433 138)  (433 138)  LC_5 Logic Functioning bit
 (21 11)  (409 139)  (409 139)  routing T_8_8.tnl_op_7 <X> T_8_8.lc_trk_g2_7
 (26 11)  (414 139)  (414 139)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 139)  (417 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (429 139)  (429 139)  LC_5 Logic Functioning bit
 (43 11)  (431 139)  (431 139)  LC_5 Logic Functioning bit
 (16 12)  (404 140)  (404 140)  routing T_8_8.sp12_v_t_6 <X> T_8_8.lc_trk_g3_1
 (17 12)  (405 140)  (405 140)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (410 140)  (410 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (411 140)  (411 140)  routing T_8_8.sp4_v_t_30 <X> T_8_8.lc_trk_g3_3
 (24 12)  (412 140)  (412 140)  routing T_8_8.sp4_v_t_30 <X> T_8_8.lc_trk_g3_3
 (25 12)  (413 140)  (413 140)  routing T_8_8.wire_logic_cluster/lc_2/out <X> T_8_8.lc_trk_g3_2
 (26 12)  (414 140)  (414 140)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (415 140)  (415 140)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 140)  (417 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 140)  (418 140)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (420 140)  (420 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (425 140)  (425 140)  LC_6 Logic Functioning bit
 (39 12)  (427 140)  (427 140)  LC_6 Logic Functioning bit
 (44 12)  (432 140)  (432 140)  LC_6 Logic Functioning bit
 (45 12)  (433 140)  (433 140)  LC_6 Logic Functioning bit
 (22 13)  (410 141)  (410 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (414 141)  (414 141)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (415 141)  (415 141)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 141)  (416 141)  routing T_8_8.lc_trk_g3_7 <X> T_8_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 141)  (417 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 141)  (418 141)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_6/in_1
 (41 13)  (429 141)  (429 141)  LC_6 Logic Functioning bit
 (43 13)  (431 141)  (431 141)  LC_6 Logic Functioning bit
 (14 14)  (402 142)  (402 142)  routing T_8_8.wire_logic_cluster/lc_4/out <X> T_8_8.lc_trk_g3_4
 (22 14)  (410 142)  (410 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (411 142)  (411 142)  routing T_8_8.sp4_v_b_47 <X> T_8_8.lc_trk_g3_7
 (24 14)  (412 142)  (412 142)  routing T_8_8.sp4_v_b_47 <X> T_8_8.lc_trk_g3_7
 (26 14)  (414 142)  (414 142)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (415 142)  (415 142)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 142)  (417 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (418 142)  (418 142)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (420 142)  (420 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (425 142)  (425 142)  LC_7 Logic Functioning bit
 (39 14)  (427 142)  (427 142)  LC_7 Logic Functioning bit
 (45 14)  (433 142)  (433 142)  LC_7 Logic Functioning bit
 (17 15)  (405 143)  (405 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (414 143)  (414 143)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 143)  (417 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (418 143)  (418 143)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_logic_cluster/lc_7/in_1
 (41 15)  (429 143)  (429 143)  LC_7 Logic Functioning bit
 (43 15)  (431 143)  (431 143)  LC_7 Logic Functioning bit


LogicTile_9_8

 (13 6)  (455 134)  (455 134)  routing T_9_8.sp4_h_r_5 <X> T_9_8.sp4_v_t_40
 (12 7)  (454 135)  (454 135)  routing T_9_8.sp4_h_r_5 <X> T_9_8.sp4_v_t_40


RAM_Tile_10_8

 (8 6)  (504 134)  (504 134)  routing T_10_8.sp4_h_r_8 <X> T_10_8.sp4_h_l_41
 (10 6)  (506 134)  (506 134)  routing T_10_8.sp4_h_r_8 <X> T_10_8.sp4_h_l_41
 (12 9)  (508 137)  (508 137)  routing T_10_8.sp4_h_r_8 <X> T_10_8.sp4_v_b_8


IO_Tile_13_8

 (2 1)  (648 129)  (648 129)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (663 130)  (663 130)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (646 131)  (646 131)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 131)  (663 131)  IOB_0 IO Functioning bit
 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (15 0)  (183 112)  (183 112)  routing T_4_7.sp4_h_r_9 <X> T_4_7.lc_trk_g0_1
 (16 0)  (184 112)  (184 112)  routing T_4_7.sp4_h_r_9 <X> T_4_7.lc_trk_g0_1
 (17 0)  (185 112)  (185 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (186 112)  (186 112)  routing T_4_7.sp4_h_r_9 <X> T_4_7.lc_trk_g0_1
 (31 0)  (199 112)  (199 112)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 112)  (200 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (209 112)  (209 112)  LC_0 Logic Functioning bit
 (43 0)  (211 112)  (211 112)  LC_0 Logic Functioning bit
 (22 1)  (190 113)  (190 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (191 113)  (191 113)  routing T_4_7.sp12_h_r_10 <X> T_4_7.lc_trk_g0_2
 (26 1)  (194 113)  (194 113)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 113)  (195 113)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 113)  (197 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 113)  (199 113)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (40 1)  (208 113)  (208 113)  LC_0 Logic Functioning bit
 (42 1)  (210 113)  (210 113)  LC_0 Logic Functioning bit
 (17 2)  (185 114)  (185 114)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (186 114)  (186 114)  routing T_4_7.bnr_op_5 <X> T_4_7.lc_trk_g0_5
 (21 2)  (189 114)  (189 114)  routing T_4_7.sp12_h_l_4 <X> T_4_7.lc_trk_g0_7
 (22 2)  (190 114)  (190 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (192 114)  (192 114)  routing T_4_7.sp12_h_l_4 <X> T_4_7.lc_trk_g0_7
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 114)  (199 114)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (37 2)  (205 114)  (205 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (39 2)  (207 114)  (207 114)  LC_1 Logic Functioning bit
 (50 2)  (218 114)  (218 114)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (186 115)  (186 115)  routing T_4_7.bnr_op_5 <X> T_4_7.lc_trk_g0_5
 (21 3)  (189 115)  (189 115)  routing T_4_7.sp12_h_l_4 <X> T_4_7.lc_trk_g0_7
 (22 3)  (190 115)  (190 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (193 115)  (193 115)  routing T_4_7.sp4_r_v_b_30 <X> T_4_7.lc_trk_g0_6
 (29 3)  (197 115)  (197 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 115)  (198 115)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 115)  (199 115)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 115)  (204 115)  LC_1 Logic Functioning bit
 (37 3)  (205 115)  (205 115)  LC_1 Logic Functioning bit
 (38 3)  (206 115)  (206 115)  LC_1 Logic Functioning bit
 (39 3)  (207 115)  (207 115)  LC_1 Logic Functioning bit
 (42 3)  (210 115)  (210 115)  LC_1 Logic Functioning bit
 (43 3)  (211 115)  (211 115)  LC_1 Logic Functioning bit
 (21 4)  (189 116)  (189 116)  routing T_4_7.sp4_h_r_19 <X> T_4_7.lc_trk_g1_3
 (22 4)  (190 116)  (190 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (191 116)  (191 116)  routing T_4_7.sp4_h_r_19 <X> T_4_7.lc_trk_g1_3
 (24 4)  (192 116)  (192 116)  routing T_4_7.sp4_h_r_19 <X> T_4_7.lc_trk_g1_3
 (21 5)  (189 117)  (189 117)  routing T_4_7.sp4_h_r_19 <X> T_4_7.lc_trk_g1_3
 (22 6)  (190 118)  (190 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (191 118)  (191 118)  routing T_4_7.sp4_h_r_7 <X> T_4_7.lc_trk_g1_7
 (24 6)  (192 118)  (192 118)  routing T_4_7.sp4_h_r_7 <X> T_4_7.lc_trk_g1_7
 (26 6)  (194 118)  (194 118)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 118)  (195 118)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 118)  (199 118)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 118)  (202 118)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (40 6)  (208 118)  (208 118)  LC_3 Logic Functioning bit
 (42 6)  (210 118)  (210 118)  LC_3 Logic Functioning bit
 (21 7)  (189 119)  (189 119)  routing T_4_7.sp4_h_r_7 <X> T_4_7.lc_trk_g1_7
 (26 7)  (194 119)  (194 119)  routing T_4_7.lc_trk_g0_7 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 119)  (197 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 119)  (198 119)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 119)  (199 119)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 119)  (200 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (41 7)  (209 119)  (209 119)  LC_3 Logic Functioning bit
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 120)  (198 120)  routing T_4_7.lc_trk_g0_5 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 120)  (199 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 120)  (201 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 120)  (202 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 120)  (204 120)  LC_4 Logic Functioning bit
 (37 8)  (205 120)  (205 120)  LC_4 Logic Functioning bit
 (40 8)  (208 120)  (208 120)  LC_4 Logic Functioning bit
 (41 8)  (209 120)  (209 120)  LC_4 Logic Functioning bit
 (42 8)  (210 120)  (210 120)  LC_4 Logic Functioning bit
 (43 8)  (211 120)  (211 120)  LC_4 Logic Functioning bit
 (50 8)  (218 120)  (218 120)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (194 121)  (194 121)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 121)  (195 121)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 121)  (197 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 121)  (199 121)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 121)  (204 121)  LC_4 Logic Functioning bit
 (37 9)  (205 121)  (205 121)  LC_4 Logic Functioning bit
 (38 9)  (206 121)  (206 121)  LC_4 Logic Functioning bit
 (40 9)  (208 121)  (208 121)  LC_4 Logic Functioning bit
 (41 9)  (209 121)  (209 121)  LC_4 Logic Functioning bit
 (42 9)  (210 121)  (210 121)  LC_4 Logic Functioning bit
 (43 9)  (211 121)  (211 121)  LC_4 Logic Functioning bit
 (22 15)  (190 127)  (190 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (191 127)  (191 127)  routing T_4_7.sp4_v_b_46 <X> T_4_7.lc_trk_g3_6
 (24 15)  (192 127)  (192 127)  routing T_4_7.sp4_v_b_46 <X> T_4_7.lc_trk_g3_6


LogicTile_5_7

 (0 0)  (222 112)  (222 112)  Negative Clock bit

 (15 0)  (237 112)  (237 112)  routing T_5_7.bot_op_1 <X> T_5_7.lc_trk_g0_1
 (17 0)  (239 112)  (239 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (222 114)  (222 114)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 114)  (252 114)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 114)  (255 114)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 114)  (256 114)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 114)  (258 114)  LC_1 Logic Functioning bit
 (37 2)  (259 114)  (259 114)  LC_1 Logic Functioning bit
 (42 2)  (264 114)  (264 114)  LC_1 Logic Functioning bit
 (45 2)  (267 114)  (267 114)  LC_1 Logic Functioning bit
 (0 3)  (222 115)  (222 115)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (15 3)  (237 115)  (237 115)  routing T_5_7.bot_op_4 <X> T_5_7.lc_trk_g0_4
 (17 3)  (239 115)  (239 115)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 115)  (254 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (255 115)  (255 115)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.input_2_1
 (36 3)  (258 115)  (258 115)  LC_1 Logic Functioning bit
 (37 3)  (259 115)  (259 115)  LC_1 Logic Functioning bit
 (40 3)  (262 115)  (262 115)  LC_1 Logic Functioning bit
 (42 3)  (264 115)  (264 115)  LC_1 Logic Functioning bit
 (43 3)  (265 115)  (265 115)  LC_1 Logic Functioning bit
 (26 4)  (248 116)  (248 116)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 116)  (255 116)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 116)  (256 116)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (38 4)  (260 116)  (260 116)  LC_2 Logic Functioning bit
 (39 4)  (261 116)  (261 116)  LC_2 Logic Functioning bit
 (40 4)  (262 116)  (262 116)  LC_2 Logic Functioning bit
 (42 4)  (264 116)  (264 116)  LC_2 Logic Functioning bit
 (45 4)  (267 116)  (267 116)  LC_2 Logic Functioning bit
 (46 4)  (268 116)  (268 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (239 117)  (239 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (251 117)  (251 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 117)  (253 117)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (37 5)  (259 117)  (259 117)  LC_2 Logic Functioning bit
 (39 5)  (261 117)  (261 117)  LC_2 Logic Functioning bit
 (53 5)  (275 117)  (275 117)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 8)  (239 120)  (239 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (240 120)  (240 120)  routing T_5_7.wire_logic_cluster/lc_1/out <X> T_5_7.lc_trk_g2_1
 (15 12)  (237 124)  (237 124)  routing T_5_7.sp4_h_r_25 <X> T_5_7.lc_trk_g3_1
 (16 12)  (238 124)  (238 124)  routing T_5_7.sp4_h_r_25 <X> T_5_7.lc_trk_g3_1
 (17 12)  (239 124)  (239 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (247 124)  (247 124)  routing T_5_7.wire_logic_cluster/lc_2/out <X> T_5_7.lc_trk_g3_2
 (18 13)  (240 125)  (240 125)  routing T_5_7.sp4_h_r_25 <X> T_5_7.lc_trk_g3_1
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (222 126)  (222 126)  routing T_5_7.glb_netwk_6 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 126)  (223 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 127)  (222 127)  routing T_5_7.glb_netwk_6 <X> T_5_7.wire_logic_cluster/lc_7/s_r


LogicTile_6_7

 (14 0)  (290 112)  (290 112)  routing T_6_7.bnr_op_0 <X> T_6_7.lc_trk_g0_0
 (15 0)  (291 112)  (291 112)  routing T_6_7.lft_op_1 <X> T_6_7.lc_trk_g0_1
 (17 0)  (293 112)  (293 112)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (294 112)  (294 112)  routing T_6_7.lft_op_1 <X> T_6_7.lc_trk_g0_1
 (35 0)  (311 112)  (311 112)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_0
 (36 0)  (312 112)  (312 112)  LC_0 Logic Functioning bit
 (37 0)  (313 112)  (313 112)  LC_0 Logic Functioning bit
 (38 0)  (314 112)  (314 112)  LC_0 Logic Functioning bit
 (41 0)  (317 112)  (317 112)  LC_0 Logic Functioning bit
 (42 0)  (318 112)  (318 112)  LC_0 Logic Functioning bit
 (43 0)  (319 112)  (319 112)  LC_0 Logic Functioning bit
 (14 1)  (290 113)  (290 113)  routing T_6_7.bnr_op_0 <X> T_6_7.lc_trk_g0_0
 (17 1)  (293 113)  (293 113)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (302 113)  (302 113)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 113)  (304 113)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 113)  (305 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 113)  (308 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (309 113)  (309 113)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_0
 (35 1)  (311 113)  (311 113)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_0
 (36 1)  (312 113)  (312 113)  LC_0 Logic Functioning bit
 (37 1)  (313 113)  (313 113)  LC_0 Logic Functioning bit
 (39 1)  (315 113)  (315 113)  LC_0 Logic Functioning bit
 (40 1)  (316 113)  (316 113)  LC_0 Logic Functioning bit
 (42 1)  (318 113)  (318 113)  LC_0 Logic Functioning bit
 (43 1)  (319 113)  (319 113)  LC_0 Logic Functioning bit
 (0 2)  (276 114)  (276 114)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (2 2)  (278 114)  (278 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (289 114)  (289 114)  routing T_6_7.sp4_h_r_2 <X> T_6_7.sp4_v_t_39
 (17 2)  (293 114)  (293 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (302 114)  (302 114)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (28 2)  (304 114)  (304 114)  routing T_6_7.lc_trk_g2_0 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 114)  (309 114)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 114)  (310 114)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 114)  (312 114)  LC_1 Logic Functioning bit
 (38 2)  (314 114)  (314 114)  LC_1 Logic Functioning bit
 (41 2)  (317 114)  (317 114)  LC_1 Logic Functioning bit
 (43 2)  (319 114)  (319 114)  LC_1 Logic Functioning bit
 (0 3)  (276 115)  (276 115)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (12 3)  (288 115)  (288 115)  routing T_6_7.sp4_h_r_2 <X> T_6_7.sp4_v_t_39
 (18 3)  (294 115)  (294 115)  routing T_6_7.sp4_r_v_b_29 <X> T_6_7.lc_trk_g0_5
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 115)  (312 115)  LC_1 Logic Functioning bit
 (37 3)  (313 115)  (313 115)  LC_1 Logic Functioning bit
 (38 3)  (314 115)  (314 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (41 3)  (317 115)  (317 115)  LC_1 Logic Functioning bit
 (43 3)  (319 115)  (319 115)  LC_1 Logic Functioning bit
 (48 3)  (324 115)  (324 115)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 5)  (298 117)  (298 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (299 117)  (299 117)  routing T_6_7.sp4_h_r_2 <X> T_6_7.lc_trk_g1_2
 (24 5)  (300 117)  (300 117)  routing T_6_7.sp4_h_r_2 <X> T_6_7.lc_trk_g1_2
 (25 5)  (301 117)  (301 117)  routing T_6_7.sp4_h_r_2 <X> T_6_7.lc_trk_g1_2
 (17 6)  (293 118)  (293 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (297 118)  (297 118)  routing T_6_7.sp4_h_l_10 <X> T_6_7.lc_trk_g1_7
 (22 6)  (298 118)  (298 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (299 118)  (299 118)  routing T_6_7.sp4_h_l_10 <X> T_6_7.lc_trk_g1_7
 (24 6)  (300 118)  (300 118)  routing T_6_7.sp4_h_l_10 <X> T_6_7.lc_trk_g1_7
 (18 7)  (294 119)  (294 119)  routing T_6_7.sp4_r_v_b_29 <X> T_6_7.lc_trk_g1_5
 (21 7)  (297 119)  (297 119)  routing T_6_7.sp4_h_l_10 <X> T_6_7.lc_trk_g1_7
 (25 8)  (301 120)  (301 120)  routing T_6_7.rgt_op_2 <X> T_6_7.lc_trk_g2_2
 (27 8)  (303 120)  (303 120)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 120)  (305 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 120)  (308 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 120)  (309 120)  routing T_6_7.lc_trk_g3_2 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 120)  (310 120)  routing T_6_7.lc_trk_g3_2 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 120)  (311 120)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_4
 (36 8)  (312 120)  (312 120)  LC_4 Logic Functioning bit
 (37 8)  (313 120)  (313 120)  LC_4 Logic Functioning bit
 (38 8)  (314 120)  (314 120)  LC_4 Logic Functioning bit
 (39 8)  (315 120)  (315 120)  LC_4 Logic Functioning bit
 (41 8)  (317 120)  (317 120)  LC_4 Logic Functioning bit
 (42 8)  (318 120)  (318 120)  LC_4 Logic Functioning bit
 (43 8)  (319 120)  (319 120)  LC_4 Logic Functioning bit
 (10 9)  (286 121)  (286 121)  routing T_6_7.sp4_h_r_2 <X> T_6_7.sp4_v_b_7
 (15 9)  (291 121)  (291 121)  routing T_6_7.tnr_op_0 <X> T_6_7.lc_trk_g2_0
 (17 9)  (293 121)  (293 121)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (298 121)  (298 121)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (300 121)  (300 121)  routing T_6_7.rgt_op_2 <X> T_6_7.lc_trk_g2_2
 (26 9)  (302 121)  (302 121)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 121)  (304 121)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 121)  (305 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 121)  (306 121)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 121)  (307 121)  routing T_6_7.lc_trk_g3_2 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 121)  (308 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (309 121)  (309 121)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_4
 (35 9)  (311 121)  (311 121)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_4
 (36 9)  (312 121)  (312 121)  LC_4 Logic Functioning bit
 (37 9)  (313 121)  (313 121)  LC_4 Logic Functioning bit
 (38 9)  (314 121)  (314 121)  LC_4 Logic Functioning bit
 (39 9)  (315 121)  (315 121)  LC_4 Logic Functioning bit
 (40 9)  (316 121)  (316 121)  LC_4 Logic Functioning bit
 (41 9)  (317 121)  (317 121)  LC_4 Logic Functioning bit
 (42 9)  (318 121)  (318 121)  LC_4 Logic Functioning bit
 (43 9)  (319 121)  (319 121)  LC_4 Logic Functioning bit
 (29 10)  (305 122)  (305 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 122)  (307 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 122)  (308 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 122)  (309 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 122)  (310 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (41 10)  (317 122)  (317 122)  LC_5 Logic Functioning bit
 (43 10)  (319 122)  (319 122)  LC_5 Logic Functioning bit
 (22 11)  (298 123)  (298 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (301 123)  (301 123)  routing T_6_7.sp4_r_v_b_38 <X> T_6_7.lc_trk_g2_6
 (41 11)  (317 123)  (317 123)  LC_5 Logic Functioning bit
 (43 11)  (319 123)  (319 123)  LC_5 Logic Functioning bit
 (22 12)  (298 124)  (298 124)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (300 124)  (300 124)  routing T_6_7.tnr_op_3 <X> T_6_7.lc_trk_g3_3
 (26 12)  (302 124)  (302 124)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 124)  (305 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 124)  (307 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 124)  (308 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 124)  (309 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 124)  (310 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 124)  (311 124)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.input_2_6
 (36 12)  (312 124)  (312 124)  LC_6 Logic Functioning bit
 (37 12)  (313 124)  (313 124)  LC_6 Logic Functioning bit
 (43 12)  (319 124)  (319 124)  LC_6 Logic Functioning bit
 (45 12)  (321 124)  (321 124)  LC_6 Logic Functioning bit
 (51 12)  (327 124)  (327 124)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (298 125)  (298 125)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (300 125)  (300 125)  routing T_6_7.tnr_op_2 <X> T_6_7.lc_trk_g3_2
 (26 13)  (302 125)  (302 125)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 125)  (303 125)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 125)  (305 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 125)  (307 125)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 125)  (308 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (310 125)  (310 125)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.input_2_6
 (37 13)  (313 125)  (313 125)  LC_6 Logic Functioning bit
 (42 13)  (318 125)  (318 125)  LC_6 Logic Functioning bit
 (53 13)  (329 125)  (329 125)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (291 126)  (291 126)  routing T_6_7.tnr_op_5 <X> T_6_7.lc_trk_g3_5
 (17 14)  (293 126)  (293 126)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (301 126)  (301 126)  routing T_6_7.wire_logic_cluster/lc_6/out <X> T_6_7.lc_trk_g3_6
 (22 15)  (298 127)  (298 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_7_7

 (0 0)  (334 112)  (334 112)  Negative Clock bit

 (22 0)  (356 112)  (356 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (357 112)  (357 112)  routing T_7_7.sp4_v_b_19 <X> T_7_7.lc_trk_g0_3
 (24 0)  (358 112)  (358 112)  routing T_7_7.sp4_v_b_19 <X> T_7_7.lc_trk_g0_3
 (27 0)  (361 112)  (361 112)  routing T_7_7.lc_trk_g1_6 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 112)  (363 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 112)  (364 112)  routing T_7_7.lc_trk_g1_6 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (366 112)  (366 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (369 112)  (369 112)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.input_2_0
 (36 0)  (370 112)  (370 112)  LC_0 Logic Functioning bit
 (37 0)  (371 112)  (371 112)  LC_0 Logic Functioning bit
 (38 0)  (372 112)  (372 112)  LC_0 Logic Functioning bit
 (40 0)  (374 112)  (374 112)  LC_0 Logic Functioning bit
 (41 0)  (375 112)  (375 112)  LC_0 Logic Functioning bit
 (42 0)  (376 112)  (376 112)  LC_0 Logic Functioning bit
 (43 0)  (377 112)  (377 112)  LC_0 Logic Functioning bit
 (47 0)  (381 112)  (381 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (361 113)  (361 113)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 113)  (362 113)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 113)  (363 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 113)  (364 113)  routing T_7_7.lc_trk_g1_6 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (365 113)  (365 113)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 113)  (366 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (370 113)  (370 113)  LC_0 Logic Functioning bit
 (37 1)  (371 113)  (371 113)  LC_0 Logic Functioning bit
 (38 1)  (372 113)  (372 113)  LC_0 Logic Functioning bit
 (39 1)  (373 113)  (373 113)  LC_0 Logic Functioning bit
 (40 1)  (374 113)  (374 113)  LC_0 Logic Functioning bit
 (41 1)  (375 113)  (375 113)  LC_0 Logic Functioning bit
 (42 1)  (376 113)  (376 113)  LC_0 Logic Functioning bit
 (43 1)  (377 113)  (377 113)  LC_0 Logic Functioning bit
 (52 1)  (386 113)  (386 113)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (334 114)  (334 114)  routing T_7_7.glb_netwk_3 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (2 2)  (336 114)  (336 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (342 114)  (342 114)  routing T_7_7.sp4_v_t_36 <X> T_7_7.sp4_h_l_36
 (9 2)  (343 114)  (343 114)  routing T_7_7.sp4_v_t_36 <X> T_7_7.sp4_h_l_36
 (14 2)  (348 114)  (348 114)  routing T_7_7.lft_op_4 <X> T_7_7.lc_trk_g0_4
 (22 2)  (356 114)  (356 114)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (358 114)  (358 114)  routing T_7_7.top_op_7 <X> T_7_7.lc_trk_g0_7
 (29 2)  (363 114)  (363 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 114)  (364 114)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (366 114)  (366 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 114)  (367 114)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (368 114)  (368 114)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 114)  (369 114)  routing T_7_7.lc_trk_g1_6 <X> T_7_7.input_2_1
 (36 2)  (370 114)  (370 114)  LC_1 Logic Functioning bit
 (37 2)  (371 114)  (371 114)  LC_1 Logic Functioning bit
 (38 2)  (372 114)  (372 114)  LC_1 Logic Functioning bit
 (39 2)  (373 114)  (373 114)  LC_1 Logic Functioning bit
 (40 2)  (374 114)  (374 114)  LC_1 Logic Functioning bit
 (41 2)  (375 114)  (375 114)  LC_1 Logic Functioning bit
 (42 2)  (376 114)  (376 114)  LC_1 Logic Functioning bit
 (43 2)  (377 114)  (377 114)  LC_1 Logic Functioning bit
 (0 3)  (334 115)  (334 115)  routing T_7_7.glb_netwk_3 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (15 3)  (349 115)  (349 115)  routing T_7_7.lft_op_4 <X> T_7_7.lc_trk_g0_4
 (17 3)  (351 115)  (351 115)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (355 115)  (355 115)  routing T_7_7.top_op_7 <X> T_7_7.lc_trk_g0_7
 (26 3)  (360 115)  (360 115)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 115)  (363 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 115)  (366 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (368 115)  (368 115)  routing T_7_7.lc_trk_g1_6 <X> T_7_7.input_2_1
 (35 3)  (369 115)  (369 115)  routing T_7_7.lc_trk_g1_6 <X> T_7_7.input_2_1
 (36 3)  (370 115)  (370 115)  LC_1 Logic Functioning bit
 (37 3)  (371 115)  (371 115)  LC_1 Logic Functioning bit
 (38 3)  (372 115)  (372 115)  LC_1 Logic Functioning bit
 (39 3)  (373 115)  (373 115)  LC_1 Logic Functioning bit
 (40 3)  (374 115)  (374 115)  LC_1 Logic Functioning bit
 (41 3)  (375 115)  (375 115)  LC_1 Logic Functioning bit
 (43 3)  (377 115)  (377 115)  LC_1 Logic Functioning bit
 (0 4)  (334 116)  (334 116)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/cen
 (1 4)  (335 116)  (335 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (360 116)  (360 116)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 116)  (362 116)  routing T_7_7.lc_trk_g2_3 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 116)  (363 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 116)  (365 116)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 116)  (366 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (372 116)  (372 116)  LC_2 Logic Functioning bit
 (41 4)  (375 116)  (375 116)  LC_2 Logic Functioning bit
 (43 4)  (377 116)  (377 116)  LC_2 Logic Functioning bit
 (45 4)  (379 116)  (379 116)  LC_2 Logic Functioning bit
 (47 4)  (381 116)  (381 116)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (384 116)  (384 116)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (334 117)  (334 117)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/cen
 (1 5)  (335 117)  (335 117)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/cen
 (14 5)  (348 117)  (348 117)  routing T_7_7.sp4_r_v_b_24 <X> T_7_7.lc_trk_g1_0
 (17 5)  (351 117)  (351 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (360 117)  (360 117)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 117)  (362 117)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 117)  (363 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 117)  (364 117)  routing T_7_7.lc_trk_g2_3 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (365 117)  (365 117)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (39 5)  (373 117)  (373 117)  LC_2 Logic Functioning bit
 (41 5)  (375 117)  (375 117)  LC_2 Logic Functioning bit
 (43 5)  (377 117)  (377 117)  LC_2 Logic Functioning bit
 (53 5)  (387 117)  (387 117)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (359 118)  (359 118)  routing T_7_7.lft_op_6 <X> T_7_7.lc_trk_g1_6
 (22 7)  (356 119)  (356 119)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (358 119)  (358 119)  routing T_7_7.lft_op_6 <X> T_7_7.lc_trk_g1_6
 (22 8)  (356 120)  (356 120)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (358 120)  (358 120)  routing T_7_7.tnr_op_3 <X> T_7_7.lc_trk_g2_3
 (25 8)  (359 120)  (359 120)  routing T_7_7.wire_logic_cluster/lc_2/out <X> T_7_7.lc_trk_g2_2
 (15 9)  (349 121)  (349 121)  routing T_7_7.tnr_op_0 <X> T_7_7.lc_trk_g2_0
 (17 9)  (351 121)  (351 121)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (356 121)  (356 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (5 10)  (339 122)  (339 122)  routing T_7_7.sp4_v_t_43 <X> T_7_7.sp4_h_l_43
 (15 10)  (349 122)  (349 122)  routing T_7_7.rgt_op_5 <X> T_7_7.lc_trk_g2_5
 (17 10)  (351 122)  (351 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (352 122)  (352 122)  routing T_7_7.rgt_op_5 <X> T_7_7.lc_trk_g2_5
 (6 11)  (340 123)  (340 123)  routing T_7_7.sp4_v_t_43 <X> T_7_7.sp4_h_l_43
 (9 11)  (343 123)  (343 123)  routing T_7_7.sp4_v_b_11 <X> T_7_7.sp4_v_t_42
 (10 11)  (344 123)  (344 123)  routing T_7_7.sp4_v_b_11 <X> T_7_7.sp4_v_t_42
 (22 11)  (356 123)  (356 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (359 123)  (359 123)  routing T_7_7.sp4_r_v_b_38 <X> T_7_7.lc_trk_g2_6
 (17 12)  (351 124)  (351 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (355 124)  (355 124)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (22 12)  (356 124)  (356 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (357 124)  (357 124)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (24 12)  (358 124)  (358 124)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (18 13)  (352 125)  (352 125)  routing T_7_7.sp4_r_v_b_41 <X> T_7_7.lc_trk_g3_1
 (21 13)  (355 125)  (355 125)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (26 14)  (360 126)  (360 126)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (28 14)  (362 126)  (362 126)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 126)  (363 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (366 126)  (366 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 126)  (367 126)  routing T_7_7.lc_trk_g2_0 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (28 15)  (362 127)  (362 127)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 127)  (363 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 127)  (364 127)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (32 15)  (366 127)  (366 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (368 127)  (368 127)  routing T_7_7.lc_trk_g1_0 <X> T_7_7.input_2_7
 (36 15)  (370 127)  (370 127)  LC_7 Logic Functioning bit
 (37 15)  (371 127)  (371 127)  LC_7 Logic Functioning bit


LogicTile_8_7

 (0 0)  (388 112)  (388 112)  Negative Clock bit

 (15 0)  (403 112)  (403 112)  routing T_8_7.top_op_1 <X> T_8_7.lc_trk_g0_1
 (17 0)  (405 112)  (405 112)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (406 113)  (406 113)  routing T_8_7.top_op_1 <X> T_8_7.lc_trk_g0_1
 (0 2)  (388 114)  (388 114)  routing T_8_7.glb_netwk_3 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (2 2)  (390 114)  (390 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (399 114)  (399 114)  routing T_8_7.sp4_h_l_44 <X> T_8_7.sp4_v_t_39
 (0 3)  (388 115)  (388 115)  routing T_8_7.glb_netwk_3 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (1 4)  (389 116)  (389 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (403 116)  (403 116)  routing T_8_7.lft_op_1 <X> T_8_7.lc_trk_g1_1
 (17 4)  (405 116)  (405 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (406 116)  (406 116)  routing T_8_7.lft_op_1 <X> T_8_7.lc_trk_g1_1
 (22 4)  (410 116)  (410 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (411 116)  (411 116)  routing T_8_7.sp12_h_r_11 <X> T_8_7.lc_trk_g1_3
 (25 4)  (413 116)  (413 116)  routing T_8_7.bnr_op_2 <X> T_8_7.lc_trk_g1_2
 (0 5)  (388 117)  (388 117)  routing T_8_7.lc_trk_g1_3 <X> T_8_7.wire_logic_cluster/lc_7/cen
 (1 5)  (389 117)  (389 117)  routing T_8_7.lc_trk_g1_3 <X> T_8_7.wire_logic_cluster/lc_7/cen
 (22 5)  (410 117)  (410 117)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (413 117)  (413 117)  routing T_8_7.bnr_op_2 <X> T_8_7.lc_trk_g1_2
 (8 10)  (396 122)  (396 122)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_h_l_42
 (9 10)  (397 122)  (397 122)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_h_l_42
 (10 10)  (398 122)  (398 122)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_h_l_42
 (27 10)  (415 122)  (415 122)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 122)  (417 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 122)  (419 122)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 122)  (420 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 122)  (421 122)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (422 122)  (422 122)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (39 10)  (427 122)  (427 122)  LC_5 Logic Functioning bit
 (41 10)  (429 122)  (429 122)  LC_5 Logic Functioning bit
 (43 10)  (431 122)  (431 122)  LC_5 Logic Functioning bit
 (45 10)  (433 122)  (433 122)  LC_5 Logic Functioning bit
 (46 10)  (434 122)  (434 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (436 122)  (436 122)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (440 122)  (440 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (392 123)  (392 123)  routing T_8_7.sp4_v_b_1 <X> T_8_7.sp4_h_l_43
 (5 11)  (393 123)  (393 123)  routing T_8_7.sp4_h_l_43 <X> T_8_7.sp4_v_t_43
 (29 11)  (417 123)  (417 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (419 123)  (419 123)  routing T_8_7.lc_trk_g3_7 <X> T_8_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (420 123)  (420 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (422 123)  (422 123)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.input_2_5
 (35 11)  (423 123)  (423 123)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.input_2_5
 (39 11)  (427 123)  (427 123)  LC_5 Logic Functioning bit
 (40 11)  (428 123)  (428 123)  LC_5 Logic Functioning bit
 (42 11)  (430 123)  (430 123)  LC_5 Logic Functioning bit
 (48 11)  (436 123)  (436 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 14)  (392 126)  (392 126)  routing T_8_7.sp4_v_b_1 <X> T_8_7.sp4_v_t_44
 (6 14)  (394 126)  (394 126)  routing T_8_7.sp4_v_b_1 <X> T_8_7.sp4_v_t_44
 (22 14)  (410 126)  (410 126)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (412 126)  (412 126)  routing T_8_7.tnl_op_7 <X> T_8_7.lc_trk_g3_7
 (21 15)  (409 127)  (409 127)  routing T_8_7.tnl_op_7 <X> T_8_7.lc_trk_g3_7


LogicTile_9_7

 (10 14)  (452 126)  (452 126)  routing T_9_7.sp4_v_b_5 <X> T_9_7.sp4_h_l_47


RAM_Tile_10_7

 (5 1)  (501 113)  (501 113)  routing T_10_7.sp4_h_r_0 <X> T_10_7.sp4_v_b_0
 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_7

 (11 0)  (549 112)  (549 112)  routing T_11_7.sp4_h_r_9 <X> T_11_7.sp4_v_b_2


IO_Tile_13_7

 (1 0)  (647 112)  (647 112)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 115)  (663 115)  IOB_0 IO Functioning bit
 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (0 8)  (646 120)  (646 120)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (2 11)  (648 123)  (648 123)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 125)  (663 125)  IOB_1 IO Functioning bit


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (8 4)  (80 100)  (80 100)  routing T_2_6.sp4_v_b_4 <X> T_2_6.sp4_h_r_4
 (9 4)  (81 100)  (81 100)  routing T_2_6.sp4_v_b_4 <X> T_2_6.sp4_h_r_4
 (2 8)  (74 104)  (74 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_3_6

 (9 3)  (135 99)  (135 99)  routing T_3_6.sp4_v_b_1 <X> T_3_6.sp4_v_t_36
 (12 12)  (138 108)  (138 108)  routing T_3_6.sp4_v_b_5 <X> T_3_6.sp4_h_r_11
 (11 13)  (137 109)  (137 109)  routing T_3_6.sp4_v_b_5 <X> T_3_6.sp4_h_r_11
 (13 13)  (139 109)  (139 109)  routing T_3_6.sp4_v_b_5 <X> T_3_6.sp4_h_r_11


LogicTile_4_6

 (0 0)  (168 96)  (168 96)  Negative Clock bit

 (15 0)  (183 96)  (183 96)  routing T_4_6.top_op_1 <X> T_4_6.lc_trk_g0_1
 (17 0)  (185 96)  (185 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (195 96)  (195 96)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 96)  (201 96)  routing T_4_6.lc_trk_g2_1 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 96)  (204 96)  LC_0 Logic Functioning bit
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (38 0)  (206 96)  (206 96)  LC_0 Logic Functioning bit
 (41 0)  (209 96)  (209 96)  LC_0 Logic Functioning bit
 (43 0)  (211 96)  (211 96)  LC_0 Logic Functioning bit
 (45 0)  (213 96)  (213 96)  LC_0 Logic Functioning bit
 (18 1)  (186 97)  (186 97)  routing T_4_6.top_op_1 <X> T_4_6.lc_trk_g0_1
 (26 1)  (194 97)  (194 97)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 97)  (196 97)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 97)  (197 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 97)  (200 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 97)  (201 97)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.input_2_0
 (36 1)  (204 97)  (204 97)  LC_0 Logic Functioning bit
 (51 1)  (219 97)  (219 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (168 98)  (168 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (195 98)  (195 98)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 98)  (196 98)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 98)  (201 98)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 98)  (203 98)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.input_2_1
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (38 2)  (206 98)  (206 98)  LC_1 Logic Functioning bit
 (43 2)  (211 98)  (211 98)  LC_1 Logic Functioning bit
 (45 2)  (213 98)  (213 98)  LC_1 Logic Functioning bit
 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (14 3)  (182 99)  (182 99)  routing T_4_6.top_op_4 <X> T_4_6.lc_trk_g0_4
 (15 3)  (183 99)  (183 99)  routing T_4_6.top_op_4 <X> T_4_6.lc_trk_g0_4
 (17 3)  (185 99)  (185 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (196 99)  (196 99)  routing T_4_6.lc_trk_g2_1 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 99)  (199 99)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 99)  (200 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (202 99)  (202 99)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.input_2_1
 (35 3)  (203 99)  (203 99)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.input_2_1
 (36 3)  (204 99)  (204 99)  LC_1 Logic Functioning bit
 (38 3)  (206 99)  (206 99)  LC_1 Logic Functioning bit
 (42 3)  (210 99)  (210 99)  LC_1 Logic Functioning bit
 (51 3)  (219 99)  (219 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (182 100)  (182 100)  routing T_4_6.wire_logic_cluster/lc_0/out <X> T_4_6.lc_trk_g1_0
 (26 4)  (194 100)  (194 100)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 100)  (201 100)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 100)  (203 100)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.input_2_2
 (36 4)  (204 100)  (204 100)  LC_2 Logic Functioning bit
 (37 4)  (205 100)  (205 100)  LC_2 Logic Functioning bit
 (38 4)  (206 100)  (206 100)  LC_2 Logic Functioning bit
 (39 4)  (207 100)  (207 100)  LC_2 Logic Functioning bit
 (40 4)  (208 100)  (208 100)  LC_2 Logic Functioning bit
 (45 4)  (213 100)  (213 100)  LC_2 Logic Functioning bit
 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (194 101)  (194 101)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 101)  (196 101)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 101)  (199 101)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 101)  (200 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (204 101)  (204 101)  LC_2 Logic Functioning bit
 (37 5)  (205 101)  (205 101)  LC_2 Logic Functioning bit
 (38 5)  (206 101)  (206 101)  LC_2 Logic Functioning bit
 (48 5)  (216 101)  (216 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (219 101)  (219 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (193 102)  (193 102)  routing T_4_6.sp4_h_l_11 <X> T_4_6.lc_trk_g1_6
 (3 7)  (171 103)  (171 103)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_v_t_23
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (191 103)  (191 103)  routing T_4_6.sp4_h_l_11 <X> T_4_6.lc_trk_g1_6
 (24 7)  (192 103)  (192 103)  routing T_4_6.sp4_h_l_11 <X> T_4_6.lc_trk_g1_6
 (25 7)  (193 103)  (193 103)  routing T_4_6.sp4_h_l_11 <X> T_4_6.lc_trk_g1_6
 (14 8)  (182 104)  (182 104)  routing T_4_6.sp4_v_b_24 <X> T_4_6.lc_trk_g2_0
 (15 8)  (183 104)  (183 104)  routing T_4_6.sp4_h_r_33 <X> T_4_6.lc_trk_g2_1
 (16 8)  (184 104)  (184 104)  routing T_4_6.sp4_h_r_33 <X> T_4_6.lc_trk_g2_1
 (17 8)  (185 104)  (185 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (186 104)  (186 104)  routing T_4_6.sp4_h_r_33 <X> T_4_6.lc_trk_g2_1
 (25 8)  (193 104)  (193 104)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g2_2
 (16 9)  (184 105)  (184 105)  routing T_4_6.sp4_v_b_24 <X> T_4_6.lc_trk_g2_0
 (17 9)  (185 105)  (185 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (192 105)  (192 105)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g2_2
 (17 12)  (185 108)  (185 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 108)  (186 108)  routing T_4_6.wire_logic_cluster/lc_1/out <X> T_4_6.lc_trk_g3_1
 (25 12)  (193 108)  (193 108)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g3_2
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (168 110)  (168 110)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 110)  (169 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (179 110)  (179 110)  routing T_4_6.sp4_h_r_5 <X> T_4_6.sp4_v_t_46
 (13 14)  (181 110)  (181 110)  routing T_4_6.sp4_h_r_5 <X> T_4_6.sp4_v_t_46
 (21 14)  (189 110)  (189 110)  routing T_4_6.rgt_op_7 <X> T_4_6.lc_trk_g3_7
 (22 14)  (190 110)  (190 110)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (192 110)  (192 110)  routing T_4_6.rgt_op_7 <X> T_4_6.lc_trk_g3_7
 (0 15)  (168 111)  (168 111)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (12 15)  (180 111)  (180 111)  routing T_4_6.sp4_h_r_5 <X> T_4_6.sp4_v_t_46


LogicTile_5_6

 (14 0)  (236 96)  (236 96)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (22 0)  (244 96)  (244 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (245 96)  (245 96)  routing T_5_6.sp4_h_r_3 <X> T_5_6.lc_trk_g0_3
 (24 0)  (246 96)  (246 96)  routing T_5_6.sp4_h_r_3 <X> T_5_6.lc_trk_g0_3
 (26 0)  (248 96)  (248 96)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 96)  (249 96)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 96)  (250 96)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 96)  (251 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 96)  (254 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 96)  (255 96)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (258 96)  (258 96)  LC_0 Logic Functioning bit
 (37 0)  (259 96)  (259 96)  LC_0 Logic Functioning bit
 (38 0)  (260 96)  (260 96)  LC_0 Logic Functioning bit
 (39 0)  (261 96)  (261 96)  LC_0 Logic Functioning bit
 (40 0)  (262 96)  (262 96)  LC_0 Logic Functioning bit
 (41 0)  (263 96)  (263 96)  LC_0 Logic Functioning bit
 (43 0)  (265 96)  (265 96)  LC_0 Logic Functioning bit
 (14 1)  (236 97)  (236 97)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (15 1)  (237 97)  (237 97)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (16 1)  (238 97)  (238 97)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (17 1)  (239 97)  (239 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (243 97)  (243 97)  routing T_5_6.sp4_h_r_3 <X> T_5_6.lc_trk_g0_3
 (22 1)  (244 97)  (244 97)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (246 97)  (246 97)  routing T_5_6.top_op_2 <X> T_5_6.lc_trk_g0_2
 (25 1)  (247 97)  (247 97)  routing T_5_6.top_op_2 <X> T_5_6.lc_trk_g0_2
 (27 1)  (249 97)  (249 97)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 97)  (251 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 97)  (252 97)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 97)  (254 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (259 97)  (259 97)  LC_0 Logic Functioning bit
 (38 1)  (260 97)  (260 97)  LC_0 Logic Functioning bit
 (39 1)  (261 97)  (261 97)  LC_0 Logic Functioning bit
 (40 1)  (262 97)  (262 97)  LC_0 Logic Functioning bit
 (41 1)  (263 97)  (263 97)  LC_0 Logic Functioning bit
 (43 1)  (265 97)  (265 97)  LC_0 Logic Functioning bit
 (17 2)  (239 98)  (239 98)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (240 98)  (240 98)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g0_5
 (26 2)  (248 98)  (248 98)  routing T_5_6.lc_trk_g0_5 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (250 98)  (250 98)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 98)  (253 98)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 98)  (255 98)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (38 2)  (260 98)  (260 98)  LC_1 Logic Functioning bit
 (41 2)  (263 98)  (263 98)  LC_1 Logic Functioning bit
 (50 2)  (272 98)  (272 98)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (240 99)  (240 99)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g0_5
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 99)  (253 99)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (38 3)  (260 99)  (260 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (41 3)  (263 99)  (263 99)  LC_1 Logic Functioning bit
 (3 4)  (225 100)  (225 100)  routing T_5_6.sp12_v_b_0 <X> T_5_6.sp12_h_r_0
 (21 4)  (243 100)  (243 100)  routing T_5_6.wire_logic_cluster/lc_3/out <X> T_5_6.lc_trk_g1_3
 (22 4)  (244 100)  (244 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 100)  (252 100)  routing T_5_6.lc_trk_g0_5 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 100)  (253 100)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 100)  (255 100)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (37 4)  (259 100)  (259 100)  LC_2 Logic Functioning bit
 (38 4)  (260 100)  (260 100)  LC_2 Logic Functioning bit
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (40 4)  (262 100)  (262 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (42 4)  (264 100)  (264 100)  LC_2 Logic Functioning bit
 (3 5)  (225 101)  (225 101)  routing T_5_6.sp12_v_b_0 <X> T_5_6.sp12_h_r_0
 (22 5)  (244 101)  (244 101)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (246 101)  (246 101)  routing T_5_6.top_op_2 <X> T_5_6.lc_trk_g1_2
 (25 5)  (247 101)  (247 101)  routing T_5_6.top_op_2 <X> T_5_6.lc_trk_g1_2
 (32 5)  (254 101)  (254 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (258 101)  (258 101)  LC_2 Logic Functioning bit
 (37 5)  (259 101)  (259 101)  LC_2 Logic Functioning bit
 (38 5)  (260 101)  (260 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (40 5)  (262 101)  (262 101)  LC_2 Logic Functioning bit
 (41 5)  (263 101)  (263 101)  LC_2 Logic Functioning bit
 (42 5)  (264 101)  (264 101)  LC_2 Logic Functioning bit
 (15 6)  (237 102)  (237 102)  routing T_5_6.sp4_h_r_13 <X> T_5_6.lc_trk_g1_5
 (16 6)  (238 102)  (238 102)  routing T_5_6.sp4_h_r_13 <X> T_5_6.lc_trk_g1_5
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (240 102)  (240 102)  routing T_5_6.sp4_h_r_13 <X> T_5_6.lc_trk_g1_5
 (28 6)  (250 102)  (250 102)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 102)  (253 102)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 102)  (255 102)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 102)  (258 102)  LC_3 Logic Functioning bit
 (37 6)  (259 102)  (259 102)  LC_3 Logic Functioning bit
 (38 6)  (260 102)  (260 102)  LC_3 Logic Functioning bit
 (39 6)  (261 102)  (261 102)  LC_3 Logic Functioning bit
 (40 6)  (262 102)  (262 102)  LC_3 Logic Functioning bit
 (42 6)  (264 102)  (264 102)  LC_3 Logic Functioning bit
 (26 7)  (248 103)  (248 103)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 103)  (249 103)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 103)  (250 103)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 103)  (254 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (256 103)  (256 103)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.input_2_3
 (35 7)  (257 103)  (257 103)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.input_2_3
 (36 7)  (258 103)  (258 103)  LC_3 Logic Functioning bit
 (37 7)  (259 103)  (259 103)  LC_3 Logic Functioning bit
 (38 7)  (260 103)  (260 103)  LC_3 Logic Functioning bit
 (39 7)  (261 103)  (261 103)  LC_3 Logic Functioning bit
 (42 7)  (264 103)  (264 103)  LC_3 Logic Functioning bit
 (15 8)  (237 104)  (237 104)  routing T_5_6.sp4_h_r_33 <X> T_5_6.lc_trk_g2_1
 (16 8)  (238 104)  (238 104)  routing T_5_6.sp4_h_r_33 <X> T_5_6.lc_trk_g2_1
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (240 104)  (240 104)  routing T_5_6.sp4_h_r_33 <X> T_5_6.lc_trk_g2_1
 (26 8)  (248 104)  (248 104)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 104)  (249 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 104)  (250 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 104)  (252 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 104)  (253 104)  routing T_5_6.lc_trk_g0_5 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 104)  (258 104)  LC_4 Logic Functioning bit
 (37 8)  (259 104)  (259 104)  LC_4 Logic Functioning bit
 (38 8)  (260 104)  (260 104)  LC_4 Logic Functioning bit
 (39 8)  (261 104)  (261 104)  LC_4 Logic Functioning bit
 (40 8)  (262 104)  (262 104)  LC_4 Logic Functioning bit
 (41 8)  (263 104)  (263 104)  LC_4 Logic Functioning bit
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (43 8)  (265 104)  (265 104)  LC_4 Logic Functioning bit
 (12 9)  (234 105)  (234 105)  routing T_5_6.sp4_h_r_8 <X> T_5_6.sp4_v_b_8
 (15 9)  (237 105)  (237 105)  routing T_5_6.tnr_op_0 <X> T_5_6.lc_trk_g2_0
 (17 9)  (239 105)  (239 105)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (248 105)  (248 105)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 105)  (250 105)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (258 105)  (258 105)  LC_4 Logic Functioning bit
 (38 9)  (260 105)  (260 105)  LC_4 Logic Functioning bit
 (39 9)  (261 105)  (261 105)  LC_4 Logic Functioning bit
 (40 9)  (262 105)  (262 105)  LC_4 Logic Functioning bit
 (41 9)  (263 105)  (263 105)  LC_4 Logic Functioning bit
 (42 9)  (264 105)  (264 105)  LC_4 Logic Functioning bit
 (43 9)  (265 105)  (265 105)  LC_4 Logic Functioning bit
 (17 10)  (239 106)  (239 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 106)  (240 106)  routing T_5_6.wire_logic_cluster/lc_5/out <X> T_5_6.lc_trk_g2_5
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 106)  (253 106)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 106)  (256 106)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 106)  (259 106)  LC_5 Logic Functioning bit
 (39 10)  (261 106)  (261 106)  LC_5 Logic Functioning bit
 (14 11)  (236 107)  (236 107)  routing T_5_6.sp4_h_l_17 <X> T_5_6.lc_trk_g2_4
 (15 11)  (237 107)  (237 107)  routing T_5_6.sp4_h_l_17 <X> T_5_6.lc_trk_g2_4
 (16 11)  (238 107)  (238 107)  routing T_5_6.sp4_h_l_17 <X> T_5_6.lc_trk_g2_4
 (17 11)  (239 107)  (239 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (246 107)  (246 107)  routing T_5_6.tnr_op_6 <X> T_5_6.lc_trk_g2_6
 (26 11)  (248 107)  (248 107)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 107)  (249 107)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 107)  (250 107)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 107)  (252 107)  routing T_5_6.lc_trk_g0_2 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (15 12)  (237 108)  (237 108)  routing T_5_6.rgt_op_1 <X> T_5_6.lc_trk_g3_1
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.rgt_op_1 <X> T_5_6.lc_trk_g3_1
 (26 12)  (248 108)  (248 108)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 108)  (251 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 108)  (255 108)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 108)  (256 108)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 108)  (258 108)  LC_6 Logic Functioning bit
 (38 12)  (260 108)  (260 108)  LC_6 Logic Functioning bit
 (41 12)  (263 108)  (263 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (43 12)  (265 108)  (265 108)  LC_6 Logic Functioning bit
 (22 13)  (244 109)  (244 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (249 109)  (249 109)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 109)  (251 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 109)  (252 109)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 109)  (253 109)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 109)  (254 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (257 109)  (257 109)  routing T_5_6.lc_trk_g0_2 <X> T_5_6.input_2_6
 (36 13)  (258 109)  (258 109)  LC_6 Logic Functioning bit
 (37 13)  (259 109)  (259 109)  LC_6 Logic Functioning bit
 (38 13)  (260 109)  (260 109)  LC_6 Logic Functioning bit
 (41 13)  (263 109)  (263 109)  LC_6 Logic Functioning bit
 (43 13)  (265 109)  (265 109)  LC_6 Logic Functioning bit
 (26 14)  (248 110)  (248 110)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 110)  (249 110)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 110)  (250 110)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 110)  (251 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 110)  (256 110)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 110)  (258 110)  LC_7 Logic Functioning bit
 (37 14)  (259 110)  (259 110)  LC_7 Logic Functioning bit
 (38 14)  (260 110)  (260 110)  LC_7 Logic Functioning bit
 (39 14)  (261 110)  (261 110)  LC_7 Logic Functioning bit
 (41 14)  (263 110)  (263 110)  LC_7 Logic Functioning bit
 (42 14)  (264 110)  (264 110)  LC_7 Logic Functioning bit
 (43 14)  (265 110)  (265 110)  LC_7 Logic Functioning bit
 (50 14)  (272 110)  (272 110)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (227 111)  (227 111)  routing T_5_6.sp4_h_l_44 <X> T_5_6.sp4_v_t_44
 (15 15)  (237 111)  (237 111)  routing T_5_6.tnr_op_4 <X> T_5_6.lc_trk_g3_4
 (17 15)  (239 111)  (239 111)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (28 15)  (250 111)  (250 111)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 111)  (251 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 111)  (253 111)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (37 15)  (259 111)  (259 111)  LC_7 Logic Functioning bit
 (38 15)  (260 111)  (260 111)  LC_7 Logic Functioning bit
 (39 15)  (261 111)  (261 111)  LC_7 Logic Functioning bit
 (40 15)  (262 111)  (262 111)  LC_7 Logic Functioning bit
 (41 15)  (263 111)  (263 111)  LC_7 Logic Functioning bit
 (42 15)  (264 111)  (264 111)  LC_7 Logic Functioning bit
 (43 15)  (265 111)  (265 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (0 0)  (276 96)  (276 96)  Negative Clock bit

 (15 0)  (291 96)  (291 96)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g0_1
 (17 0)  (293 96)  (293 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (302 96)  (302 96)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 96)  (303 96)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 96)  (304 96)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 96)  (306 96)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 96)  (307 96)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 96)  (310 96)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (40 0)  (316 96)  (316 96)  LC_0 Logic Functioning bit
 (14 1)  (290 97)  (290 97)  routing T_6_6.top_op_0 <X> T_6_6.lc_trk_g0_0
 (15 1)  (291 97)  (291 97)  routing T_6_6.top_op_0 <X> T_6_6.lc_trk_g0_0
 (17 1)  (293 97)  (293 97)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (294 97)  (294 97)  routing T_6_6.top_op_1 <X> T_6_6.lc_trk_g0_1
 (22 1)  (298 97)  (298 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (301 97)  (301 97)  routing T_6_6.sp4_r_v_b_33 <X> T_6_6.lc_trk_g0_2
 (27 1)  (303 97)  (303 97)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 97)  (305 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 97)  (307 97)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 97)  (308 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (315 97)  (315 97)  LC_0 Logic Functioning bit
 (46 1)  (322 97)  (322 97)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (276 98)  (276 98)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (291 98)  (291 98)  routing T_6_6.top_op_5 <X> T_6_6.lc_trk_g0_5
 (17 2)  (293 98)  (293 98)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (301 98)  (301 98)  routing T_6_6.sp4_h_l_11 <X> T_6_6.lc_trk_g0_6
 (28 2)  (304 98)  (304 98)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 98)  (306 98)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 98)  (309 98)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (41 2)  (317 98)  (317 98)  LC_1 Logic Functioning bit
 (43 2)  (319 98)  (319 98)  LC_1 Logic Functioning bit
 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (18 3)  (294 99)  (294 99)  routing T_6_6.top_op_5 <X> T_6_6.lc_trk_g0_5
 (22 3)  (298 99)  (298 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (299 99)  (299 99)  routing T_6_6.sp4_h_l_11 <X> T_6_6.lc_trk_g0_6
 (24 3)  (300 99)  (300 99)  routing T_6_6.sp4_h_l_11 <X> T_6_6.lc_trk_g0_6
 (25 3)  (301 99)  (301 99)  routing T_6_6.sp4_h_l_11 <X> T_6_6.lc_trk_g0_6
 (26 3)  (302 99)  (302 99)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 99)  (303 99)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 99)  (307 99)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 99)  (308 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (309 99)  (309 99)  routing T_6_6.lc_trk_g2_1 <X> T_6_6.input_2_1
 (41 3)  (317 99)  (317 99)  LC_1 Logic Functioning bit
 (22 5)  (298 101)  (298 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (299 101)  (299 101)  routing T_6_6.sp4_v_b_18 <X> T_6_6.lc_trk_g1_2
 (24 5)  (300 101)  (300 101)  routing T_6_6.sp4_v_b_18 <X> T_6_6.lc_trk_g1_2
 (15 6)  (291 102)  (291 102)  routing T_6_6.bot_op_5 <X> T_6_6.lc_trk_g1_5
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (19 6)  (295 102)  (295 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (300 103)  (300 103)  routing T_6_6.top_op_6 <X> T_6_6.lc_trk_g1_6
 (25 7)  (301 103)  (301 103)  routing T_6_6.top_op_6 <X> T_6_6.lc_trk_g1_6
 (9 8)  (285 104)  (285 104)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_h_r_7
 (10 8)  (286 104)  (286 104)  routing T_6_6.sp4_h_l_41 <X> T_6_6.sp4_h_r_7
 (17 8)  (293 104)  (293 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (304 104)  (304 104)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 104)  (309 104)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 104)  (310 104)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 104)  (313 104)  LC_4 Logic Functioning bit
 (39 8)  (315 104)  (315 104)  LC_4 Logic Functioning bit
 (40 8)  (316 104)  (316 104)  LC_4 Logic Functioning bit
 (42 8)  (318 104)  (318 104)  LC_4 Logic Functioning bit
 (18 9)  (294 105)  (294 105)  routing T_6_6.sp4_r_v_b_33 <X> T_6_6.lc_trk_g2_1
 (22 9)  (298 105)  (298 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (300 105)  (300 105)  routing T_6_6.tnl_op_2 <X> T_6_6.lc_trk_g2_2
 (25 9)  (301 105)  (301 105)  routing T_6_6.tnl_op_2 <X> T_6_6.lc_trk_g2_2
 (26 9)  (302 105)  (302 105)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 105)  (306 105)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 105)  (308 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (309 105)  (309 105)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.input_2_4
 (35 9)  (311 105)  (311 105)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.input_2_4
 (37 9)  (313 105)  (313 105)  LC_4 Logic Functioning bit
 (38 9)  (314 105)  (314 105)  LC_4 Logic Functioning bit
 (39 9)  (315 105)  (315 105)  LC_4 Logic Functioning bit
 (40 9)  (316 105)  (316 105)  LC_4 Logic Functioning bit
 (41 9)  (317 105)  (317 105)  LC_4 Logic Functioning bit
 (42 9)  (318 105)  (318 105)  LC_4 Logic Functioning bit
 (43 9)  (319 105)  (319 105)  LC_4 Logic Functioning bit
 (14 10)  (290 106)  (290 106)  routing T_6_6.sp4_h_r_44 <X> T_6_6.lc_trk_g2_4
 (21 10)  (297 106)  (297 106)  routing T_6_6.rgt_op_7 <X> T_6_6.lc_trk_g2_7
 (22 10)  (298 106)  (298 106)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (300 106)  (300 106)  routing T_6_6.rgt_op_7 <X> T_6_6.lc_trk_g2_7
 (25 10)  (301 106)  (301 106)  routing T_6_6.wire_logic_cluster/lc_6/out <X> T_6_6.lc_trk_g2_6
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 106)  (306 106)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 106)  (309 106)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (38 10)  (314 106)  (314 106)  LC_5 Logic Functioning bit
 (39 10)  (315 106)  (315 106)  LC_5 Logic Functioning bit
 (40 10)  (316 106)  (316 106)  LC_5 Logic Functioning bit
 (41 10)  (317 106)  (317 106)  LC_5 Logic Functioning bit
 (50 10)  (326 106)  (326 106)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (290 107)  (290 107)  routing T_6_6.sp4_h_r_44 <X> T_6_6.lc_trk_g2_4
 (15 11)  (291 107)  (291 107)  routing T_6_6.sp4_h_r_44 <X> T_6_6.lc_trk_g2_4
 (16 11)  (292 107)  (292 107)  routing T_6_6.sp4_h_r_44 <X> T_6_6.lc_trk_g2_4
 (17 11)  (293 107)  (293 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (298 107)  (298 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (302 107)  (302 107)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 107)  (303 107)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 107)  (306 107)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 107)  (307 107)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (37 11)  (313 107)  (313 107)  LC_5 Logic Functioning bit
 (38 11)  (314 107)  (314 107)  LC_5 Logic Functioning bit
 (39 11)  (315 107)  (315 107)  LC_5 Logic Functioning bit
 (40 11)  (316 107)  (316 107)  LC_5 Logic Functioning bit
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (26 12)  (302 108)  (302 108)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 108)  (307 108)  routing T_6_6.lc_trk_g0_5 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (312 108)  (312 108)  LC_6 Logic Functioning bit
 (38 12)  (314 108)  (314 108)  LC_6 Logic Functioning bit
 (40 12)  (316 108)  (316 108)  LC_6 Logic Functioning bit
 (41 12)  (317 108)  (317 108)  LC_6 Logic Functioning bit
 (43 12)  (319 108)  (319 108)  LC_6 Logic Functioning bit
 (45 12)  (321 108)  (321 108)  LC_6 Logic Functioning bit
 (48 12)  (324 108)  (324 108)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (326 108)  (326 108)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (328 108)  (328 108)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (298 109)  (298 109)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (300 109)  (300 109)  routing T_6_6.tnr_op_2 <X> T_6_6.lc_trk_g3_2
 (26 13)  (302 109)  (302 109)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 109)  (304 109)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (316 109)  (316 109)  LC_6 Logic Functioning bit
 (53 13)  (329 109)  (329 109)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (281 110)  (281 110)  routing T_6_6.sp4_v_t_44 <X> T_6_6.sp4_h_l_44
 (13 14)  (289 110)  (289 110)  routing T_6_6.sp4_h_r_11 <X> T_6_6.sp4_v_t_46
 (6 15)  (282 111)  (282 111)  routing T_6_6.sp4_v_t_44 <X> T_6_6.sp4_h_l_44
 (12 15)  (288 111)  (288 111)  routing T_6_6.sp4_h_r_11 <X> T_6_6.sp4_v_t_46
 (14 15)  (290 111)  (290 111)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g3_4
 (15 15)  (291 111)  (291 111)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g3_4
 (16 15)  (292 111)  (292 111)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g3_4
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_7_6

 (0 0)  (334 96)  (334 96)  Negative Clock bit

 (26 0)  (360 96)  (360 96)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (32 0)  (366 96)  (366 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 96)  (367 96)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 96)  (368 96)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (41 0)  (375 96)  (375 96)  LC_0 Logic Functioning bit
 (43 0)  (377 96)  (377 96)  LC_0 Logic Functioning bit
 (17 1)  (351 97)  (351 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (356 97)  (356 97)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (358 97)  (358 97)  routing T_7_6.top_op_2 <X> T_7_6.lc_trk_g0_2
 (25 1)  (359 97)  (359 97)  routing T_7_6.top_op_2 <X> T_7_6.lc_trk_g0_2
 (26 1)  (360 97)  (360 97)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 97)  (362 97)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 97)  (363 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 97)  (365 97)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (40 1)  (374 97)  (374 97)  LC_0 Logic Functioning bit
 (42 1)  (376 97)  (376 97)  LC_0 Logic Functioning bit
 (0 2)  (334 98)  (334 98)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (336 98)  (336 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (356 98)  (356 98)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (358 98)  (358 98)  routing T_7_6.top_op_7 <X> T_7_6.lc_trk_g0_7
 (26 2)  (360 98)  (360 98)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (363 98)  (363 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 98)  (366 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (43 2)  (377 98)  (377 98)  LC_1 Logic Functioning bit
 (50 2)  (384 98)  (384 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (334 99)  (334 99)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (21 3)  (355 99)  (355 99)  routing T_7_6.top_op_7 <X> T_7_6.lc_trk_g0_7
 (28 3)  (362 99)  (362 99)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 99)  (363 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 99)  (365 99)  routing T_7_6.lc_trk_g0_2 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (370 99)  (370 99)  LC_1 Logic Functioning bit
 (43 3)  (377 99)  (377 99)  LC_1 Logic Functioning bit
 (14 4)  (348 100)  (348 100)  routing T_7_6.sp4_h_r_8 <X> T_7_6.lc_trk_g1_0
 (26 4)  (360 100)  (360 100)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 100)  (362 100)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 100)  (363 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 100)  (364 100)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (365 100)  (365 100)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 100)  (366 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 100)  (367 100)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 100)  (368 100)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 100)  (370 100)  LC_2 Logic Functioning bit
 (37 4)  (371 100)  (371 100)  LC_2 Logic Functioning bit
 (38 4)  (372 100)  (372 100)  LC_2 Logic Functioning bit
 (41 4)  (375 100)  (375 100)  LC_2 Logic Functioning bit
 (42 4)  (376 100)  (376 100)  LC_2 Logic Functioning bit
 (43 4)  (377 100)  (377 100)  LC_2 Logic Functioning bit
 (50 4)  (384 100)  (384 100)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (349 101)  (349 101)  routing T_7_6.sp4_h_r_8 <X> T_7_6.lc_trk_g1_0
 (16 5)  (350 101)  (350 101)  routing T_7_6.sp4_h_r_8 <X> T_7_6.lc_trk_g1_0
 (17 5)  (351 101)  (351 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (27 5)  (361 101)  (361 101)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 101)  (362 101)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 101)  (363 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 101)  (364 101)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (370 101)  (370 101)  LC_2 Logic Functioning bit
 (37 5)  (371 101)  (371 101)  LC_2 Logic Functioning bit
 (38 5)  (372 101)  (372 101)  LC_2 Logic Functioning bit
 (39 5)  (373 101)  (373 101)  LC_2 Logic Functioning bit
 (40 5)  (374 101)  (374 101)  LC_2 Logic Functioning bit
 (42 5)  (376 101)  (376 101)  LC_2 Logic Functioning bit
 (43 5)  (377 101)  (377 101)  LC_2 Logic Functioning bit
 (8 6)  (342 102)  (342 102)  routing T_7_6.sp4_v_t_47 <X> T_7_6.sp4_h_l_41
 (9 6)  (343 102)  (343 102)  routing T_7_6.sp4_v_t_47 <X> T_7_6.sp4_h_l_41
 (10 6)  (344 102)  (344 102)  routing T_7_6.sp4_v_t_47 <X> T_7_6.sp4_h_l_41
 (15 6)  (349 102)  (349 102)  routing T_7_6.sp4_h_r_13 <X> T_7_6.lc_trk_g1_5
 (16 6)  (350 102)  (350 102)  routing T_7_6.sp4_h_r_13 <X> T_7_6.lc_trk_g1_5
 (17 6)  (351 102)  (351 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (352 102)  (352 102)  routing T_7_6.sp4_h_r_13 <X> T_7_6.lc_trk_g1_5
 (25 6)  (359 102)  (359 102)  routing T_7_6.sp4_h_l_11 <X> T_7_6.lc_trk_g1_6
 (26 6)  (360 102)  (360 102)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (361 102)  (361 102)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 102)  (363 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 102)  (364 102)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 102)  (366 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 102)  (367 102)  routing T_7_6.lc_trk_g3_1 <X> T_7_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 102)  (368 102)  routing T_7_6.lc_trk_g3_1 <X> T_7_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 102)  (370 102)  LC_3 Logic Functioning bit
 (38 6)  (372 102)  (372 102)  LC_3 Logic Functioning bit
 (40 6)  (374 102)  (374 102)  LC_3 Logic Functioning bit
 (45 6)  (379 102)  (379 102)  LC_3 Logic Functioning bit
 (46 6)  (380 102)  (380 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (384 102)  (384 102)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (356 103)  (356 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (357 103)  (357 103)  routing T_7_6.sp4_h_l_11 <X> T_7_6.lc_trk_g1_6
 (24 7)  (358 103)  (358 103)  routing T_7_6.sp4_h_l_11 <X> T_7_6.lc_trk_g1_6
 (25 7)  (359 103)  (359 103)  routing T_7_6.sp4_h_l_11 <X> T_7_6.lc_trk_g1_6
 (26 7)  (360 103)  (360 103)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 103)  (361 103)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 103)  (363 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (371 103)  (371 103)  LC_3 Logic Functioning bit
 (39 7)  (373 103)  (373 103)  LC_3 Logic Functioning bit
 (40 7)  (374 103)  (374 103)  LC_3 Logic Functioning bit
 (51 7)  (385 103)  (385 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (387 103)  (387 103)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (360 104)  (360 104)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (28 8)  (362 104)  (362 104)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 104)  (363 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 104)  (364 104)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (365 104)  (365 104)  routing T_7_6.lc_trk_g0_7 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 104)  (366 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (369 104)  (369 104)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_4
 (36 8)  (370 104)  (370 104)  LC_4 Logic Functioning bit
 (37 8)  (371 104)  (371 104)  LC_4 Logic Functioning bit
 (38 8)  (372 104)  (372 104)  LC_4 Logic Functioning bit
 (39 8)  (373 104)  (373 104)  LC_4 Logic Functioning bit
 (41 8)  (375 104)  (375 104)  LC_4 Logic Functioning bit
 (43 8)  (377 104)  (377 104)  LC_4 Logic Functioning bit
 (13 9)  (347 105)  (347 105)  routing T_7_6.sp4_v_t_38 <X> T_7_6.sp4_h_r_8
 (27 9)  (361 105)  (361 105)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 105)  (362 105)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 105)  (363 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 105)  (365 105)  routing T_7_6.lc_trk_g0_7 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 105)  (366 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (367 105)  (367 105)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_4
 (34 9)  (368 105)  (368 105)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_4
 (35 9)  (369 105)  (369 105)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.input_2_4
 (36 9)  (370 105)  (370 105)  LC_4 Logic Functioning bit
 (37 9)  (371 105)  (371 105)  LC_4 Logic Functioning bit
 (38 9)  (372 105)  (372 105)  LC_4 Logic Functioning bit
 (39 9)  (373 105)  (373 105)  LC_4 Logic Functioning bit
 (40 9)  (374 105)  (374 105)  LC_4 Logic Functioning bit
 (41 9)  (375 105)  (375 105)  LC_4 Logic Functioning bit
 (42 9)  (376 105)  (376 105)  LC_4 Logic Functioning bit
 (15 10)  (349 106)  (349 106)  routing T_7_6.tnr_op_5 <X> T_7_6.lc_trk_g2_5
 (17 10)  (351 106)  (351 106)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (355 106)  (355 106)  routing T_7_6.wire_logic_cluster/lc_7/out <X> T_7_6.lc_trk_g2_7
 (22 10)  (356 106)  (356 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (356 107)  (356 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (359 107)  (359 107)  routing T_7_6.sp4_r_v_b_38 <X> T_7_6.lc_trk_g2_6
 (15 12)  (349 108)  (349 108)  routing T_7_6.tnl_op_1 <X> T_7_6.lc_trk_g3_1
 (17 12)  (351 108)  (351 108)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (352 109)  (352 109)  routing T_7_6.tnl_op_1 <X> T_7_6.lc_trk_g3_1
 (22 13)  (356 109)  (356 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (357 109)  (357 109)  routing T_7_6.sp4_v_b_42 <X> T_7_6.lc_trk_g3_2
 (24 13)  (358 109)  (358 109)  routing T_7_6.sp4_v_b_42 <X> T_7_6.lc_trk_g3_2
 (5 14)  (339 110)  (339 110)  routing T_7_6.sp4_v_t_38 <X> T_7_6.sp4_h_l_44
 (15 14)  (349 110)  (349 110)  routing T_7_6.rgt_op_5 <X> T_7_6.lc_trk_g3_5
 (17 14)  (351 110)  (351 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (352 110)  (352 110)  routing T_7_6.rgt_op_5 <X> T_7_6.lc_trk_g3_5
 (21 14)  (355 110)  (355 110)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (22 14)  (356 110)  (356 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (357 110)  (357 110)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (24 14)  (358 110)  (358 110)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (31 14)  (365 110)  (365 110)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 110)  (366 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 110)  (367 110)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (37 14)  (371 110)  (371 110)  LC_7 Logic Functioning bit
 (4 15)  (338 111)  (338 111)  routing T_7_6.sp4_v_t_38 <X> T_7_6.sp4_h_l_44
 (6 15)  (340 111)  (340 111)  routing T_7_6.sp4_v_t_38 <X> T_7_6.sp4_h_l_44
 (14 15)  (348 111)  (348 111)  routing T_7_6.sp4_r_v_b_44 <X> T_7_6.lc_trk_g3_4
 (17 15)  (351 111)  (351 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (355 111)  (355 111)  routing T_7_6.sp4_h_l_34 <X> T_7_6.lc_trk_g3_7
 (27 15)  (361 111)  (361 111)  routing T_7_6.lc_trk_g1_0 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 111)  (363 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 111)  (365 111)  routing T_7_6.lc_trk_g2_6 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 111)  (366 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (367 111)  (367 111)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.input_2_7
 (34 15)  (368 111)  (368 111)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.input_2_7
 (35 15)  (369 111)  (369 111)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.input_2_7
 (36 15)  (370 111)  (370 111)  LC_7 Logic Functioning bit


LogicTile_8_6

 (14 0)  (402 96)  (402 96)  routing T_8_6.lft_op_0 <X> T_8_6.lc_trk_g0_0
 (15 1)  (403 97)  (403 97)  routing T_8_6.lft_op_0 <X> T_8_6.lc_trk_g0_0
 (17 1)  (405 97)  (405 97)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (5 2)  (393 98)  (393 98)  routing T_8_6.sp4_v_t_37 <X> T_8_6.sp4_h_l_37
 (15 2)  (403 98)  (403 98)  routing T_8_6.sp4_h_r_21 <X> T_8_6.lc_trk_g0_5
 (16 2)  (404 98)  (404 98)  routing T_8_6.sp4_h_r_21 <X> T_8_6.lc_trk_g0_5
 (17 2)  (405 98)  (405 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (406 98)  (406 98)  routing T_8_6.sp4_h_r_21 <X> T_8_6.lc_trk_g0_5
 (22 2)  (410 98)  (410 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (411 98)  (411 98)  routing T_8_6.sp4_v_b_23 <X> T_8_6.lc_trk_g0_7
 (24 2)  (412 98)  (412 98)  routing T_8_6.sp4_v_b_23 <X> T_8_6.lc_trk_g0_7
 (6 3)  (394 99)  (394 99)  routing T_8_6.sp4_v_t_37 <X> T_8_6.sp4_h_l_37
 (18 3)  (406 99)  (406 99)  routing T_8_6.sp4_h_r_21 <X> T_8_6.lc_trk_g0_5
 (4 6)  (392 102)  (392 102)  routing T_8_6.sp4_h_r_9 <X> T_8_6.sp4_v_t_38
 (6 6)  (394 102)  (394 102)  routing T_8_6.sp4_h_r_9 <X> T_8_6.sp4_v_t_38
 (8 6)  (396 102)  (396 102)  routing T_8_6.sp4_v_t_41 <X> T_8_6.sp4_h_l_41
 (9 6)  (397 102)  (397 102)  routing T_8_6.sp4_v_t_41 <X> T_8_6.sp4_h_l_41
 (12 6)  (400 102)  (400 102)  routing T_8_6.sp4_v_t_46 <X> T_8_6.sp4_h_l_40
 (19 6)  (407 102)  (407 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (414 102)  (414 102)  routing T_8_6.lc_trk_g0_5 <X> T_8_6.wire_logic_cluster/lc_3/in_0
 (28 6)  (416 102)  (416 102)  routing T_8_6.lc_trk_g2_2 <X> T_8_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 102)  (417 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 102)  (419 102)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 102)  (420 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 102)  (421 102)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 102)  (424 102)  LC_3 Logic Functioning bit
 (37 6)  (425 102)  (425 102)  LC_3 Logic Functioning bit
 (38 6)  (426 102)  (426 102)  LC_3 Logic Functioning bit
 (39 6)  (427 102)  (427 102)  LC_3 Logic Functioning bit
 (41 6)  (429 102)  (429 102)  LC_3 Logic Functioning bit
 (43 6)  (431 102)  (431 102)  LC_3 Logic Functioning bit
 (3 7)  (391 103)  (391 103)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_v_t_23
 (5 7)  (393 103)  (393 103)  routing T_8_6.sp4_h_r_9 <X> T_8_6.sp4_v_t_38
 (11 7)  (399 103)  (399 103)  routing T_8_6.sp4_v_t_46 <X> T_8_6.sp4_h_l_40
 (13 7)  (401 103)  (401 103)  routing T_8_6.sp4_v_t_46 <X> T_8_6.sp4_h_l_40
 (29 7)  (417 103)  (417 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 103)  (418 103)  routing T_8_6.lc_trk_g2_2 <X> T_8_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (424 103)  (424 103)  LC_3 Logic Functioning bit
 (38 7)  (426 103)  (426 103)  LC_3 Logic Functioning bit
 (47 7)  (435 103)  (435 103)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (414 104)  (414 104)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_logic_cluster/lc_4/in_0
 (31 8)  (419 104)  (419 104)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 104)  (420 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (429 104)  (429 104)  LC_4 Logic Functioning bit
 (50 8)  (438 104)  (438 104)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (410 105)  (410 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (412 105)  (412 105)  routing T_8_6.tnl_op_2 <X> T_8_6.lc_trk_g2_2
 (25 9)  (413 105)  (413 105)  routing T_8_6.tnl_op_2 <X> T_8_6.lc_trk_g2_2
 (28 9)  (416 105)  (416 105)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 105)  (417 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 105)  (419 105)  routing T_8_6.lc_trk_g0_7 <X> T_8_6.wire_logic_cluster/lc_4/in_3
 (40 9)  (428 105)  (428 105)  LC_4 Logic Functioning bit
 (17 10)  (405 106)  (405 106)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (406 106)  (406 106)  routing T_8_6.bnl_op_5 <X> T_8_6.lc_trk_g2_5
 (29 10)  (417 106)  (417 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (420 106)  (420 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 106)  (421 106)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (422 106)  (422 106)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_5/in_3
 (43 10)  (431 106)  (431 106)  LC_5 Logic Functioning bit
 (50 10)  (438 106)  (438 106)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (403 107)  (403 107)  routing T_8_6.sp4_v_t_33 <X> T_8_6.lc_trk_g2_4
 (16 11)  (404 107)  (404 107)  routing T_8_6.sp4_v_t_33 <X> T_8_6.lc_trk_g2_4
 (17 11)  (405 107)  (405 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (406 107)  (406 107)  routing T_8_6.bnl_op_5 <X> T_8_6.lc_trk_g2_5
 (31 11)  (419 107)  (419 107)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_5/in_3
 (43 11)  (431 107)  (431 107)  LC_5 Logic Functioning bit
 (22 12)  (410 108)  (410 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (411 108)  (411 108)  routing T_8_6.sp4_v_t_30 <X> T_8_6.lc_trk_g3_3
 (24 12)  (412 108)  (412 108)  routing T_8_6.sp4_v_t_30 <X> T_8_6.lc_trk_g3_3
 (31 12)  (419 108)  (419 108)  routing T_8_6.lc_trk_g2_5 <X> T_8_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 108)  (420 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 108)  (421 108)  routing T_8_6.lc_trk_g2_5 <X> T_8_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (428 108)  (428 108)  LC_6 Logic Functioning bit
 (41 12)  (429 108)  (429 108)  LC_6 Logic Functioning bit
 (42 12)  (430 108)  (430 108)  LC_6 Logic Functioning bit
 (43 12)  (431 108)  (431 108)  LC_6 Logic Functioning bit
 (47 12)  (435 108)  (435 108)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (40 13)  (428 109)  (428 109)  LC_6 Logic Functioning bit
 (41 13)  (429 109)  (429 109)  LC_6 Logic Functioning bit
 (42 13)  (430 109)  (430 109)  LC_6 Logic Functioning bit
 (43 13)  (431 109)  (431 109)  LC_6 Logic Functioning bit
 (8 14)  (396 110)  (396 110)  routing T_8_6.sp4_v_t_41 <X> T_8_6.sp4_h_l_47
 (9 14)  (397 110)  (397 110)  routing T_8_6.sp4_v_t_41 <X> T_8_6.sp4_h_l_47
 (10 14)  (398 110)  (398 110)  routing T_8_6.sp4_v_t_41 <X> T_8_6.sp4_h_l_47


LogicTile_9_6

 (22 0)  (464 96)  (464 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (469 96)  (469 96)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (470 96)  (470 96)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 96)  (471 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 96)  (473 96)  routing T_9_6.lc_trk_g2_5 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 96)  (474 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 96)  (475 96)  routing T_9_6.lc_trk_g2_5 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 96)  (477 96)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.input_2_0
 (21 1)  (463 97)  (463 97)  routing T_9_6.sp4_r_v_b_32 <X> T_9_6.lc_trk_g0_3
 (28 1)  (470 97)  (470 97)  routing T_9_6.lc_trk_g2_0 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 97)  (471 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 97)  (472 97)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (474 97)  (474 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (475 97)  (475 97)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.input_2_0
 (35 1)  (477 97)  (477 97)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.input_2_0
 (42 1)  (484 97)  (484 97)  LC_0 Logic Functioning bit
 (48 1)  (490 97)  (490 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (4 2)  (446 98)  (446 98)  routing T_9_6.sp4_h_r_0 <X> T_9_6.sp4_v_t_37
 (5 3)  (447 99)  (447 99)  routing T_9_6.sp4_h_r_0 <X> T_9_6.sp4_v_t_37
 (11 4)  (453 100)  (453 100)  routing T_9_6.sp4_h_r_0 <X> T_9_6.sp4_v_b_5
 (27 4)  (469 100)  (469 100)  routing T_9_6.lc_trk_g1_0 <X> T_9_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 100)  (471 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (474 100)  (474 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (478 100)  (478 100)  LC_2 Logic Functioning bit
 (38 4)  (480 100)  (480 100)  LC_2 Logic Functioning bit
 (46 4)  (488 100)  (488 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (456 101)  (456 101)  routing T_9_6.sp4_h_r_0 <X> T_9_6.lc_trk_g1_0
 (15 5)  (457 101)  (457 101)  routing T_9_6.sp4_h_r_0 <X> T_9_6.lc_trk_g1_0
 (16 5)  (458 101)  (458 101)  routing T_9_6.sp4_h_r_0 <X> T_9_6.lc_trk_g1_0
 (17 5)  (459 101)  (459 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (31 5)  (473 101)  (473 101)  routing T_9_6.lc_trk_g0_3 <X> T_9_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 101)  (478 101)  LC_2 Logic Functioning bit
 (38 5)  (480 101)  (480 101)  LC_2 Logic Functioning bit
 (15 9)  (457 105)  (457 105)  routing T_9_6.sp4_v_t_29 <X> T_9_6.lc_trk_g2_0
 (16 9)  (458 105)  (458 105)  routing T_9_6.sp4_v_t_29 <X> T_9_6.lc_trk_g2_0
 (17 9)  (459 105)  (459 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (459 106)  (459 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (470 106)  (470 106)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 106)  (471 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 106)  (472 106)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (474 106)  (474 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 106)  (475 106)  routing T_9_6.lc_trk_g2_0 <X> T_9_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 106)  (478 106)  LC_5 Logic Functioning bit
 (37 10)  (479 106)  (479 106)  LC_5 Logic Functioning bit
 (38 10)  (480 106)  (480 106)  LC_5 Logic Functioning bit
 (39 10)  (481 106)  (481 106)  LC_5 Logic Functioning bit
 (40 10)  (482 106)  (482 106)  LC_5 Logic Functioning bit
 (41 10)  (483 106)  (483 106)  LC_5 Logic Functioning bit
 (42 10)  (484 106)  (484 106)  LC_5 Logic Functioning bit
 (43 10)  (485 106)  (485 106)  LC_5 Logic Functioning bit
 (47 10)  (489 106)  (489 106)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (11 11)  (453 107)  (453 107)  routing T_9_6.sp4_h_r_0 <X> T_9_6.sp4_h_l_45
 (13 11)  (455 107)  (455 107)  routing T_9_6.sp4_h_r_0 <X> T_9_6.sp4_h_l_45
 (22 11)  (464 107)  (464 107)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (465 107)  (465 107)  routing T_9_6.sp12_v_b_14 <X> T_9_6.lc_trk_g2_6
 (26 11)  (468 107)  (468 107)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 107)  (469 107)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 107)  (470 107)  routing T_9_6.lc_trk_g3_2 <X> T_9_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 107)  (471 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 107)  (472 107)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.wire_logic_cluster/lc_5/in_1
 (37 11)  (479 107)  (479 107)  LC_5 Logic Functioning bit
 (39 11)  (481 107)  (481 107)  LC_5 Logic Functioning bit
 (40 11)  (482 107)  (482 107)  LC_5 Logic Functioning bit
 (41 11)  (483 107)  (483 107)  LC_5 Logic Functioning bit
 (42 11)  (484 107)  (484 107)  LC_5 Logic Functioning bit
 (43 11)  (485 107)  (485 107)  LC_5 Logic Functioning bit
 (25 12)  (467 108)  (467 108)  routing T_9_6.sp4_h_r_42 <X> T_9_6.lc_trk_g3_2
 (22 13)  (464 109)  (464 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (465 109)  (465 109)  routing T_9_6.sp4_h_r_42 <X> T_9_6.lc_trk_g3_2
 (24 13)  (466 109)  (466 109)  routing T_9_6.sp4_h_r_42 <X> T_9_6.lc_trk_g3_2
 (25 13)  (467 109)  (467 109)  routing T_9_6.sp4_h_r_42 <X> T_9_6.lc_trk_g3_2
 (12 14)  (454 110)  (454 110)  routing T_9_6.sp4_v_t_40 <X> T_9_6.sp4_h_l_46
 (11 15)  (453 111)  (453 111)  routing T_9_6.sp4_v_t_40 <X> T_9_6.sp4_h_l_46
 (13 15)  (455 111)  (455 111)  routing T_9_6.sp4_v_t_40 <X> T_9_6.sp4_h_l_46


RAM_Tile_10_6

 (12 15)  (508 111)  (508 111)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_v_t_46


IO_Tile_13_6

 (16 0)  (662 96)  (662 96)  IOB_0 IO Functioning bit
 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 99)  (663 99)  IOB_0 IO Functioning bit
 (12 4)  (658 100)  (658 100)  routing T_13_6.lc_trk_g1_1 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 100)  (662 100)  IOB_0 IO Functioning bit
 (6 5)  (652 101)  (652 101)  routing T_13_6.span12_horz_12 <X> T_13_6.lc_trk_g0_4
 (7 5)  (653 101)  (653 101)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (13 5)  (659 101)  (659 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (6 6)  (652 102)  (652 102)  routing T_13_6.span12_horz_15 <X> T_13_6.lc_trk_g0_7
 (7 6)  (653 102)  (653 102)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (11 7)  (657 103)  (657 103)  routing T_13_6.span4_vert_t_14 <X> T_13_6.span4_horz_37
 (6 8)  (652 104)  (652 104)  routing T_13_6.span12_horz_9 <X> T_13_6.lc_trk_g1_1
 (7 8)  (653 104)  (653 104)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (10 10)  (656 106)  (656 106)  routing T_13_6.lc_trk_g0_4 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (659 106)  (659 106)  routing T_13_6.lc_trk_g0_7 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (11 11)  (657 107)  (657 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g0_7 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (17 14)  (663 110)  (663 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (14 0)  (182 80)  (182 80)  routing T_4_5.wire_logic_cluster/lc_0/out <X> T_4_5.lc_trk_g0_0
 (29 0)  (197 80)  (197 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 80)  (198 80)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 80)  (200 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 80)  (201 80)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 80)  (202 80)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 80)  (203 80)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.input_2_0
 (41 0)  (209 80)  (209 80)  LC_0 Logic Functioning bit
 (17 1)  (185 81)  (185 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (190 81)  (190 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 81)  (192 81)  routing T_4_5.bot_op_2 <X> T_4_5.lc_trk_g0_2
 (26 1)  (194 81)  (194 81)  routing T_4_5.lc_trk_g0_2 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 81)  (197 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 81)  (199 81)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 81)  (200 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (202 81)  (202 81)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.input_2_0
 (35 1)  (203 81)  (203 81)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.input_2_0
 (0 2)  (168 82)  (168 82)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (185 82)  (185 82)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (186 82)  (186 82)  routing T_4_5.wire_logic_cluster/lc_5/out <X> T_4_5.lc_trk_g0_5
 (0 3)  (168 83)  (168 83)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (22 4)  (190 84)  (190 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (191 84)  (191 84)  routing T_4_5.sp4_h_r_3 <X> T_4_5.lc_trk_g1_3
 (24 4)  (192 84)  (192 84)  routing T_4_5.sp4_h_r_3 <X> T_4_5.lc_trk_g1_3
 (27 4)  (195 84)  (195 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 84)  (196 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 84)  (199 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 84)  (202 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (45 4)  (213 84)  (213 84)  LC_2 Logic Functioning bit
 (21 5)  (189 85)  (189 85)  routing T_4_5.sp4_h_r_3 <X> T_4_5.lc_trk_g1_3
 (22 5)  (190 85)  (190 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (192 85)  (192 85)  routing T_4_5.top_op_2 <X> T_4_5.lc_trk_g1_2
 (25 5)  (193 85)  (193 85)  routing T_4_5.top_op_2 <X> T_4_5.lc_trk_g1_2
 (26 5)  (194 85)  (194 85)  routing T_4_5.lc_trk_g0_2 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 85)  (200 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (202 85)  (202 85)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.input_2_2
 (35 5)  (203 85)  (203 85)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.input_2_2
 (36 5)  (204 85)  (204 85)  LC_2 Logic Functioning bit
 (37 5)  (205 85)  (205 85)  LC_2 Logic Functioning bit
 (14 6)  (182 86)  (182 86)  routing T_4_5.wire_logic_cluster/lc_4/out <X> T_4_5.lc_trk_g1_4
 (21 6)  (189 86)  (189 86)  routing T_4_5.wire_logic_cluster/lc_7/out <X> T_4_5.lc_trk_g1_7
 (22 6)  (190 86)  (190 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (195 86)  (195 86)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 86)  (198 86)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (203 86)  (203 86)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.input_2_3
 (40 6)  (208 86)  (208 86)  LC_3 Logic Functioning bit
 (46 6)  (214 86)  (214 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (17 7)  (185 87)  (185 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (194 87)  (194 87)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 87)  (195 87)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 87)  (196 87)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 87)  (197 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 87)  (198 87)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 87)  (199 87)  routing T_4_5.lc_trk_g0_2 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 87)  (200 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (27 8)  (195 88)  (195 88)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 88)  (197 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 88)  (200 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 88)  (201 88)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 88)  (202 88)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (40 8)  (208 88)  (208 88)  LC_4 Logic Functioning bit
 (42 8)  (210 88)  (210 88)  LC_4 Logic Functioning bit
 (50 8)  (218 88)  (218 88)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (172 89)  (172 89)  routing T_4_5.sp4_v_t_36 <X> T_4_5.sp4_h_r_6
 (29 9)  (197 89)  (197 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 89)  (198 89)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (41 9)  (209 89)  (209 89)  LC_4 Logic Functioning bit
 (25 10)  (193 90)  (193 90)  routing T_4_5.wire_logic_cluster/lc_6/out <X> T_4_5.lc_trk_g2_6
 (26 10)  (194 90)  (194 90)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 90)  (195 90)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 90)  (199 90)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 90)  (201 90)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (43 10)  (211 90)  (211 90)  LC_5 Logic Functioning bit
 (45 10)  (213 90)  (213 90)  LC_5 Logic Functioning bit
 (50 10)  (218 90)  (218 90)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (190 91)  (190 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (197 91)  (197 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 91)  (198 91)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 91)  (199 91)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 91)  (204 91)  LC_5 Logic Functioning bit
 (14 12)  (182 92)  (182 92)  routing T_4_5.rgt_op_0 <X> T_4_5.lc_trk_g3_0
 (25 12)  (193 92)  (193 92)  routing T_4_5.wire_logic_cluster/lc_2/out <X> T_4_5.lc_trk_g3_2
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 92)  (201 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 92)  (202 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 92)  (204 92)  LC_6 Logic Functioning bit
 (38 12)  (206 92)  (206 92)  LC_6 Logic Functioning bit
 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (183 93)  (183 93)  routing T_4_5.rgt_op_0 <X> T_4_5.lc_trk_g3_0
 (17 13)  (185 93)  (185 93)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (190 93)  (190 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 93)  (194 93)  routing T_4_5.lc_trk_g0_2 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 93)  (199 93)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (37 13)  (205 93)  (205 93)  LC_6 Logic Functioning bit
 (39 13)  (207 93)  (207 93)  LC_6 Logic Functioning bit
 (26 14)  (194 94)  (194 94)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 94)  (195 94)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 94)  (197 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 94)  (199 94)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 94)  (202 94)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (38 14)  (206 94)  (206 94)  LC_7 Logic Functioning bit
 (43 14)  (211 94)  (211 94)  LC_7 Logic Functioning bit
 (45 14)  (213 94)  (213 94)  LC_7 Logic Functioning bit
 (50 14)  (218 94)  (218 94)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (176 95)  (176 95)  routing T_4_5.sp4_h_r_10 <X> T_4_5.sp4_v_t_47
 (9 15)  (177 95)  (177 95)  routing T_4_5.sp4_h_r_10 <X> T_4_5.sp4_v_t_47
 (29 15)  (197 95)  (197 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 95)  (198 95)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 95)  (199 95)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (204 95)  (204 95)  LC_7 Logic Functioning bit
 (38 15)  (206 95)  (206 95)  LC_7 Logic Functioning bit


LogicTile_5_5

 (0 0)  (222 80)  (222 80)  Negative Clock bit

 (14 0)  (236 80)  (236 80)  routing T_5_5.lft_op_0 <X> T_5_5.lc_trk_g0_0
 (21 0)  (243 80)  (243 80)  routing T_5_5.wire_logic_cluster/lc_3/out <X> T_5_5.lc_trk_g0_3
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (247 80)  (247 80)  routing T_5_5.lft_op_2 <X> T_5_5.lc_trk_g0_2
 (27 0)  (249 80)  (249 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 80)  (257 80)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.input_2_0
 (15 1)  (237 81)  (237 81)  routing T_5_5.lft_op_0 <X> T_5_5.lc_trk_g0_0
 (17 1)  (239 81)  (239 81)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (244 81)  (244 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 81)  (246 81)  routing T_5_5.lft_op_2 <X> T_5_5.lc_trk_g0_2
 (26 1)  (248 81)  (248 81)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 81)  (253 81)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 81)  (254 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 81)  (256 81)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.input_2_0
 (35 1)  (257 81)  (257 81)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.input_2_0
 (40 1)  (262 81)  (262 81)  LC_0 Logic Functioning bit
 (0 2)  (222 82)  (222 82)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 82)  (258 82)  LC_1 Logic Functioning bit
 (37 2)  (259 82)  (259 82)  LC_1 Logic Functioning bit
 (38 2)  (260 82)  (260 82)  LC_1 Logic Functioning bit
 (41 2)  (263 82)  (263 82)  LC_1 Logic Functioning bit
 (42 2)  (264 82)  (264 82)  LC_1 Logic Functioning bit
 (43 2)  (265 82)  (265 82)  LC_1 Logic Functioning bit
 (50 2)  (272 82)  (272 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (14 3)  (236 83)  (236 83)  routing T_5_5.top_op_4 <X> T_5_5.lc_trk_g0_4
 (15 3)  (237 83)  (237 83)  routing T_5_5.top_op_4 <X> T_5_5.lc_trk_g0_4
 (17 3)  (239 83)  (239 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (248 83)  (248 83)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 83)  (253 83)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 83)  (258 83)  LC_1 Logic Functioning bit
 (37 3)  (259 83)  (259 83)  LC_1 Logic Functioning bit
 (38 3)  (260 83)  (260 83)  LC_1 Logic Functioning bit
 (39 3)  (261 83)  (261 83)  LC_1 Logic Functioning bit
 (41 3)  (263 83)  (263 83)  LC_1 Logic Functioning bit
 (42 3)  (264 83)  (264 83)  LC_1 Logic Functioning bit
 (43 3)  (265 83)  (265 83)  LC_1 Logic Functioning bit
 (15 6)  (237 86)  (237 86)  routing T_5_5.sp4_v_b_21 <X> T_5_5.lc_trk_g1_5
 (16 6)  (238 86)  (238 86)  routing T_5_5.sp4_v_b_21 <X> T_5_5.lc_trk_g1_5
 (17 6)  (239 86)  (239 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (243 86)  (243 86)  routing T_5_5.lft_op_7 <X> T_5_5.lc_trk_g1_7
 (22 6)  (244 86)  (244 86)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (246 86)  (246 86)  routing T_5_5.lft_op_7 <X> T_5_5.lc_trk_g1_7
 (27 6)  (249 86)  (249 86)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 86)  (252 86)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 86)  (253 86)  routing T_5_5.lc_trk_g0_4 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (257 86)  (257 86)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.input_2_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (38 6)  (260 86)  (260 86)  LC_3 Logic Functioning bit
 (43 6)  (265 86)  (265 86)  LC_3 Logic Functioning bit
 (45 6)  (267 86)  (267 86)  LC_3 Logic Functioning bit
 (2 7)  (224 87)  (224 87)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (248 87)  (248 87)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 87)  (254 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (255 87)  (255 87)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.input_2_3
 (34 7)  (256 87)  (256 87)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.input_2_3
 (37 7)  (259 87)  (259 87)  LC_3 Logic Functioning bit
 (39 7)  (261 87)  (261 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (21 8)  (243 88)  (243 88)  routing T_5_5.sp4_h_r_35 <X> T_5_5.lc_trk_g2_3
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (245 88)  (245 88)  routing T_5_5.sp4_h_r_35 <X> T_5_5.lc_trk_g2_3
 (24 8)  (246 88)  (246 88)  routing T_5_5.sp4_h_r_35 <X> T_5_5.lc_trk_g2_3
 (22 9)  (244 89)  (244 89)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (246 89)  (246 89)  routing T_5_5.tnl_op_2 <X> T_5_5.lc_trk_g2_2
 (25 9)  (247 89)  (247 89)  routing T_5_5.tnl_op_2 <X> T_5_5.lc_trk_g2_2
 (25 12)  (247 92)  (247 92)  routing T_5_5.bnl_op_2 <X> T_5_5.lc_trk_g3_2
 (2 13)  (224 93)  (224 93)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (247 93)  (247 93)  routing T_5_5.bnl_op_2 <X> T_5_5.lc_trk_g3_2
 (0 14)  (222 94)  (222 94)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 94)  (223 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 95)  (222 95)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/s_r
 (14 15)  (236 95)  (236 95)  routing T_5_5.sp4_r_v_b_44 <X> T_5_5.lc_trk_g3_4
 (17 15)  (239 95)  (239 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_6_5

 (0 0)  (276 80)  (276 80)  Negative Clock bit

 (15 0)  (291 80)  (291 80)  routing T_6_5.bot_op_1 <X> T_6_5.lc_trk_g0_1
 (17 0)  (293 80)  (293 80)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (302 80)  (302 80)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 80)  (306 80)  routing T_6_5.lc_trk_g2_5 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 80)  (307 80)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 80)  (309 80)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 80)  (310 80)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (26 1)  (302 81)  (302 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 81)  (303 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 81)  (304 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (40 1)  (316 81)  (316 81)  LC_0 Logic Functioning bit
 (42 1)  (318 81)  (318 81)  LC_0 Logic Functioning bit
 (0 2)  (276 82)  (276 82)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (304 82)  (304 82)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 82)  (307 82)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 82)  (309 82)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 82)  (312 82)  LC_1 Logic Functioning bit
 (38 2)  (314 82)  (314 82)  LC_1 Logic Functioning bit
 (40 2)  (316 82)  (316 82)  LC_1 Logic Functioning bit
 (41 2)  (317 82)  (317 82)  LC_1 Logic Functioning bit
 (43 2)  (319 82)  (319 82)  LC_1 Logic Functioning bit
 (45 2)  (321 82)  (321 82)  LC_1 Logic Functioning bit
 (50 2)  (326 82)  (326 82)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (328 82)  (328 82)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (276 83)  (276 83)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (15 3)  (291 83)  (291 83)  routing T_6_5.bot_op_4 <X> T_6_5.lc_trk_g0_4
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (298 83)  (298 83)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (304 83)  (304 83)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 83)  (306 83)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (40 3)  (316 83)  (316 83)  LC_1 Logic Functioning bit
 (47 3)  (323 83)  (323 83)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (329 83)  (329 83)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (291 84)  (291 84)  routing T_6_5.lft_op_1 <X> T_6_5.lc_trk_g1_1
 (17 4)  (293 84)  (293 84)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 84)  (294 84)  routing T_6_5.lft_op_1 <X> T_6_5.lc_trk_g1_1
 (22 6)  (298 86)  (298 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (299 86)  (299 86)  routing T_6_5.sp4_v_b_23 <X> T_6_5.lc_trk_g1_7
 (24 6)  (300 86)  (300 86)  routing T_6_5.sp4_v_b_23 <X> T_6_5.lc_trk_g1_7
 (2 7)  (278 87)  (278 87)  Column buffer control bit: LH_colbuf_cntl_3

 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 88)  (294 88)  routing T_6_5.wire_logic_cluster/lc_1/out <X> T_6_5.lc_trk_g2_1
 (26 8)  (302 88)  (302 88)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (36 8)  (312 88)  (312 88)  LC_4 Logic Functioning bit
 (37 8)  (313 88)  (313 88)  LC_4 Logic Functioning bit
 (38 8)  (314 88)  (314 88)  LC_4 Logic Functioning bit
 (41 8)  (317 88)  (317 88)  LC_4 Logic Functioning bit
 (42 8)  (318 88)  (318 88)  LC_4 Logic Functioning bit
 (43 8)  (319 88)  (319 88)  LC_4 Logic Functioning bit
 (47 8)  (323 88)  (323 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (299 89)  (299 89)  routing T_6_5.sp4_v_b_42 <X> T_6_5.lc_trk_g2_2
 (24 9)  (300 89)  (300 89)  routing T_6_5.sp4_v_b_42 <X> T_6_5.lc_trk_g2_2
 (26 9)  (302 89)  (302 89)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (308 89)  (308 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (310 89)  (310 89)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.input_2_4
 (36 9)  (312 89)  (312 89)  LC_4 Logic Functioning bit
 (37 9)  (313 89)  (313 89)  LC_4 Logic Functioning bit
 (39 9)  (315 89)  (315 89)  LC_4 Logic Functioning bit
 (40 9)  (316 89)  (316 89)  LC_4 Logic Functioning bit
 (42 9)  (318 89)  (318 89)  LC_4 Logic Functioning bit
 (43 9)  (319 89)  (319 89)  LC_4 Logic Functioning bit
 (0 10)  (276 90)  (276 90)  routing T_6_5.glb_netwk_6 <X> T_6_5.glb2local_2
 (1 10)  (277 90)  (277 90)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (293 90)  (293 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 90)  (294 90)  routing T_6_5.wire_logic_cluster/lc_5/out <X> T_6_5.lc_trk_g2_5
 (27 10)  (303 90)  (303 90)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 90)  (306 90)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (39 10)  (315 90)  (315 90)  LC_5 Logic Functioning bit
 (40 10)  (316 90)  (316 90)  LC_5 Logic Functioning bit
 (42 10)  (318 90)  (318 90)  LC_5 Logic Functioning bit
 (1 11)  (277 91)  (277 91)  routing T_6_5.glb_netwk_6 <X> T_6_5.glb2local_2
 (15 11)  (291 91)  (291 91)  routing T_6_5.tnr_op_4 <X> T_6_5.lc_trk_g2_4
 (17 11)  (293 91)  (293 91)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 91)  (306 91)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (40 11)  (316 91)  (316 91)  LC_5 Logic Functioning bit
 (42 11)  (318 91)  (318 91)  LC_5 Logic Functioning bit
 (53 11)  (329 91)  (329 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (300 94)  (300 94)  routing T_6_5.tnr_op_7 <X> T_6_5.lc_trk_g3_7
 (14 15)  (290 95)  (290 95)  routing T_6_5.sp4_r_v_b_44 <X> T_6_5.lc_trk_g3_4
 (17 15)  (293 95)  (293 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_7_5

 (0 2)  (334 82)  (334 82)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (334 83)  (334 83)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (1 4)  (335 84)  (335 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (355 84)  (355 84)  routing T_7_5.sp12_h_r_3 <X> T_7_5.lc_trk_g1_3
 (22 4)  (356 84)  (356 84)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (358 84)  (358 84)  routing T_7_5.sp12_h_r_3 <X> T_7_5.lc_trk_g1_3
 (0 5)  (334 85)  (334 85)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_7/cen
 (1 5)  (335 85)  (335 85)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_7/cen
 (21 5)  (355 85)  (355 85)  routing T_7_5.sp12_h_r_3 <X> T_7_5.lc_trk_g1_3
 (22 6)  (356 86)  (356 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (357 86)  (357 86)  routing T_7_5.sp4_h_r_7 <X> T_7_5.lc_trk_g1_7
 (24 6)  (358 86)  (358 86)  routing T_7_5.sp4_h_r_7 <X> T_7_5.lc_trk_g1_7
 (2 7)  (336 87)  (336 87)  Column buffer control bit: LH_colbuf_cntl_3

 (21 7)  (355 87)  (355 87)  routing T_7_5.sp4_h_r_7 <X> T_7_5.lc_trk_g1_7
 (8 8)  (342 88)  (342 88)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_h_r_7
 (10 8)  (344 88)  (344 88)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_h_r_7
 (15 10)  (349 90)  (349 90)  routing T_7_5.sp4_h_l_16 <X> T_7_5.lc_trk_g2_5
 (16 10)  (350 90)  (350 90)  routing T_7_5.sp4_h_l_16 <X> T_7_5.lc_trk_g2_5
 (17 10)  (351 90)  (351 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (360 90)  (360 90)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 90)  (361 90)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 90)  (363 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 90)  (364 90)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (366 90)  (366 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 90)  (367 90)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (368 90)  (368 90)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (371 90)  (371 90)  LC_5 Logic Functioning bit
 (39 10)  (373 90)  (373 90)  LC_5 Logic Functioning bit
 (40 10)  (374 90)  (374 90)  LC_5 Logic Functioning bit
 (41 10)  (375 90)  (375 90)  LC_5 Logic Functioning bit
 (42 10)  (376 90)  (376 90)  LC_5 Logic Functioning bit
 (43 10)  (377 90)  (377 90)  LC_5 Logic Functioning bit
 (45 10)  (379 90)  (379 90)  LC_5 Logic Functioning bit
 (18 11)  (352 91)  (352 91)  routing T_7_5.sp4_h_l_16 <X> T_7_5.lc_trk_g2_5
 (28 11)  (362 91)  (362 91)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 91)  (363 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 91)  (364 91)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (365 91)  (365 91)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (370 91)  (370 91)  LC_5 Logic Functioning bit
 (37 11)  (371 91)  (371 91)  LC_5 Logic Functioning bit
 (38 11)  (372 91)  (372 91)  LC_5 Logic Functioning bit
 (39 11)  (373 91)  (373 91)  LC_5 Logic Functioning bit
 (40 11)  (374 91)  (374 91)  LC_5 Logic Functioning bit
 (41 11)  (375 91)  (375 91)  LC_5 Logic Functioning bit
 (42 11)  (376 91)  (376 91)  LC_5 Logic Functioning bit
 (43 11)  (377 91)  (377 91)  LC_5 Logic Functioning bit
 (44 11)  (378 91)  (378 91)  LC_5 Logic Functioning bit
 (21 12)  (355 92)  (355 92)  routing T_7_5.sp4_h_r_43 <X> T_7_5.lc_trk_g3_3
 (22 12)  (356 92)  (356 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (357 92)  (357 92)  routing T_7_5.sp4_h_r_43 <X> T_7_5.lc_trk_g3_3
 (24 12)  (358 92)  (358 92)  routing T_7_5.sp4_h_r_43 <X> T_7_5.lc_trk_g3_3
 (2 13)  (336 93)  (336 93)  Column buffer control bit: LH_colbuf_cntl_6

 (9 13)  (343 93)  (343 93)  routing T_7_5.sp4_v_t_47 <X> T_7_5.sp4_v_b_10
 (21 13)  (355 93)  (355 93)  routing T_7_5.sp4_h_r_43 <X> T_7_5.lc_trk_g3_3
 (0 14)  (334 94)  (334 94)  routing T_7_5.glb_netwk_6 <X> T_7_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 94)  (335 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (334 95)  (334 95)  routing T_7_5.glb_netwk_6 <X> T_7_5.wire_logic_cluster/lc_7/s_r


LogicTile_8_5

 (19 2)  (407 82)  (407 82)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 6)  (393 86)  (393 86)  routing T_8_5.sp4_v_t_38 <X> T_8_5.sp4_h_l_38
 (2 7)  (390 87)  (390 87)  Column buffer control bit: LH_colbuf_cntl_3

 (6 7)  (394 87)  (394 87)  routing T_8_5.sp4_v_t_38 <X> T_8_5.sp4_h_l_38


LogicTile_9_5

 (12 6)  (454 86)  (454 86)  routing T_9_5.sp4_v_t_40 <X> T_9_5.sp4_h_l_40
 (11 7)  (453 87)  (453 87)  routing T_9_5.sp4_v_t_40 <X> T_9_5.sp4_h_l_40


RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (0 1)  (17 65)  (17 65)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4



LogicTile_2_4

 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_v_t_23


RAM_Tile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (0 2)  (168 66)  (168 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (195 66)  (195 66)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 66)  (199 66)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 66)  (201 66)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (5 3)  (173 67)  (173 67)  routing T_4_4.sp4_h_l_37 <X> T_4_4.sp4_v_t_37
 (26 3)  (194 67)  (194 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 67)  (195 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 67)  (196 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 67)  (197 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 67)  (198 67)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (37 3)  (205 67)  (205 67)  LC_1 Logic Functioning bit
 (39 3)  (207 67)  (207 67)  LC_1 Logic Functioning bit
 (40 3)  (208 67)  (208 67)  LC_1 Logic Functioning bit
 (41 3)  (209 67)  (209 67)  LC_1 Logic Functioning bit
 (42 3)  (210 67)  (210 67)  LC_1 Logic Functioning bit
 (43 3)  (211 67)  (211 67)  LC_1 Logic Functioning bit
 (22 4)  (190 68)  (190 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (192 68)  (192 68)  routing T_4_4.top_op_3 <X> T_4_4.lc_trk_g1_3
 (32 4)  (200 68)  (200 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 68)  (201 68)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 68)  (202 68)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (41 4)  (209 68)  (209 68)  LC_2 Logic Functioning bit
 (45 4)  (213 68)  (213 68)  LC_2 Logic Functioning bit
 (46 4)  (214 68)  (214 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (218 68)  (218 68)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (189 69)  (189 69)  routing T_4_4.top_op_3 <X> T_4_4.lc_trk_g1_3
 (22 5)  (190 69)  (190 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (192 69)  (192 69)  routing T_4_4.top_op_2 <X> T_4_4.lc_trk_g1_2
 (25 5)  (193 69)  (193 69)  routing T_4_4.top_op_2 <X> T_4_4.lc_trk_g1_2
 (26 5)  (194 69)  (194 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 69)  (195 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 69)  (196 69)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 69)  (197 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (208 69)  (208 69)  LC_2 Logic Functioning bit
 (15 6)  (183 70)  (183 70)  routing T_4_4.top_op_5 <X> T_4_4.lc_trk_g1_5
 (17 6)  (185 70)  (185 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (190 70)  (190 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 70)  (192 70)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g1_7
 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (18 7)  (186 71)  (186 71)  routing T_4_4.top_op_5 <X> T_4_4.lc_trk_g1_5
 (21 7)  (189 71)  (189 71)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g1_7
 (15 11)  (183 75)  (183 75)  routing T_4_4.sp4_v_t_33 <X> T_4_4.lc_trk_g2_4
 (16 11)  (184 75)  (184 75)  routing T_4_4.sp4_v_t_33 <X> T_4_4.lc_trk_g2_4
 (17 11)  (185 75)  (185 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 12)  (190 76)  (190 76)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (191 76)  (191 76)  routing T_4_4.sp12_v_b_11 <X> T_4_4.lc_trk_g3_3
 (25 12)  (193 76)  (193 76)  routing T_4_4.wire_logic_cluster/lc_2/out <X> T_4_4.lc_trk_g3_2
 (26 12)  (194 76)  (194 76)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 76)  (195 76)  routing T_4_4.lc_trk_g1_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 76)  (201 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 76)  (202 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 76)  (203 76)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.input_2_6
 (36 12)  (204 76)  (204 76)  LC_6 Logic Functioning bit
 (37 12)  (205 76)  (205 76)  LC_6 Logic Functioning bit
 (38 12)  (206 76)  (206 76)  LC_6 Logic Functioning bit
 (42 12)  (210 76)  (210 76)  LC_6 Logic Functioning bit
 (43 12)  (211 76)  (211 76)  LC_6 Logic Functioning bit
 (15 13)  (183 77)  (183 77)  routing T_4_4.tnr_op_0 <X> T_4_4.lc_trk_g3_0
 (17 13)  (185 77)  (185 77)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (190 77)  (190 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (195 77)  (195 77)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 77)  (198 77)  routing T_4_4.lc_trk_g1_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 77)  (199 77)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 77)  (200 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (202 77)  (202 77)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.input_2_6
 (35 13)  (203 77)  (203 77)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.input_2_6
 (36 13)  (204 77)  (204 77)  LC_6 Logic Functioning bit
 (37 13)  (205 77)  (205 77)  LC_6 Logic Functioning bit
 (38 13)  (206 77)  (206 77)  LC_6 Logic Functioning bit
 (39 13)  (207 77)  (207 77)  LC_6 Logic Functioning bit
 (41 13)  (209 77)  (209 77)  LC_6 Logic Functioning bit
 (42 13)  (210 77)  (210 77)  LC_6 Logic Functioning bit
 (43 13)  (211 77)  (211 77)  LC_6 Logic Functioning bit
 (27 14)  (195 78)  (195 78)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 78)  (199 78)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 78)  (201 78)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (38 14)  (206 78)  (206 78)  LC_7 Logic Functioning bit
 (39 14)  (207 78)  (207 78)  LC_7 Logic Functioning bit
 (40 14)  (208 78)  (208 78)  LC_7 Logic Functioning bit
 (50 14)  (218 78)  (218 78)  Cascade bit: LH_LC07_inmux02_5

 (19 15)  (187 79)  (187 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (30 15)  (198 79)  (198 79)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (38 15)  (206 79)  (206 79)  LC_7 Logic Functioning bit
 (39 15)  (207 79)  (207 79)  LC_7 Logic Functioning bit
 (40 15)  (208 79)  (208 79)  LC_7 Logic Functioning bit


LogicTile_5_4

 (25 0)  (247 64)  (247 64)  routing T_5_4.wire_logic_cluster/lc_2/out <X> T_5_4.lc_trk_g0_2
 (22 1)  (244 65)  (244 65)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (222 66)  (222 66)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 66)  (243 66)  routing T_5_4.lft_op_7 <X> T_5_4.lc_trk_g0_7
 (22 2)  (244 66)  (244 66)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (246 66)  (246 66)  routing T_5_4.lft_op_7 <X> T_5_4.lc_trk_g0_7
 (0 3)  (222 67)  (222 67)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (26 4)  (248 68)  (248 68)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 68)  (252 68)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 68)  (255 68)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 68)  (258 68)  LC_2 Logic Functioning bit
 (37 4)  (259 68)  (259 68)  LC_2 Logic Functioning bit
 (38 4)  (260 68)  (260 68)  LC_2 Logic Functioning bit
 (41 4)  (263 68)  (263 68)  LC_2 Logic Functioning bit
 (42 4)  (264 68)  (264 68)  LC_2 Logic Functioning bit
 (43 4)  (265 68)  (265 68)  LC_2 Logic Functioning bit
 (45 4)  (267 68)  (267 68)  LC_2 Logic Functioning bit
 (51 4)  (273 68)  (273 68)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (249 69)  (249 69)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 69)  (250 69)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 69)  (251 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 69)  (252 69)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 69)  (253 69)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 69)  (254 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (257 69)  (257 69)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.input_2_2
 (36 5)  (258 69)  (258 69)  LC_2 Logic Functioning bit
 (37 5)  (259 69)  (259 69)  LC_2 Logic Functioning bit
 (38 5)  (260 69)  (260 69)  LC_2 Logic Functioning bit
 (42 5)  (264 69)  (264 69)  LC_2 Logic Functioning bit
 (44 5)  (266 69)  (266 69)  LC_2 Logic Functioning bit
 (2 7)  (224 71)  (224 71)  Column buffer control bit: LH_colbuf_cntl_3

 (21 8)  (243 72)  (243 72)  routing T_5_4.rgt_op_3 <X> T_5_4.lc_trk_g2_3
 (22 8)  (244 72)  (244 72)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (246 72)  (246 72)  routing T_5_4.rgt_op_3 <X> T_5_4.lc_trk_g2_3
 (2 13)  (224 77)  (224 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (222 78)  (222 78)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 78)  (223 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (237 78)  (237 78)  routing T_5_4.tnl_op_5 <X> T_5_4.lc_trk_g3_5
 (17 14)  (239 78)  (239 78)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (0 15)  (222 79)  (222 79)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (18 15)  (240 79)  (240 79)  routing T_5_4.tnl_op_5 <X> T_5_4.lc_trk_g3_5


LogicTile_6_4

 (15 0)  (291 64)  (291 64)  routing T_6_4.bot_op_1 <X> T_6_4.lc_trk_g0_1
 (17 0)  (293 64)  (293 64)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (302 64)  (302 64)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 64)  (303 64)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 64)  (304 64)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 64)  (307 64)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 64)  (309 64)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 64)  (310 64)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 64)  (312 64)  LC_0 Logic Functioning bit
 (37 0)  (313 64)  (313 64)  LC_0 Logic Functioning bit
 (38 0)  (314 64)  (314 64)  LC_0 Logic Functioning bit
 (39 0)  (315 64)  (315 64)  LC_0 Logic Functioning bit
 (40 0)  (316 64)  (316 64)  LC_0 Logic Functioning bit
 (42 0)  (318 64)  (318 64)  LC_0 Logic Functioning bit
 (22 1)  (298 65)  (298 65)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (300 65)  (300 65)  routing T_6_4.bot_op_2 <X> T_6_4.lc_trk_g0_2
 (26 1)  (302 65)  (302 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 65)  (303 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 65)  (304 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 65)  (306 65)  routing T_6_4.lc_trk_g3_2 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 65)  (307 65)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (36 1)  (312 65)  (312 65)  LC_0 Logic Functioning bit
 (38 1)  (314 65)  (314 65)  LC_0 Logic Functioning bit
 (41 1)  (317 65)  (317 65)  LC_0 Logic Functioning bit
 (43 1)  (319 65)  (319 65)  LC_0 Logic Functioning bit
 (51 1)  (327 65)  (327 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (303 66)  (303 66)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 66)  (304 66)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 66)  (305 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 66)  (308 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (312 66)  (312 66)  LC_1 Logic Functioning bit
 (27 3)  (303 67)  (303 67)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 67)  (304 67)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 67)  (305 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 67)  (307 67)  routing T_6_4.lc_trk_g0_2 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 67)  (308 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (309 67)  (309 67)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.input_2_1
 (35 3)  (311 67)  (311 67)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.input_2_1
 (28 6)  (304 70)  (304 70)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 70)  (306 70)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 70)  (309 70)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 70)  (310 70)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (41 6)  (317 70)  (317 70)  LC_3 Logic Functioning bit
 (43 6)  (319 70)  (319 70)  LC_3 Logic Functioning bit
 (2 7)  (278 71)  (278 71)  Column buffer control bit: LH_colbuf_cntl_3

 (31 7)  (307 71)  (307 71)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (41 7)  (317 71)  (317 71)  LC_3 Logic Functioning bit
 (43 7)  (319 71)  (319 71)  LC_3 Logic Functioning bit
 (21 8)  (297 72)  (297 72)  routing T_6_4.bnl_op_3 <X> T_6_4.lc_trk_g2_3
 (22 8)  (298 72)  (298 72)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (302 72)  (302 72)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 72)  (305 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 72)  (307 72)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 72)  (308 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 72)  (309 72)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 72)  (310 72)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 72)  (311 72)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.input_2_4
 (36 8)  (312 72)  (312 72)  LC_4 Logic Functioning bit
 (21 9)  (297 73)  (297 73)  routing T_6_4.bnl_op_3 <X> T_6_4.lc_trk_g2_3
 (27 9)  (303 73)  (303 73)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 73)  (304 73)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 73)  (305 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (308 73)  (308 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (309 73)  (309 73)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.input_2_4
 (35 9)  (311 73)  (311 73)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.input_2_4
 (14 10)  (290 74)  (290 74)  routing T_6_4.sp4_h_r_44 <X> T_6_4.lc_trk_g2_4
 (25 10)  (301 74)  (301 74)  routing T_6_4.bnl_op_6 <X> T_6_4.lc_trk_g2_6
 (14 11)  (290 75)  (290 75)  routing T_6_4.sp4_h_r_44 <X> T_6_4.lc_trk_g2_4
 (15 11)  (291 75)  (291 75)  routing T_6_4.sp4_h_r_44 <X> T_6_4.lc_trk_g2_4
 (16 11)  (292 75)  (292 75)  routing T_6_4.sp4_h_r_44 <X> T_6_4.lc_trk_g2_4
 (17 11)  (293 75)  (293 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (298 75)  (298 75)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (301 75)  (301 75)  routing T_6_4.bnl_op_6 <X> T_6_4.lc_trk_g2_6
 (14 12)  (290 76)  (290 76)  routing T_6_4.sp4_v_b_24 <X> T_6_4.lc_trk_g3_0
 (17 12)  (293 76)  (293 76)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (294 76)  (294 76)  routing T_6_4.bnl_op_1 <X> T_6_4.lc_trk_g3_1
 (22 12)  (298 76)  (298 76)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (300 76)  (300 76)  routing T_6_4.tnl_op_3 <X> T_6_4.lc_trk_g3_3
 (16 13)  (292 77)  (292 77)  routing T_6_4.sp4_v_b_24 <X> T_6_4.lc_trk_g3_0
 (17 13)  (293 77)  (293 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (294 77)  (294 77)  routing T_6_4.bnl_op_1 <X> T_6_4.lc_trk_g3_1
 (21 13)  (297 77)  (297 77)  routing T_6_4.tnl_op_3 <X> T_6_4.lc_trk_g3_3
 (22 13)  (298 77)  (298 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (299 77)  (299 77)  routing T_6_4.sp4_v_b_42 <X> T_6_4.lc_trk_g3_2
 (24 13)  (300 77)  (300 77)  routing T_6_4.sp4_v_b_42 <X> T_6_4.lc_trk_g3_2
 (14 14)  (290 78)  (290 78)  routing T_6_4.bnl_op_4 <X> T_6_4.lc_trk_g3_4
 (17 14)  (293 78)  (293 78)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (294 78)  (294 78)  routing T_6_4.bnl_op_5 <X> T_6_4.lc_trk_g3_5
 (22 14)  (298 78)  (298 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (290 79)  (290 79)  routing T_6_4.bnl_op_4 <X> T_6_4.lc_trk_g3_4
 (17 15)  (293 79)  (293 79)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (294 79)  (294 79)  routing T_6_4.bnl_op_5 <X> T_6_4.lc_trk_g3_5
 (22 15)  (298 79)  (298 79)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (299 79)  (299 79)  routing T_6_4.sp12_v_t_21 <X> T_6_4.lc_trk_g3_6
 (25 15)  (301 79)  (301 79)  routing T_6_4.sp12_v_t_21 <X> T_6_4.lc_trk_g3_6


LogicTile_7_4



LogicTile_8_4

 (19 8)  (407 72)  (407 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_9_4



RAM_Tile_10_4

 (11 12)  (507 76)  (507 76)  routing T_10_4.sp4_v_t_45 <X> T_10_4.sp4_v_b_11
 (12 13)  (508 77)  (508 77)  routing T_10_4.sp4_v_t_45 <X> T_10_4.sp4_v_b_11


LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_3

 (0 0)  (222 48)  (222 48)  Negative Clock bit

 (27 0)  (249 48)  (249 48)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 48)  (250 48)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 48)  (251 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (266 48)  (266 48)  LC_0 Logic Functioning bit
 (30 1)  (252 49)  (252 49)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 49)  (254 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (255 49)  (255 49)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.input_2_0
 (34 1)  (256 49)  (256 49)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.input_2_0
 (0 2)  (222 50)  (222 50)  routing T_5_3.glb_netwk_3 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_1 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 50)  (258 50)  LC_1 Logic Functioning bit
 (37 2)  (259 50)  (259 50)  LC_1 Logic Functioning bit
 (38 2)  (260 50)  (260 50)  LC_1 Logic Functioning bit
 (39 2)  (261 50)  (261 50)  LC_1 Logic Functioning bit
 (44 2)  (266 50)  (266 50)  LC_1 Logic Functioning bit
 (45 2)  (267 50)  (267 50)  LC_1 Logic Functioning bit
 (0 3)  (222 51)  (222 51)  routing T_5_3.glb_netwk_3 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (40 3)  (262 51)  (262 51)  LC_1 Logic Functioning bit
 (41 3)  (263 51)  (263 51)  LC_1 Logic Functioning bit
 (42 3)  (264 51)  (264 51)  LC_1 Logic Functioning bit
 (43 3)  (265 51)  (265 51)  LC_1 Logic Functioning bit
 (17 4)  (239 52)  (239 52)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (240 52)  (240 52)  routing T_5_3.wire_logic_cluster/lc_1/out <X> T_5_3.lc_trk_g1_1
 (21 4)  (243 52)  (243 52)  routing T_5_3.wire_logic_cluster/lc_3/out <X> T_5_3.lc_trk_g1_3
 (22 4)  (244 52)  (244 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (247 52)  (247 52)  routing T_5_3.wire_logic_cluster/lc_2/out <X> T_5_3.lc_trk_g1_2
 (27 4)  (249 52)  (249 52)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 52)  (251 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (258 52)  (258 52)  LC_2 Logic Functioning bit
 (37 4)  (259 52)  (259 52)  LC_2 Logic Functioning bit
 (38 4)  (260 52)  (260 52)  LC_2 Logic Functioning bit
 (39 4)  (261 52)  (261 52)  LC_2 Logic Functioning bit
 (44 4)  (266 52)  (266 52)  LC_2 Logic Functioning bit
 (45 4)  (267 52)  (267 52)  LC_2 Logic Functioning bit
 (22 5)  (244 53)  (244 53)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (252 53)  (252 53)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (40 5)  (262 53)  (262 53)  LC_2 Logic Functioning bit
 (41 5)  (263 53)  (263 53)  LC_2 Logic Functioning bit
 (42 5)  (264 53)  (264 53)  LC_2 Logic Functioning bit
 (43 5)  (265 53)  (265 53)  LC_2 Logic Functioning bit
 (53 5)  (275 53)  (275 53)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 54)  (240 54)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g1_5
 (21 6)  (243 54)  (243 54)  routing T_5_3.wire_logic_cluster/lc_7/out <X> T_5_3.lc_trk_g1_7
 (22 6)  (244 54)  (244 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (247 54)  (247 54)  routing T_5_3.wire_logic_cluster/lc_6/out <X> T_5_3.lc_trk_g1_6
 (27 6)  (249 54)  (249 54)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 54)  (258 54)  LC_3 Logic Functioning bit
 (37 6)  (259 54)  (259 54)  LC_3 Logic Functioning bit
 (38 6)  (260 54)  (260 54)  LC_3 Logic Functioning bit
 (39 6)  (261 54)  (261 54)  LC_3 Logic Functioning bit
 (44 6)  (266 54)  (266 54)  LC_3 Logic Functioning bit
 (45 6)  (267 54)  (267 54)  LC_3 Logic Functioning bit
 (22 7)  (244 55)  (244 55)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (252 55)  (252 55)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (40 7)  (262 55)  (262 55)  LC_3 Logic Functioning bit
 (41 7)  (263 55)  (263 55)  LC_3 Logic Functioning bit
 (42 7)  (264 55)  (264 55)  LC_3 Logic Functioning bit
 (43 7)  (265 55)  (265 55)  LC_3 Logic Functioning bit
 (27 8)  (249 56)  (249 56)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 56)  (250 56)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 56)  (251 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 56)  (252 56)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 56)  (254 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (258 56)  (258 56)  LC_4 Logic Functioning bit
 (37 8)  (259 56)  (259 56)  LC_4 Logic Functioning bit
 (38 8)  (260 56)  (260 56)  LC_4 Logic Functioning bit
 (39 8)  (261 56)  (261 56)  LC_4 Logic Functioning bit
 (44 8)  (266 56)  (266 56)  LC_4 Logic Functioning bit
 (45 8)  (267 56)  (267 56)  LC_4 Logic Functioning bit
 (40 9)  (262 57)  (262 57)  LC_4 Logic Functioning bit
 (41 9)  (263 57)  (263 57)  LC_4 Logic Functioning bit
 (42 9)  (264 57)  (264 57)  LC_4 Logic Functioning bit
 (43 9)  (265 57)  (265 57)  LC_4 Logic Functioning bit
 (27 10)  (249 58)  (249 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 58)  (251 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 58)  (252 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (258 58)  (258 58)  LC_5 Logic Functioning bit
 (37 10)  (259 58)  (259 58)  LC_5 Logic Functioning bit
 (38 10)  (260 58)  (260 58)  LC_5 Logic Functioning bit
 (39 10)  (261 58)  (261 58)  LC_5 Logic Functioning bit
 (44 10)  (266 58)  (266 58)  LC_5 Logic Functioning bit
 (45 10)  (267 58)  (267 58)  LC_5 Logic Functioning bit
 (40 11)  (262 59)  (262 59)  LC_5 Logic Functioning bit
 (41 11)  (263 59)  (263 59)  LC_5 Logic Functioning bit
 (42 11)  (264 59)  (264 59)  LC_5 Logic Functioning bit
 (43 11)  (265 59)  (265 59)  LC_5 Logic Functioning bit
 (15 12)  (237 60)  (237 60)  routing T_5_3.rgt_op_1 <X> T_5_3.lc_trk_g3_1
 (17 12)  (239 60)  (239 60)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 60)  (240 60)  routing T_5_3.rgt_op_1 <X> T_5_3.lc_trk_g3_1
 (25 12)  (247 60)  (247 60)  routing T_5_3.rgt_op_2 <X> T_5_3.lc_trk_g3_2
 (27 12)  (249 60)  (249 60)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 60)  (252 60)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (258 60)  (258 60)  LC_6 Logic Functioning bit
 (37 12)  (259 60)  (259 60)  LC_6 Logic Functioning bit
 (38 12)  (260 60)  (260 60)  LC_6 Logic Functioning bit
 (39 12)  (261 60)  (261 60)  LC_6 Logic Functioning bit
 (44 12)  (266 60)  (266 60)  LC_6 Logic Functioning bit
 (45 12)  (267 60)  (267 60)  LC_6 Logic Functioning bit
 (22 13)  (244 61)  (244 61)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 61)  (246 61)  routing T_5_3.rgt_op_2 <X> T_5_3.lc_trk_g3_2
 (30 13)  (252 61)  (252 61)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (40 13)  (262 61)  (262 61)  LC_6 Logic Functioning bit
 (41 13)  (263 61)  (263 61)  LC_6 Logic Functioning bit
 (42 13)  (264 61)  (264 61)  LC_6 Logic Functioning bit
 (43 13)  (265 61)  (265 61)  LC_6 Logic Functioning bit
 (0 14)  (222 62)  (222 62)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 62)  (223 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 62)  (236 62)  routing T_5_3.wire_logic_cluster/lc_4/out <X> T_5_3.lc_trk_g3_4
 (17 14)  (239 62)  (239 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (249 62)  (249 62)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 62)  (251 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 62)  (252 62)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 62)  (254 62)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (259 62)  (259 62)  LC_7 Logic Functioning bit
 (39 14)  (261 62)  (261 62)  LC_7 Logic Functioning bit
 (41 14)  (263 62)  (263 62)  LC_7 Logic Functioning bit
 (43 14)  (265 62)  (265 62)  LC_7 Logic Functioning bit
 (45 14)  (267 62)  (267 62)  LC_7 Logic Functioning bit
 (0 15)  (222 63)  (222 63)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 63)  (223 63)  routing T_5_3.lc_trk_g3_5 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 63)  (239 63)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (240 63)  (240 63)  routing T_5_3.sp4_r_v_b_45 <X> T_5_3.lc_trk_g3_5
 (30 15)  (252 63)  (252 63)  routing T_5_3.lc_trk_g1_7 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (37 15)  (259 63)  (259 63)  LC_7 Logic Functioning bit
 (39 15)  (261 63)  (261 63)  LC_7 Logic Functioning bit
 (41 15)  (263 63)  (263 63)  LC_7 Logic Functioning bit
 (43 15)  (265 63)  (265 63)  LC_7 Logic Functioning bit
 (53 15)  (275 63)  (275 63)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_3

 (0 0)  (276 48)  (276 48)  Negative Clock bit

 (0 2)  (276 50)  (276 50)  routing T_6_3.glb_netwk_3 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (2 2)  (278 50)  (278 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (280 50)  (280 50)  routing T_6_3.sp4_h_r_0 <X> T_6_3.sp4_v_t_37
 (32 2)  (308 50)  (308 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 50)  (309 50)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 50)  (310 50)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (40 2)  (316 50)  (316 50)  LC_1 Logic Functioning bit
 (41 2)  (317 50)  (317 50)  LC_1 Logic Functioning bit
 (42 2)  (318 50)  (318 50)  LC_1 Logic Functioning bit
 (43 2)  (319 50)  (319 50)  LC_1 Logic Functioning bit
 (45 2)  (321 50)  (321 50)  LC_1 Logic Functioning bit
 (0 3)  (276 51)  (276 51)  routing T_6_3.glb_netwk_3 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (5 3)  (281 51)  (281 51)  routing T_6_3.sp4_h_r_0 <X> T_6_3.sp4_v_t_37
 (40 3)  (316 51)  (316 51)  LC_1 Logic Functioning bit
 (41 3)  (317 51)  (317 51)  LC_1 Logic Functioning bit
 (42 3)  (318 51)  (318 51)  LC_1 Logic Functioning bit
 (43 3)  (319 51)  (319 51)  LC_1 Logic Functioning bit
 (32 4)  (308 52)  (308 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 52)  (309 52)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 52)  (310 52)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 52)  (312 52)  LC_2 Logic Functioning bit
 (39 4)  (315 52)  (315 52)  LC_2 Logic Functioning bit
 (41 4)  (317 52)  (317 52)  LC_2 Logic Functioning bit
 (42 4)  (318 52)  (318 52)  LC_2 Logic Functioning bit
 (45 4)  (321 52)  (321 52)  LC_2 Logic Functioning bit
 (27 5)  (303 53)  (303 53)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 53)  (304 53)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 53)  (305 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 53)  (307 53)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (37 5)  (313 53)  (313 53)  LC_2 Logic Functioning bit
 (38 5)  (314 53)  (314 53)  LC_2 Logic Functioning bit
 (40 5)  (316 53)  (316 53)  LC_2 Logic Functioning bit
 (43 5)  (319 53)  (319 53)  LC_2 Logic Functioning bit
 (5 8)  (281 56)  (281 56)  routing T_6_3.sp4_v_t_43 <X> T_6_3.sp4_h_r_6
 (17 12)  (293 60)  (293 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 60)  (294 60)  routing T_6_3.wire_logic_cluster/lc_1/out <X> T_6_3.lc_trk_g3_1
 (25 12)  (301 60)  (301 60)  routing T_6_3.wire_logic_cluster/lc_2/out <X> T_6_3.lc_trk_g3_2
 (22 13)  (298 61)  (298 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (276 62)  (276 62)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 62)  (277 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (291 62)  (291 62)  routing T_6_3.sp4_v_t_32 <X> T_6_3.lc_trk_g3_5
 (16 14)  (292 62)  (292 62)  routing T_6_3.sp4_v_t_32 <X> T_6_3.lc_trk_g3_5
 (17 14)  (293 62)  (293 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (276 63)  (276 63)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_7/s_r
 (1 15)  (277 63)  (277 63)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_7/s_r


LogicTile_7_3

 (14 0)  (348 48)  (348 48)  routing T_7_3.sp4_h_r_8 <X> T_7_3.lc_trk_g0_0
 (21 0)  (355 48)  (355 48)  routing T_7_3.sp4_h_r_19 <X> T_7_3.lc_trk_g0_3
 (22 0)  (356 48)  (356 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (357 48)  (357 48)  routing T_7_3.sp4_h_r_19 <X> T_7_3.lc_trk_g0_3
 (24 0)  (358 48)  (358 48)  routing T_7_3.sp4_h_r_19 <X> T_7_3.lc_trk_g0_3
 (15 1)  (349 49)  (349 49)  routing T_7_3.sp4_h_r_8 <X> T_7_3.lc_trk_g0_0
 (16 1)  (350 49)  (350 49)  routing T_7_3.sp4_h_r_8 <X> T_7_3.lc_trk_g0_0
 (17 1)  (351 49)  (351 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (355 49)  (355 49)  routing T_7_3.sp4_h_r_19 <X> T_7_3.lc_trk_g0_3
 (14 9)  (348 57)  (348 57)  routing T_7_3.sp4_r_v_b_32 <X> T_7_3.lc_trk_g2_0
 (17 9)  (351 57)  (351 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 10)  (356 58)  (356 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (355 59)  (355 59)  routing T_7_3.sp4_r_v_b_39 <X> T_7_3.lc_trk_g2_7
 (29 12)  (363 60)  (363 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 60)  (365 60)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 60)  (366 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 60)  (367 60)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (38 12)  (372 60)  (372 60)  LC_6 Logic Functioning bit
 (43 12)  (377 60)  (377 60)  LC_6 Logic Functioning bit
 (52 12)  (386 60)  (386 60)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (362 61)  (362 61)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 61)  (363 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 61)  (364 61)  routing T_7_3.lc_trk_g0_3 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 61)  (365 61)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 61)  (366 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (372 61)  (372 61)  LC_6 Logic Functioning bit
 (39 13)  (373 61)  (373 61)  LC_6 Logic Functioning bit
 (42 13)  (376 61)  (376 61)  LC_6 Logic Functioning bit
 (43 13)  (377 61)  (377 61)  LC_6 Logic Functioning bit


LogicTile_8_3

 (5 8)  (393 56)  (393 56)  routing T_8_3.sp4_v_t_43 <X> T_8_3.sp4_h_r_6


LogicTile_9_3

 (27 0)  (469 48)  (469 48)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (470 48)  (470 48)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 48)  (471 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 48)  (472 48)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 48)  (474 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 48)  (475 48)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (52 0)  (494 48)  (494 48)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (470 49)  (470 49)  routing T_9_3.lc_trk_g2_0 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 49)  (471 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 49)  (472 49)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 49)  (473 49)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 49)  (474 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (476 49)  (476 49)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.input_2_0
 (35 1)  (477 49)  (477 49)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.input_2_0
 (36 1)  (478 49)  (478 49)  LC_0 Logic Functioning bit
 (37 1)  (479 49)  (479 49)  LC_0 Logic Functioning bit
 (41 1)  (483 49)  (483 49)  LC_0 Logic Functioning bit
 (42 1)  (484 49)  (484 49)  LC_0 Logic Functioning bit
 (43 1)  (485 49)  (485 49)  LC_0 Logic Functioning bit
 (26 2)  (468 50)  (468 50)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 50)  (469 50)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 50)  (471 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (474 50)  (474 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 50)  (475 50)  routing T_9_3.lc_trk_g2_0 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (37 2)  (479 50)  (479 50)  LC_1 Logic Functioning bit
 (39 2)  (481 50)  (481 50)  LC_1 Logic Functioning bit
 (41 2)  (483 50)  (483 50)  LC_1 Logic Functioning bit
 (53 2)  (495 50)  (495 50)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (468 51)  (468 51)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (27 3)  (469 51)  (469 51)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 51)  (470 51)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 51)  (471 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 51)  (472 51)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (32 3)  (474 51)  (474 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (475 51)  (475 51)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.input_2_1
 (35 3)  (477 51)  (477 51)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.input_2_1
 (40 3)  (482 51)  (482 51)  LC_1 Logic Functioning bit
 (42 3)  (484 51)  (484 51)  LC_1 Logic Functioning bit
 (21 4)  (463 52)  (463 52)  routing T_9_3.sp4_h_r_19 <X> T_9_3.lc_trk_g1_3
 (22 4)  (464 52)  (464 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (465 52)  (465 52)  routing T_9_3.sp4_h_r_19 <X> T_9_3.lc_trk_g1_3
 (24 4)  (466 52)  (466 52)  routing T_9_3.sp4_h_r_19 <X> T_9_3.lc_trk_g1_3
 (21 5)  (463 53)  (463 53)  routing T_9_3.sp4_h_r_19 <X> T_9_3.lc_trk_g1_3
 (21 8)  (463 56)  (463 56)  routing T_9_3.sp4_h_r_43 <X> T_9_3.lc_trk_g2_3
 (22 8)  (464 56)  (464 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (465 56)  (465 56)  routing T_9_3.sp4_h_r_43 <X> T_9_3.lc_trk_g2_3
 (24 8)  (466 56)  (466 56)  routing T_9_3.sp4_h_r_43 <X> T_9_3.lc_trk_g2_3
 (27 8)  (469 56)  (469 56)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 56)  (470 56)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 56)  (471 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 56)  (472 56)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 56)  (474 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 56)  (475 56)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.wire_logic_cluster/lc_4/in_3
 (15 9)  (457 57)  (457 57)  routing T_9_3.sp4_v_t_29 <X> T_9_3.lc_trk_g2_0
 (16 9)  (458 57)  (458 57)  routing T_9_3.sp4_v_t_29 <X> T_9_3.lc_trk_g2_0
 (17 9)  (459 57)  (459 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (463 57)  (463 57)  routing T_9_3.sp4_h_r_43 <X> T_9_3.lc_trk_g2_3
 (28 9)  (470 57)  (470 57)  routing T_9_3.lc_trk_g2_0 <X> T_9_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 57)  (471 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 57)  (472 57)  routing T_9_3.lc_trk_g3_6 <X> T_9_3.wire_logic_cluster/lc_4/in_1
 (31 9)  (473 57)  (473 57)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (474 57)  (474 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (476 57)  (476 57)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.input_2_4
 (35 9)  (477 57)  (477 57)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.input_2_4
 (36 9)  (478 57)  (478 57)  LC_4 Logic Functioning bit
 (37 9)  (479 57)  (479 57)  LC_4 Logic Functioning bit
 (38 9)  (480 57)  (480 57)  LC_4 Logic Functioning bit
 (39 9)  (481 57)  (481 57)  LC_4 Logic Functioning bit
 (40 9)  (482 57)  (482 57)  LC_4 Logic Functioning bit
 (41 9)  (483 57)  (483 57)  LC_4 Logic Functioning bit
 (52 9)  (494 57)  (494 57)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 15)  (464 63)  (464 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control

 (4 3)  (500 51)  (500 51)  routing T_10_3.sp4_h_r_4 <X> T_10_3.sp4_h_l_37
 (6 3)  (502 51)  (502 51)  routing T_10_3.sp4_h_r_4 <X> T_10_3.sp4_h_l_37


LogicTile_11_3

 (12 10)  (550 58)  (550 58)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_h_l_45
 (11 11)  (549 59)  (549 59)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_h_l_45
 (13 11)  (551 59)  (551 59)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_h_l_45


IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 56)  (647 56)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (1 1)  (16 33)  (16 33)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (16 8)  (1 40)  (1 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_2_2

 (3 7)  (75 39)  (75 39)  routing T_2_2.sp12_h_l_23 <X> T_2_2.sp12_v_t_23
 (8 7)  (80 39)  (80 39)  routing T_2_2.sp4_v_b_1 <X> T_2_2.sp4_v_t_41
 (10 7)  (82 39)  (82 39)  routing T_2_2.sp4_v_b_1 <X> T_2_2.sp4_v_t_41


RAM_Tile_3_2

 (9 3)  (135 35)  (135 35)  routing T_3_2.sp4_v_b_1 <X> T_3_2.sp4_v_t_36
 (13 6)  (139 38)  (139 38)  routing T_3_2.sp4_v_b_5 <X> T_3_2.sp4_v_t_40


LogicTile_4_2

 (11 0)  (179 32)  (179 32)  routing T_4_2.sp4_h_l_45 <X> T_4_2.sp4_v_b_2
 (13 0)  (181 32)  (181 32)  routing T_4_2.sp4_h_l_45 <X> T_4_2.sp4_v_b_2
 (12 1)  (180 33)  (180 33)  routing T_4_2.sp4_h_l_45 <X> T_4_2.sp4_v_b_2


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_2_1

 (3 4)  (75 20)  (75 20)  routing T_2_1.sp12_v_b_0 <X> T_2_1.sp12_h_r_0
 (3 5)  (75 21)  (75 21)  routing T_2_1.sp12_v_b_0 <X> T_2_1.sp12_h_r_0


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_1

 (14 2)  (182 18)  (182 18)  routing T_4_1.sp12_h_l_3 <X> T_4_1.lc_trk_g0_4
 (14 3)  (182 19)  (182 19)  routing T_4_1.sp12_h_l_3 <X> T_4_1.lc_trk_g0_4
 (15 3)  (183 19)  (183 19)  routing T_4_1.sp12_h_l_3 <X> T_4_1.lc_trk_g0_4
 (17 3)  (185 19)  (185 19)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (15 5)  (183 21)  (183 21)  routing T_4_1.bot_op_0 <X> T_4_1.lc_trk_g1_0
 (17 5)  (185 21)  (185 21)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 6)  (189 22)  (189 22)  routing T_4_1.sp4_v_b_15 <X> T_4_1.lc_trk_g1_7
 (22 6)  (190 22)  (190 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (191 22)  (191 22)  routing T_4_1.sp4_v_b_15 <X> T_4_1.lc_trk_g1_7
 (26 6)  (194 22)  (194 22)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (29 6)  (197 22)  (197 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 22)  (198 22)  routing T_4_1.lc_trk_g0_4 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 22)  (199 22)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 22)  (200 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 22)  (202 22)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (39 6)  (207 22)  (207 22)  LC_3 Logic Functioning bit
 (47 6)  (215 22)  (215 22)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (189 23)  (189 23)  routing T_4_1.sp4_v_b_15 <X> T_4_1.lc_trk_g1_7
 (27 7)  (195 23)  (195 23)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 23)  (196 23)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 23)  (197 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 23)  (199 23)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 23)  (200 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (202 23)  (202 23)  routing T_4_1.lc_trk_g1_0 <X> T_4_1.input_2_3
 (14 15)  (182 31)  (182 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (15 15)  (183 31)  (183 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (16 15)  (184 31)  (184 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (17 15)  (185 31)  (185 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_6_1

 (9 6)  (285 22)  (285 22)  routing T_6_1.sp4_v_b_4 <X> T_6_1.sp4_h_l_41


LogicTile_7_1

 (3 6)  (337 22)  (337 22)  routing T_7_1.sp12_v_b_0 <X> T_7_1.sp12_v_t_23


LogicTile_9_1

 (3 15)  (445 31)  (445 31)  routing T_9_1.sp12_h_l_22 <X> T_9_1.sp12_v_t_22


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (77 14)  (77 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (77 13)  (77 13)  IOB_0 IO Functioning bit
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (1 9)  (97 6)  (97 6)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (17 13)  (77 2)  (77 2)  IOB_1 IO Functioning bit


IO_Tile_3_0

 (0 0)  (149 15)  (149 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (1 9)  (151 6)  (151 6)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (281 13)  (281 13)  IOB_0 IO Functioning bit
 (17 5)  (281 10)  (281 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (302 8)  (302 8)  IO control bit: GIODOWN1_REN_0

 (0 9)  (299 6)  (299 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (17 1)  (339 14)  (339 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (339 13)  (339 13)  IOB_0 IO Functioning bit
 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (4 9)  (350 6)  (350 6)  routing T_7_0.span12_vert_16 <X> T_7_0.lc_trk_g1_0
 (6 9)  (352 6)  (352 6)  routing T_7_0.span12_vert_16 <X> T_7_0.lc_trk_g1_0
 (7 9)  (353 6)  (353 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (368 4)  (368 4)  routing T_7_0.lc_trk_g1_0 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (338 4)  (338 4)  IOB_1 IO Functioning bit
 (13 11)  (369 5)  (369 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (339 2)  (339 2)  IOB_1 IO Functioning bit
 (16 14)  (338 0)  (338 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (12 10)  (476 4)  (476 4)  routing T_9_0.lc_trk_g1_4 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (477 4)  (477 4)  routing T_9_0.lc_trk_g1_4 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (458 2)  (458 2)  routing T_9_0.span12_vert_20 <X> T_9_0.lc_trk_g1_4
 (6 13)  (460 2)  (460 2)  routing T_9_0.span12_vert_20 <X> T_9_0.lc_trk_g1_4
 (7 13)  (461 2)  (461 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (16 0)  (500 15)  (500 15)  IOB_0 IO Functioning bit
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (5 2)  (513 12)  (513 12)  routing T_10_0.span4_vert_43 <X> T_10_0.lc_trk_g0_3
 (6 2)  (514 12)  (514 12)  routing T_10_0.span4_vert_43 <X> T_10_0.lc_trk_g0_3
 (7 2)  (515 12)  (515 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (516 12)  (516 12)  routing T_10_0.span4_vert_43 <X> T_10_0.lc_trk_g0_3
 (8 3)  (516 13)  (516 13)  routing T_10_0.span4_vert_43 <X> T_10_0.lc_trk_g0_3
 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (12 4)  (530 11)  (530 11)  routing T_10_0.lc_trk_g1_1 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (500 11)  (500 11)  IOB_0 IO Functioning bit
 (13 5)  (531 10)  (531 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (5 8)  (513 7)  (513 7)  routing T_10_0.span4_vert_33 <X> T_10_0.lc_trk_g1_1
 (6 8)  (514 7)  (514 7)  routing T_10_0.span4_vert_33 <X> T_10_0.lc_trk_g1_1
 (7 8)  (515 7)  (515 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_33 lc_trk_g1_1
 (8 8)  (516 7)  (516 7)  routing T_10_0.span4_vert_33 <X> T_10_0.lc_trk_g1_1
 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0

 (16 10)  (500 4)  (500 4)  IOB_1 IO Functioning bit
 (12 11)  (530 5)  (530 5)  routing T_10_0.lc_trk_g0_3 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (531 5)  (531 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit
 (16 14)  (500 0)  (500 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


