// Seed: 3079099710
module module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(posedge 1) id_2)
  else;
  module_2(
      id_2, id_2, id_1
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    output tri id_5
);
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12;
  module_0(
      id_10
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
