 
 

#ifndef HW_ATL2_LLH_INTERNAL_H
#define HW_ATL2_LLH_INTERNAL_H

 
#define HW_ATL2_RPF_PIF_RPF_REDIR2_ENI_ADR 0x000054C8
#define HW_ATL2_RPF_PIF_RPF_REDIR2_ENI_MSK 0x00001000
#define HW_ATL2_RPF_PIF_RPF_REDIR2_ENI_MSKN 0xFFFFEFFF
#define HW_ATL2_RPF_PIF_RPF_REDIR2_ENI_SHIFT 12
#define HW_ATL2_RPF_PIF_RPF_REDIR2_ENI_WIDTH 1
#define HW_ATL2_RPF_PIF_RPF_REDIR2_ENI_DEFAULT 0x0

 
#define HW_ATL2_RPF_PIF_RPF_RSS_HASH_TYPEI_ADR 0x000054C8
#define HW_ATL2_RPF_PIF_RPF_RSS_HASH_TYPEI_MSK 0x000001FF
#define HW_ATL2_RPF_PIF_RPF_RSS_HASH_TYPEI_MSKN 0xFFFFFE00
#define HW_ATL2_RPF_PIF_RPF_RSS_HASH_TYPEI_SHIFT 0
#define HW_ATL2_RPF_PIF_RPF_RSS_HASH_TYPEI_WIDTH 9

 

 
#define HW_ATL2_RPF_NEW_EN_ADR 0x00005104
 
#define HW_ATL2_RPF_NEW_EN_MSK 0x00000800
 
#define HW_ATL2_RPF_NEW_EN_MSKN 0xfffff7ff
 
#define HW_ATL2_RPF_NEW_EN_SHIFT 11
 
#define HW_ATL2_RPF_NEW_EN_WIDTH 1
 
#define HW_ATL2_RPF_NEW_EN_DEFAULT 0x0

 

 
#define HW_ATL2_RPFL2UC_TAG_ADR(filter) (0x00005114 + (filter) * 0x8)
 
#define HW_ATL2_RPFL2UC_TAG_MSK 0x0FC00000
 
#define HW_ATL2_RPFL2UC_TAG_MSKN 0xF03FFFFF
 
#define HW_ATL2_RPFL2UC_TAG_SHIFT 22
 
#define HW_ATL2_RPFL2UC_TAG_WIDTH 6
 
#define HW_ATL2_RPFL2UC_TAG_DEFAULT 0x0

 

 
#define HW_ATL2_RPF_L2_BC_TAG_ADR 0x000050F0
 
#define HW_ATL2_RPF_L2_BC_TAG_MSK 0x0000003F
 
#define HW_ATL2_RPF_L2_BC_TAG_MSKN 0xffffffc0
 
#define HW_ATL2_RPF_L2_BC_TAG_SHIFT 0
 
#define HW_ATL2_RPF_L2_BC_TAG_WIDTH 6
 
#define HW_ATL2_RPF_L2_BC_TAG_DEFAULT 0x0

 

 
#define HW_ATL2_RPF_RSS_REDIR_ADR(TC, INDEX) (0x00006200 + \
					(0x100 * !!((TC) > 3)) + (INDEX) * 4)
 
#define HW_ATL2_RPF_RSS_REDIR_MSK(TC)  (0x00000001F << (5 * ((TC) % 4)))
 
#define HW_ATL2_RPF_RSS_REDIR_SHIFT(TC) (5 * ((TC) % 4))
 
#define HW_ATL2_RPF_RSS_REDIR_WIDTH 5
 
#define HW_ATL2_RPF_RSS_REDIR_DEFAULT 0x0

 

 
#define HW_ATL2_RPF_VL_TAG_ADR(filter) (0x00005290 + (filter) * 0x4)
 
#define HW_ATL2_RPF_VL_TAG_MSK 0x0000F000
 
#define HW_ATL2_RPF_VL_TAG_MSKN 0xFFFF0FFF
 
#define HW_ATL2_RPF_VL_TAG_SHIFT 12
 
#define HW_ATL2_RPF_VL_TAG_WIDTH 4
 
#define HW_ATL2_RPF_VL_TAG_DEFAULT 0x0

 

 
#define HW_ATL2_RX_Q_TC_MAP_ADR(queue) \
	(((queue) < 32) ? 0x00005900 + ((queue) / 8) * 4 : 0)
 
#define HW_ATL2_RX_Q_TC_MAP_SHIFT(queue) \
	(((queue) < 32) ? ((queue) * 4) % 32 : 0)
 
#define HW_ATL2_RX_Q_TC_MAP_WIDTH 3
 
#define HW_ATL2_RX_Q_TC_MAP_DEFAULT 0x0

 

 
#define HW_ATL2_TPB_TX_TC_Q_RAND_MAP_EN_ADR 0x00007900
 
#define HW_ATL2_TPB_TX_TC_Q_RAND_MAP_EN_MSK 0x00000200
 
#define HW_ATL2_TPB_TX_TC_Q_RAND_MAP_EN_MSKN 0xFFFFFDFF
 
#define HW_ATL2_TPB_TX_TC_Q_RAND_MAP_EN_SHIFT 9
 
#define HW_ATL2_TPB_TX_TC_Q_RAND_MAP_EN_WIDTH 1
 
#define HW_ATL2_TPB_TX_TC_Q_RAND_MAP_EN_DEFAULT 0x0

 

 
#define HW_ATL2_TPB_TX_BUF_CLK_GATE_EN_ADR 0x00007900
 
#define HW_ATL2_TPB_TX_BUF_CLK_GATE_EN_MSK 0x00000020
 
#define HW_ATL2_TPB_TX_BUF_CLK_GATE_EN_MSKN 0xffffffdf
 
#define HW_ATL2_TPB_TX_BUF_CLK_GATE_EN_SHIFT 5
 
#define HW_ATL2_TPB_TX_BUF_CLK_GATE_EN_WIDTH 1
 
#define HW_ATL2_TPB_TX_BUF_CLK_GATE_EN_DEFAULT 0x0

 

 
#define HW_ATL2_TX_Q_TC_MAP_ADR(queue) \
	(((queue) < 32) ? 0x0000799C + ((queue) / 4) * 4 : 0)
 
#define HW_ATL2_TX_Q_TC_MAP_SHIFT(queue) \
	(((queue) < 32) ? ((queue) * 8) % 32 : 0)
 
#define HW_ATL2_TX_Q_TC_MAP_WIDTH 3
 
#define HW_ATL2_TX_Q_TC_MAP_DEFAULT 0x0

 

 
#define HW_ATL2_TPS_DATA_TC_ARB_MODE_ADR 0x00007100
 
#define HW_ATL2_TPS_DATA_TC_ARB_MODE_MSK 0x00000003
 
#define HW_ATL2_TPS_DATA_TC_ARB_MODE_MSKN 0xfffffffc
 
#define HW_ATL2_TPS_DATA_TC_ARB_MODE_SHIFT 0
 
#define HW_ATL2_TPS_DATA_TC_ARB_MODE_WIDTH 2
 
#define HW_ATL2_TPS_DATA_TC_ARB_MODE_DEFAULT 0x0

 

 
#define HW_ATL2_TPS_DATA_TCTCREDIT_MAX_ADR(tc) (0x00007110 + (tc) * 0x4)
 
#define HW_ATL2_TPS_DATA_TCTCREDIT_MAX_MSK 0xffff0000
 
#define HW_ATL2_TPS_DATA_TCTCREDIT_MAX_MSKN 0x0000ffff
 
#define HW_ATL2_TPS_DATA_TCTCREDIT_MAX_SHIFT 16
 
#define HW_ATL2_TPS_DATA_TCTCREDIT_MAX_WIDTH 16
 
#define HW_ATL2_TPS_DATA_TCTCREDIT_MAX_DEFAULT 0x0

 

 
#define HW_ATL2_TPS_DATA_TCTWEIGHT_ADR(tc) (0x00007110 + (tc) * 0x4)
 
#define HW_ATL2_TPS_DATA_TCTWEIGHT_MSK 0x00007fff
 
#define HW_ATL2_TPS_DATA_TCTWEIGHT_MSKN 0xffff8000
 
#define HW_ATL2_TPS_DATA_TCTWEIGHT_SHIFT 0
 
#define HW_ATL2_TPS_DATA_TCTWEIGHT_WIDTH 15
 
#define HW_ATL2_TPS_DATA_TCTWEIGHT_DEFAULT 0x0

 

#define HW_ATL2_TX_INTR_MODERATION_CTL_ADR(queue) (0x00007c28u + (queue) * 0x40)

 
#define HW_ATL2_LT_CTRL_ADR 0x00007a1c

#define HW_ATL2_LT_CTRL_AVB_LEN_CMP_TRSHLD_MSK 0xFFFF0000
#define HW_ATL2_LT_CTRL_AVB_LEN_CMP_TRSHLD_SHIFT 16

#define HW_ATL2_LT_CTRL_CLK_RATIO_MSK 0x0000FF00
#define HW_ATL2_LT_CTRL_CLK_RATIO_SHIFT 8
#define HW_ATL2_LT_CTRL_CLK_RATIO_QUATER_SPEED 4
#define HW_ATL2_LT_CTRL_CLK_RATIO_HALF_SPEED 2
#define HW_ATL2_LT_CTRL_CLK_RATIO_FULL_SPEED 1

#define HW_ATL2_LT_CTRL_25G_MODE_SUPPORT_MSK 0x00000008
#define HW_ATL2_LT_CTRL_25G_MODE_SUPPORT_SHIFT 3

#define HW_ATL2_LT_CTRL_LINK_SPEED_MSK 0x00000007
#define HW_ATL2_LT_CTRL_LINK_SPEED_SHIFT 0

 
#define HW_ATL2_FPGA_VER_ADR 0x000000f4
#define HW_ATL2_FPGA_VER_U32(mj, mi, bl, rv) \
	((((mj) & 0xff) << 24) | \
	 (((mi) & 0xff) << 16) | \
	 (((bl) & 0xff) << 8) | \
	 (((rv) & 0xff) << 0))

 

 
#define HW_ATL2_RPF_ACT_RSLVR_REQ_TAG_ADR(filter) \
	(0x00014000u + (filter) * 0x10)
 
#define HW_ATL2_RPF_ACT_RSLVR_REQ_TAG_MSK 0xFFFFFFFFu
 
#define HW_ATL2_RPF_ACT_RSLVR_REQ_TAG_MSKN 0x00000000u
 
#define HW_ATL2_RPF_ACT_RSLVR_REQ_TAG_SHIFT 0
 
#define HW_ATL2_RPF_ACT_RSLVR_REQ_TAG_WIDTH 31
 
#define HW_ATL2_RPF_ACT_RSLVR_REQ_TAG_DEFAULT 0x0

 
#define HW_ATL2_RPF_ACT_RSLVR_TAG_MASK_ADR(filter) \
	(0x00014004u + (filter) * 0x10)
 
#define HW_ATL2_RPF_ACT_RSLVR_TAG_MASK_MSK 0xFFFFFFFFu
 
#define HW_ATL2_RPF_ACT_RSLVR_TAG_MASK_MSKN 0x00000000u
 
#define HW_ATL2_RPF_ACT_RSLVR_TAG_MASK_SHIFT 0
 
#define HW_ATL2_RPF_ACT_RSLVR_TAG_MASK_WIDTH 31
 
#define HW_ATL2_RPF_ACT_RSLVR_TAG_MASK_DEFAULT 0x0

 
#define HW_ATL2_RPF_ACT_RSLVR_ACTN_ADR(filter) \
	(0x00014008u + (filter) * 0x10)
 
#define HW_ATL2_RPF_ACT_RSLVR_ACTN_MSK 0x000007FFu
 
#define HW_ATL2_RPF_ACT_RSLVR_ACTN_MSKN 0xFFFFF800u
 
#define HW_ATL2_RPF_ACT_RSLVR_ACTN_SHIFT 0
 
#define HW_ATL2_RPF_ACT_RSLVR_ACTN_WIDTH 10
 
#define HW_ATL2_RPF_ACT_RSLVR_ACTN_DEFAULT 0x0

 
 
#define HW_ATL2_RPF_REC_TAB_EN_ADR 0x00006ff0u
 
#define HW_ATL2_RPF_REC_TAB_EN_MSK 0x0000FFFFu
 
#define HW_ATL2_RPF_REC_TAB_EN_MSKN 0xFFFF0000u
 
#define HW_ATL2_RPF_REC_TAB_EN_SHIFT 0
 
#define HW_ATL2_RPF_REC_TAB_EN_WIDTH 16
 
#define HW_ATL2_RPF_REC_TAB_EN_DEFAULT 0x0

 
#define HW_ATL2_MIF_SHARED_BUFFER_IN_ADR(dword) (0x00012000U + (dword) * 0x4U)
 
#define HW_ATL2_MIF_SHARED_BUFFER_OUT_ADR(dword) (0x00013000U + (dword) * 0x4U)

 
 
#define HW_ATL2_MIF_HOST_FINISHED_WRITE_ADR 0x00000e00u
 
#define HW_ATL2_MIF_HOST_FINISHED_WRITE_MSK 0x00000001u
 
#define HW_ATL2_MIF_HOST_FINISHED_WRITE_MSKN 0xFFFFFFFEu
 
#define HW_ATL2_MIF_HOST_FINISHED_WRITE_SHIFT 0
 
#define HW_ATL2_MIF_HOST_FINISHED_WRITE_WIDTH 1
 
#define HW_ATL2_MIF_HOST_FINISHED_WRITE_DEFAULT 0x0

 
 
#define HW_ATL2_MIF_MCP_FINISHED_READ_ADR 0x00000e04u
 
#define HW_ATL2_MIF_MCP_FINISHED_READ_MSK 0x00000001u
 
#define HW_ATL2_MIF_MCP_FINISHED_READ_MSKN 0xFFFFFFFEu
 
#define HW_ATL2_MIF_MCP_FINISHED_READ_SHIFT 0
 
#define HW_ATL2_MIF_MCP_FINISHED_READ_WIDTH 1
 
#define HW_ATL2_MIF_MCP_FINISHED_READ_DEFAULT 0x0

 
#define HW_ATL2_MIF_BOOT_REG_ADR 0x00003040u

#define HW_ATL2_MCP_HOST_REQ_INT_READY BIT(0)

#define HW_ATL2_MCP_HOST_REQ_INT_ADR 0x00000F00u
#define HW_ATL2_MCP_HOST_REQ_INT_SET_ADR 0x00000F04u
#define HW_ATL2_MCP_HOST_REQ_INT_CLR_ADR 0x00000F08u

#endif  
