{
  "creator": "Yosys 0.8+498 (git sha1 1bdc7e9d, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)",
  "modules": {
    "bar": {
      "attributes": {
        "cells_not_processed": 1,
        "src": "attrib06_operator_suffix.v:1"
      },
      "parameters": {
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inp_a": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "inp_b": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ]
        }
      },
      "cells": {
        "$add$attrib06_operator_suffix.v:10$2": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 8,
            "B_SIGNED": 0,
            "B_WIDTH": 8,
            "Y_WIDTH": 8
          },
          "attributes": {
            "ripple_adder": 1,
            "src": "attrib06_operator_suffix.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": {
              "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
              "attributes": {
            }
            },
            "B": {
              "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
              "attributes": {
            }
            },
            "Y": {
              "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
              "attributes": {
            }
            }
          }
        }
      },
      "netnames": {
        "$0\\out[7:0]": {
          "hide_name": 1,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:8"
          }
        },
        "$add$attrib06_operator_suffix.v:10$2_Y": {
          "hide_name": 1,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:10"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:2"
          }
        },
        "inp_a": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:4"
          }
        },
        "inp_b": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:5"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:6"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:3"
          }
        }
      }
    },
    "foo": {
      "attributes": {
        "cells_not_processed": 1,
        "src": "attrib06_operator_suffix.v:14"
      },
      "parameters": {
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inp_a": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "inp_b": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ]
        }
      },
      "cells": {
        "bar_instance": {
          "hide_name": 0,
          "type": "bar",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "attrib06_operator_suffix.v:21"
          },
          "port_directions": {
            "$1": "output",
            "$2": "output",
            "$3": "output",
            "$4": "output",
            "$5": "output"
          },
          "connections": {
            "$1": {
              "bits": [ 2 ],
              "attributes": {
            }
            },
            "$2": {
              "bits": [ 3 ],
              "attributes": {
            }
            },
            "$3": {
              "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
              "attributes": {
            }
            },
            "$4": {
              "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
              "attributes": {
            }
            },
            "$5": {
              "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
              "attributes": {
            }
            }
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:15"
          }
        },
        "inp_a": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:17"
          }
        },
        "inp_b": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:18"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:19"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "attrib06_operator_suffix.v:16"
          }
        }
      }
    }
  }
}
