$date
	Wed Oct 29 05:02:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JK_latch_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # E $end
$var reg 1 $ J $end
$var reg 1 % K $end
$scope module uut $end
$var wire 1 # E $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ! Qbar $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#10
1#
#20
1%
#30
0!
1"
0%
1$
#40
1!
0"
1%
#50
