// Seed: 284802110
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4
);
  wire id_6;
  assign id_0 = -1'b0;
  wire id_7 = id_7, id_8;
  module_0 modCall_1 ();
  wire id_9, id_10;
endmodule
module module_2 (
    output wand id_0,
    id_34,
    output tri0 id_1,
    input wand id_2,
    output wire id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    output wire id_13,
    input tri id_14,
    input tri1 id_15,
    output uwire id_16,
    input uwire id_17,
    input wire id_18,
    output wand id_19,
    input tri0 id_20,
    id_35 = $display(-1 << id_2),
    input wor id_21,
    inout wand id_22,
    input uwire id_23,
    input supply1 id_24,
    input supply0 id_25,
    input wand id_26,
    output wire id_27,
    input supply0 id_28,
    input tri1 id_29,
    input uwire id_30,
    input tri0 id_31,
    input wor id_32
);
  assign id_3 = -1;
  assign id_9 = id_29;
  module_0 modCall_1 ();
  assign id_34 = id_8;
endmodule
