// Seed: 450967134
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2
);
  always id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    output logic id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7
);
  initial id_3 <= 1 - 1 || 1;
  supply1 id_9 = id_6;
  uwire   id_10 = 1, id_11;
  wire id_12, id_13, id_14;
  module_0(
      id_7, id_9, id_5
  );
endmodule
