{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512524450410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512524450418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 17:40:50 2017 " "Processing started: Tue Dec 05 17:40:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512524450418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524450418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sendblock -c sendblock " "Command: quartus_map --read_settings_files=on --write_settings_files=off sendblock -c sendblock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524450418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512524451124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512524451124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sendblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file sendblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sendblock " "Found entity 1: sendblock" {  } { { "sendblock.sv" "" { Text "U:/send block/sendblock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512524461879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524461879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsc.sv 1 1 " "Found 1 design units, including 1 entities, in source file bsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BSC " "Found entity 1: BSC" {  } { { "BSC.sv" "" { Text "U:/send block/BSC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512524462069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524462069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bic.sv 1 1 " "Found 1 design units, including 1 entities, in source file bic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIC " "Found entity 1: BIC" {  } { { "BIC.sv" "" { Text "U:/send block/BIC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512524462385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524462385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file srclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRclock " "Found entity 1: SRclock" {  } { { "SRclock.sv" "" { Text "U:/send block/SRclock.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512524462542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524462542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pari2seri.sv 2 2 " "Found 2 design units, including 2 entities, in source file pari2seri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pari2seri " "Found entity 1: pari2seri" {  } { { "pari2seri.sv" "" { Text "U:/send block/pari2seri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512524462689 ""} { "Info" "ISGN_ENTITY_NAME" "2 pari2seri_testbench " "Found entity 2: pari2seri_testbench" {  } { { "pari2seri.sv" "" { Text "U:/send block/pari2seri.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512524462689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524462689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sendblock " "Elaborating entity \"sendblock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512524462871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BSC BSC:bt1 " "Elaborating entity \"BSC\" for hierarchy \"BSC:bt1\"" {  } { { "sendblock.sv" "bt1" { Text "U:/send block/sendblock.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512524463001 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "BSC.sv(20) " "Verilog HDL Conditional Statement error at BSC.sv(20): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "BSC.sv" "" { Text "U:/send block/BSC.sv" 20 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512524463002 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BSC:bt1 " "Can't elaborate user hierarchy \"BSC:bt1\"" {  } { { "sendblock.sv" "bt1" { Text "U:/send block/sendblock.sv" 11 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512524463002 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512524463676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 17:41:03 2017 " "Processing ended: Tue Dec 05 17:41:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512524463676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512524463676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512524463676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512524463676 ""}
