

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_2'
================================================================
* Date:           Mon Apr 17 11:33:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1878|     5590|  18.780 us|  55.900 us|  1879|  5591|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sort_procedure  |     1824|     5536|  228 ~ 692|          -|          -|     8|        no|
        | + output_bucket  |       80|      544|     5 ~ 34|          -|          -|    16|        no|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket1 = alloca i64 1"   --->   Operation 12 'alloca' 'bucket1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_pointer1 = alloca i64 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:29]   --->   Operation 13 'alloca' 'bucket_pointer1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_pointer2 = alloca i64 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:30]   --->   Operation 14 'alloca' 'bucket_pointer2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_1, i32 %bucket_pointer1"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_2, i1 %bucket_pointer2"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 0, i4 %i" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 18 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:26]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sorted_data"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_1, i32 %bucket_pointer1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_2, i1 %bucket_pointer2"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln39 = br void %output_bucket" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 27 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln39 = icmp_eq  i4 %i_1, i4 8" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 29 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.79ns)   --->   "%i_2 = add i4 %i_1, i4 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 31 'add' 'i_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %output_bucket.split, void %for.end61" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 32 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %i_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 33 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln41 = call void @input_bucket_parallel_2.1, i3 %trunc_ln39, i32 %sorted_data, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41]   --->   Operation 34 'call' 'call_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:65]   --->   Operation 35 'ret' 'ret_ln65' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 36 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln41 = call void @input_bucket_parallel_2.1, i3 %trunc_ln39, i32 %sorted_data, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:41]   --->   Operation 37 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 38 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%l = phi i5 %add_ln44_1, void %for.inc45, i5 0, void %output_bucket.split" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 39 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%k = phi i32 %k_3, void %for.inc45, i32 0, void %output_bucket.split"   --->   Operation 40 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 %add_ln44_2, void %for.inc45, i9 0, void %output_bucket.split" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 41 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln44_2 = add i9 %phi_mul, i9 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 42 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.75ns)   --->   "%icmp_ln44 = icmp_eq  i5 %l, i5 16" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 43 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln44_1 = add i5 %l, i5 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 45 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_45_1.split, void %for.inc56.preheader" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 46 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %l" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 47 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_pointer1_addr = getelementptr i32 %bucket_pointer1, i64 0, i64 %zext_ln44" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 48 'getelementptr' 'bucket_pointer1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.67ns)   --->   "%bucket_pointer1_load = load i4 %bucket_pointer1_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 49 'load' 'bucket_pointer1_load' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer, i32 %bucket_pointer1, i1 %bucket_pointer2"   --->   Operation 50 'call' 'call_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln39 = store i4 %i_2, i4 %i" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 51 'store' 'store_ln39' <Predicate = (icmp_ln44)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 52 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.67ns)   --->   "%bucket_pointer1_load = load i4 %bucket_pointer1_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 53 'load' 'bucket_pointer1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 54 [1/1] (0.99ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %bucket_pointer1_load, i32 0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45]   --->   Operation 54 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %VITIS_LOOP_50_2, void %for.body19.lr.ph" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45]   --->   Operation 55 'br' 'br_ln45' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %bucket_pointer1_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:45]   --->   Operation 56 'trunc' 'trunc_ln45' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.01ns)   --->   "%call_ln44 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1, i32 %k, i31 %trunc_ln45, i9 %phi_mul, i32 %bucket1, i32 %sorted_data" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 57 'call' 'call_ln44' <Predicate = (icmp_ln45)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.01>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln44 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1, i32 %k, i31 %trunc_ln45, i9 %phi_mul, i32 %bucket1, i32 %sorted_data" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 58 'call' 'call_ln44' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [1/1] (1.01ns)   --->   "%empty = add i32 %bucket_pointer1_load, i32 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 59 'add' 'empty' <Predicate = (icmp_ln45)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln0 = br void %VITIS_LOOP_50_2"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.42>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%bucket_pointer2_addr = getelementptr i1 %bucket_pointer2, i64 0, i64 %zext_ln44" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 61 'getelementptr' 'bucket_pointer2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.67ns)   --->   "%bucket_pointer2_load = load i4 %bucket_pointer2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 62 'load' 'bucket_pointer2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.44>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %empty, void %for.body19.lr.ph, i32 %k, void %VITIS_LOOP_45_1.split"   --->   Operation 63 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (0.67ns)   --->   "%bucket_pointer2_load = load i4 %bucket_pointer2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 64 'load' 'bucket_pointer2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%bucket_pointer2_load_cast3 = zext i1 %bucket_pointer2_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 65 'zext' 'bucket_pointer2_load_cast3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln50 = br i1 %bucket_pointer2_load, void %for.inc45, void %for.body34.lr.ph" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:50]   --->   Operation 66 'br' 'br_ln50' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln50 = add i32 %k_2, i32 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:50]   --->   Operation 67 'add' 'add_ln50' <Predicate = (bucket_pointer2_load)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [2/2] (0.42ns)   --->   "%call_ln44 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2, i32 %k_2, i32 %add_ln50, i9 %phi_mul, i32 %sorted_data" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 68 'call' 'call_ln44' <Predicate = (bucket_pointer2_load)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.44>
ST_9 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln44 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2, i32 %k_2, i32 %add_ln50, i9 %phi_mul, i32 %sorted_data" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 69 'call' 'call_ln44' <Predicate = (bucket_pointer2_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln44 = add i32 %k_2, i32 %bucket_pointer2_load_cast3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 70 'add' 'add_ln44' <Predicate = (bucket_pointer2_load)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln44 = br void %for.inc45" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 71 'br' 'br_ln44' <Predicate = (bucket_pointer2_load)> <Delay = 0.42>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%k_3 = phi i32 %add_ln44, void %for.body34.lr.ph, i32 %k_2, void %VITIS_LOOP_50_2"   --->   Operation 72 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44]   --->   Operation 73 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_separate_bucket_parallel_2_Pipeline_clear_bucket_pointer, i32 %bucket_pointer1, i1 %bucket_pointer2"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln39 = br void %output_bucket" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39]   --->   Operation 75 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln39', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39) of constant 0 on local variable 'i' [15]  (0.427 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.797ns
The critical path consists of the following:
	'load' operation ('i', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39) on local variable 'i' [18]  (0 ns)
	'add' operation ('i', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39) [21]  (0.797 ns)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('l', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) with incoming values : ('add_ln44_1', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [29]  (0.427 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'phi' operation ('l', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) with incoming values : ('add_ln44_1', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [29]  (0 ns)
	'add' operation ('add_ln44_1', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [35]  (0.789 ns)
	blocking operation 0.391 ns on control path)

 <State 6>: 3.68ns
The critical path consists of the following:
	'load' operation ('bucket_pointer1_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) on array 'bucket_pointer1', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:29 [41]  (0.677 ns)
	'call' operation ('call_ln44', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) to 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_45_1' [46]  (2.01 ns)
	blocking operation 0.991 ns on control path)

 <State 7>: 1.02ns
The critical path consists of the following:
	'add' operation ('empty', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [47]  (1.02 ns)

 <State 8>: 1.44ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('empty', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) ('add_ln44', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [50]  (0 ns)
	'add' operation ('add_ln50', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:50) [56]  (1.02 ns)
	'call' operation ('call_ln44', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) to 'radix_sort_separate_bucket_parallel_2_Pipeline_VITIS_LOOP_50_2' [57]  (0.427 ns)

 <State 9>: 1.44ns
The critical path consists of the following:
	'add' operation ('add_ln44', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [58]  (1.02 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('empty', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) ('add_ln44', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [61]  (0.427 ns)
	'phi' operation ('k') with incoming values : ('empty', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) ('add_ln44', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44) [61]  (0 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
