--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml multiplier.twx multiplier.ncd -o multiplier.twr
multiplier.pcf

Design file:              multiplier.ncd
Physical constraint file: multiplier.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
multiplicand<0>|   13.504(R)|   -1.096(R)|clk_BUFGP         |   0.000|
multiplicand<1>|   12.589(R)|   -0.008(R)|clk_BUFGP         |   0.000|
multiplicand<2>|   12.779(R)|   -0.788(R)|clk_BUFGP         |   0.000|
multiplicand<3>|   12.783(R)|   -0.595(R)|clk_BUFGP         |   0.000|
multiplicand<4>|   13.074(R)|   -1.154(R)|clk_BUFGP         |   0.000|
multiplicand<5>|   12.891(R)|   -1.299(R)|clk_BUFGP         |   0.000|
multiplier<0>  |   13.057(R)|    0.073(R)|clk_BUFGP         |   0.000|
multiplier<1>  |   11.167(R)|   -0.363(R)|clk_BUFGP         |   0.000|
multiplier<2>  |    9.257(R)|   -0.011(R)|clk_BUFGP         |   0.000|
multiplier<3>  |    7.419(R)|    0.167(R)|clk_BUFGP         |   0.000|
multiplier<4>  |    5.323(R)|   -0.135(R)|clk_BUFGP         |   0.000|
multiplier<5>  |    2.643(R)|    0.002(R)|clk_BUFGP         |   0.000|
start          |    1.404(R)|    0.589(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
product<0>  |    5.759(R)|clk_BUFGP         |   0.000|
product<1>  |    5.759(R)|clk_BUFGP         |   0.000|
product<2>  |    5.755(R)|clk_BUFGP         |   0.000|
product<3>  |    5.774(R)|clk_BUFGP         |   0.000|
product<4>  |    5.763(R)|clk_BUFGP         |   0.000|
product<5>  |    5.760(R)|clk_BUFGP         |   0.000|
product<6>  |    5.769(R)|clk_BUFGP         |   0.000|
product<7>  |    5.760(R)|clk_BUFGP         |   0.000|
product<8>  |    5.761(R)|clk_BUFGP         |   0.000|
product<9>  |    5.772(R)|clk_BUFGP         |   0.000|
product<10> |    5.761(R)|clk_BUFGP         |   0.000|
product<11> |    5.761(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Apr 05 01:10:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



