Analysis & Synthesis report for sistema
Mon Sep 09 21:57:13 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0|altsyncram_8j61:auto_generated
 14. Source assignments for cpu:CPU|ram:RAM|altsyncram:ram_rtl_0|altsyncram_od81:auto_generated
 15. Parameter Settings for User Entity Instance: divisor_frequencia:div_freq
 16. Parameter Settings for User Entity Instance: cpu:CPU|endereco:endereco
 17. Parameter Settings for User Entity Instance: cpu:CPU|rom:ROM
 18. Parameter Settings for User Entity Instance: cpu:CPU|ram:RAM
 19. Parameter Settings for Inferred Entity Instance: cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0
 20. Parameter Settings for Inferred Entity Instance: cpu:CPU|ram:RAM|altsyncram:ram_rtl_0
 21. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div3
 22. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod4
 23. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod3
 25. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod2
 27. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod1
 29. Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "modulosaida:ModuloSaida"
 32. Port Connectivity Checks: "cpu:CPU|multiplexador4:mux_BR_escrita"
 33. Port Connectivity Checks: "cpu:CPU|multiplexador2:mux_ULA"
 34. Port Connectivity Checks: "cpu:CPU|ram:RAM"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 09 21:57:13 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; sistema                                     ;
; Top-level Entity Name              ; sistema                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,174                                       ;
;     Total combinational functions  ; 7,186                                       ;
;     Dedicated logic registers      ; 2,094                                       ;
; Total registers                    ; 2094                                        ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; sistema            ; sistema            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+--------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; sistema.v                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v                            ;         ;
; divisor_frequencia.v                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/divisor_frequencia.v                 ;         ;
; debounce.v                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v                           ;         ;
; cpu.v                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v                                ;         ;
; endereco.v                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/endereco.v                           ;         ;
; rom.v                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v                                ;         ;
; unidade_controle.v                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v                   ;         ;
; banco_registrador.v                  ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v                  ;         ;
; ula.v                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v                                ;         ;
; ulacontrol.v                         ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ulacontrol.v                         ;         ;
; ram.v                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ram.v                                ;         ;
; multiplexador2.v                     ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador2.v                     ;         ;
; multiplexador4.v                     ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador4.v                     ;         ;
; modulosaida.v                        ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v                        ;         ;
; displayss.v                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/displayss.v                          ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal171.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                           ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_8j61.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/altsyncram_8j61.tdf               ;         ;
; db/sistema.ram0_rom_e1d579b4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sistema.ram0_rom_e1d579b4.hdl.mif ;         ;
; db/altsyncram_od81.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/altsyncram_od81.tdf               ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_ikm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_ikm.tdf                ;         ;
; db/sign_div_unsign_anh.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_anh.tdf           ;         ;
; db/alt_u_div_7af.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_7af.tdf                 ;         ;
; db/add_sub_7pc.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_3bm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_3bm.tdf                ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_olh.tdf           ;         ;
; db/alt_u_div_47f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf                 ;         ;
; db/lpm_divide_dkm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_dkm.tdf                ;         ;
; db/sign_div_unsign_5nh.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_5nh.tdf           ;         ;
; db/alt_u_div_u9f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_u9f.tdf                 ;         ;
; db/lpm_divide_3jm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_3jm.tdf                ;         ;
; db/sign_div_unsign_rlh.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_rlh.tdf           ;         ;
; db/alt_u_div_a7f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_a7f.tdf                 ;         ;
; db/lpm_divide_0jm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_0jm.tdf                ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 9,174     ;
;                                             ;           ;
; Total combinational functions               ; 7186      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 4141      ;
;     -- 3 input functions                    ; 1421      ;
;     -- <=2 input functions                  ; 1624      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6090      ;
;     -- arithmetic mode                      ; 1096      ;
;                                             ;           ;
; Total registers                             ; 2094      ;
;     -- Dedicated logic registers            ; 2094      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
; Total memory bits                           ; 20480     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clock_uso ;
; Maximum fan-out                             ; 2122      ;
; Total fan-out                               ; 30656     ;
; Average fan-out                             ; 3.24      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |sistema                                     ; 7186 (19)           ; 2094 (0)                  ; 20480       ; 0            ; 0       ; 0         ; 59   ; 0            ; |sistema                                                                                                                         ; sistema             ; work         ;
;    |cpu:CPU|                                 ; 3755 (6)            ; 2058 (0)                  ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU                                                                                                                 ; cpu                 ; work         ;
;       |banco_registrador:banco_registrador|  ; 2796 (2796)         ; 2049 (2049)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|banco_registrador:banco_registrador                                                                             ; banco_registrador   ; work         ;
;       |endereco:endereco|                    ; 56 (56)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|endereco:endereco                                                                                               ; endereco            ; work         ;
;       |multiplexador2:mux_ULA|               ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|multiplexador2:mux_ULA                                                                                          ; multiplexador2      ; work         ;
;       |multiplexador4:mux_BR_escrita|        ; 90 (90)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|multiplexador4:mux_BR_escrita                                                                                   ; multiplexador4      ; work         ;
;       |ram:RAM|                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|ram:RAM                                                                                                         ; ram                 ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|ram:RAM|altsyncram:ram_rtl_0                                                                                    ; altsyncram          ; work         ;
;             |altsyncram_od81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|ram:RAM|altsyncram:ram_rtl_0|altsyncram_od81:auto_generated                                                     ; altsyncram_od81     ; work         ;
;       |rom:ROM|                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|rom:ROM                                                                                                         ; rom                 ; work         ;
;          |altsyncram:ROM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0                                                                                    ; altsyncram          ; work         ;
;             |altsyncram_8j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0|altsyncram_8j61:auto_generated                                                     ; altsyncram_8j61     ; work         ;
;       |ula:ULA|                              ; 735 (714)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|ula:ULA                                                                                                         ; ula                 ; work         ;
;          |ulacontrol:ULAControl|             ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|ula:ULA|ulacontrol:ULAControl                                                                                   ; ulacontrol          ; work         ;
;       |unidade_controle:unidade_controle|    ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|cpu:CPU|unidade_controle:unidade_controle                                                                               ; unidade_controle    ; work         ;
;    |debounce:DeBounce|                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|debounce:DeBounce                                                                                                       ; debounce            ; work         ;
;       |my_dff:d0|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|debounce:DeBounce|my_dff:d0                                                                                             ; my_dff              ; work         ;
;       |my_dff:d1|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|debounce:DeBounce|my_dff:d1                                                                                             ; my_dff              ; work         ;
;       |my_dff:d2|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|debounce:DeBounce|my_dff:d2                                                                                             ; my_dff              ; work         ;
;    |divisor_frequencia:div_freq|             ; 49 (49)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|divisor_frequencia:div_freq                                                                                             ; divisor_frequencia  ; work         ;
;    |modulosaida:ModuloSaida|                 ; 3363 (44)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida                                                                                                 ; modulosaida         ; work         ;
;       |displayss:display1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|displayss:display1                                                                              ; displayss           ; work         ;
;       |displayss:display2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|displayss:display2                                                                              ; displayss           ; work         ;
;       |displayss:display3|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|displayss:display3                                                                              ; displayss           ; work         ;
;       |displayss:display4|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|displayss:display4                                                                              ; displayss           ; work         ;
;       |displayss:display5|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|displayss:display5                                                                              ; displayss           ; work         ;
;       |lpm_divide:Div0|                      ; 341 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|     ; 341 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                   ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 341 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|       ; 341 (341)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Div1|                      ; 486 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|     ; 486 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                   ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider|    ; 486 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_a7f:divider|       ; 486 (486)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; alt_u_div_a7f       ; work         ;
;       |lpm_divide:Div2|                      ; 574 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dkm:auto_generated|     ; 574 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                   ; lpm_divide_dkm      ; work         ;
;             |sign_div_unsign_5nh:divider|    ; 574 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|       ; 574 (574)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Div3|                      ; 607 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ikm:auto_generated|     ; 607 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div3|lpm_divide_ikm:auto_generated                                                   ; lpm_divide_ikm      ; work         ;
;             |sign_div_unsign_anh:divider|    ; 607 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_7af:divider|       ; 607 (607)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider ; alt_u_div_7af       ; work         ;
;       |lpm_divide:Mod0|                      ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 342 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|       ; 342 (342)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod1|                      ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|       ; 300 (300)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod2|                      ; 258 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 258 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 258 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|       ; 258 (258)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod3|                      ; 216 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 216 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 216 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|       ; 216 (216)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod4|                      ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|     ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|       ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema|modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; Name                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                  ;
+--------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; cpu:CPU|ram:RAM|altsyncram:ram_rtl_0|altsyncram_od81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 32           ; --           ; --           ; 4096  ; None                                 ;
; cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0|altsyncram_8j61:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 512          ; 32           ; --           ; --           ; 16384 ; db/sistema.ram0_rom_e1d579b4.hdl.mif ;
+--------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2094  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2048  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; cpu:CPU|banco_registrador:banco_registrador|primeiroClock ; 1       ;
; Total number of inverted registers = 1                    ;         ;
+-----------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+--------------------------+---------------------------+------+
; Register Name            ; Megafunction              ; Type ;
+--------------------------+---------------------------+------+
; cpu:CPU|rom:ROM|q[0..31] ; cpu:CPU|rom:ROM|ROM_rtl_0 ; RAM  ;
; cpu:CPU|ram:RAM|q[0..31] ; cpu:CPU|ram:RAM|ram_rtl_0 ; RAM  ;
+--------------------------+---------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sistema|cpu:CPU|banco_registrador:banco_registrador|registradores[0][21] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |sistema|cpu:CPU|endereco:endereco|cp[6]                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |sistema|cpu:CPU|multiplexador2:mux_ULA|mux3_out[19]                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sistema|cpu:CPU|multiplexador2:mux_ULA|mux3_out[4]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sistema|cpu:CPU|multiplexador2:mux_ULA|mux3_out[0]                       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |sistema|cpu:CPU|multiplexador4:mux_BR_escrita|mux5_out[31]               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |sistema|cpu:CPU|multiplexador4:mux_BR_escrita|mux5_out[10]               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |sistema|cpu:CPU|multiplexador4:mux_BR_escrita|mux5_out[2]                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|ulacontrol:ULAControl|Mux0                       ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |sistema|cpu:CPU|banco_registrador:banco_registrador|Mux57                ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |sistema|cpu:CPU|banco_registrador:banco_registrador|Mux0                 ;
; 37:1               ; 2 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux15                                            ;
; 37:1               ; 6 bits    ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux8                                             ;
; 37:1               ; 8 bits    ; 192 LEs       ; 64 LEs               ; 128 LEs                ; No         ; |sistema|cpu:CPU|ula:ULA|Mux19                                            ;
; 38:1               ; 4 bits    ; 100 LEs       ; 40 LEs               ; 60 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux4                                             ;
; 38:1               ; 4 bits    ; 100 LEs       ; 32 LEs               ; 68 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux27                                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 20 LEs               ; 32 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux2                                             ;
; 39:1               ; 2 bits    ; 52 LEs        ; 20 LEs               ; 32 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux28                                            ;
; 40:1               ; 2 bits    ; 52 LEs        ; 20 LEs               ; 32 LEs                 ; No         ; |sistema|cpu:CPU|ula:ULA|Mux0                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0|altsyncram_8j61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU|ram:RAM|altsyncram:ram_rtl_0|altsyncram_od81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisor_frequencia:div_freq ;
+--------------------+---------+-------------------------------------------+
; Parameter Name     ; Value   ; Type                                      ;
+--------------------+---------+-------------------------------------------+
; clock_slow_counter ; 2500000 ; Signed Integer                            ;
+--------------------+---------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|endereco:endereco ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ADDR_WIDTH     ; 1001  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|rom:ROM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; ADDR_WIDTH     ; 1001  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|ram:RAM        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH     ; 32                               ; Signed Integer  ;
; ADDR_WIDTH     ; 00000000000000000000000000000111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0      ;
+------------------------------------+--------------------------------------+----------------+
; Parameter Name                     ; Value                                ; Type           ;
+------------------------------------+--------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                  ; Untyped        ;
; WIDTH_A                            ; 32                                   ; Untyped        ;
; WIDTHAD_A                          ; 9                                    ; Untyped        ;
; NUMWORDS_A                         ; 512                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped        ;
; WIDTH_B                            ; 1                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped        ;
; INIT_FILE                          ; db/sistema.ram0_rom_e1d579b4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8j61                      ; Untyped        ;
+------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:CPU|ram:RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Untyped                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_od81      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulosaida:ModuloSaida|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 2                                    ;
; Entity Instance                           ; cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                  ;
;     -- WIDTH_A                            ; 32                                   ;
;     -- NUMWORDS_A                         ; 512                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 1                                    ;
;     -- NUMWORDS_B                         ; 1                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; cpu:CPU|ram:RAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                          ;
;     -- WIDTH_A                            ; 32                                   ;
;     -- NUMWORDS_A                         ; 128                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 1                                    ;
;     -- NUMWORDS_B                         ; 1                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
+-------------------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "modulosaida:ModuloSaida" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; entrada[31..28] ; Input ; Info     ; Stuck at GND   ;
+-----------------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|multiplexador4:mux_BR_escrita"                                                                                                                                                    ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D_in         ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D_in[31..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; E_in[31..18] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|multiplexador2:mux_ULA" ;
+--------------+-------+----------+--------------------------+
; Port         ; Type  ; Severity ; Details                  ;
+--------------+-------+----------+--------------------------+
; B_in[31..14] ; Input ; Info     ; Stuck at GND             ;
; C_in[31..2]  ; Input ; Info     ; Stuck at GND             ;
+--------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|ram:RAM"                                                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_addr  ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (7 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_addr ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (7 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 2094                        ;
;     ENA               ; 2048                        ;
;     SCLR              ; 32                          ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 7197                        ;
;     arith             ; 1096                        ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 1008                        ;
;     normal            ; 6101                        ;
;         0 data inputs ; 175                         ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 1290                        ;
;         3 data inputs ; 413                         ;
;         4 data inputs ; 4141                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 72.00                       ;
; Average LUT depth     ; 45.37                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Sep 09 21:56:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sistema -c sistema
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12125): Using design file sistema.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sistema File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 1
Info (12127): Elaborating entity "sistema" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sistema.v(42): truncated value with size 33 to match size of target (32) File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 42
Warning (12125): Using design file divisor_frequencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divisor_frequencia File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/divisor_frequencia.v Line: 1
Info (12128): Elaborating entity "divisor_frequencia" for hierarchy "divisor_frequencia:div_freq" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 33
Warning (12125): Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: debounce File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v Line: 1
    Info (12023): Found entity 2: my_dff File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v Line: 21
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:DeBounce" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 40
Info (12128): Elaborating entity "my_dff" for hierarchy "debounce:DeBounce|my_dff:d0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/debounce.v Line: 9
Warning (12125): Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 1
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 55
Warning (12125): Using design file endereco.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: endereco File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/endereco.v Line: 1
Info (12128): Elaborating entity "endereco" for hierarchy "cpu:CPU|endereco:endereco" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 62
Warning (12125): Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rom File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 1
Info (12128): Elaborating entity "rom" for hierarchy "cpu:CPU|rom:ROM" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 74
Warning (10030): Net "ROM.data_a" at rom.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 13
Warning (10030): Net "ROM.waddr_a" at rom.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 13
Warning (10030): Net "ROM.we_a" at rom.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/rom.v Line: 13
Warning (12125): Using design file unidade_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: unidade_controle File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v Line: 1
Info (12128): Elaborating entity "unidade_controle" for hierarchy "cpu:CPU|unidade_controle:unidade_controle" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 96
Warning (12125): Using design file banco_registrador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: banco_registrador File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v Line: 1
Info (12128): Elaborating entity "banco_registrador" for hierarchy "cpu:CPU|banco_registrador:banco_registrador" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 109
Warning (12125): Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ula File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v Line: 1
Info (12128): Elaborating entity "ula" for hierarchy "cpu:CPU|ula:ULA" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 120
Warning (12125): Using design file ulacontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ulacontrol File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ulacontrol.v Line: 1
Info (12128): Elaborating entity "ulacontrol" for hierarchy "cpu:CPU|ula:ULA|ulacontrol:ULAControl" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ula.v Line: 17
Warning (12125): Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ram File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/ram.v Line: 1
Info (12128): Elaborating entity "ram" for hierarchy "cpu:CPU|ram:RAM" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 135
Warning (12125): Using design file multiplexador2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplexador2 File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador2.v Line: 1
Info (12128): Elaborating entity "multiplexador2" for hierarchy "cpu:CPU|multiplexador2:mux_ULA" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 148
Warning (12125): Using design file multiplexador4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplexador4 File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/multiplexador4.v Line: 1
Info (12128): Elaborating entity "multiplexador4" for hierarchy "cpu:CPU|multiplexador4:mux_BR_escrita" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/cpu.v Line: 162
Warning (12125): Using design file modulosaida.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: modulosaida File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 1
Info (12128): Elaborating entity "modulosaida" for hierarchy "modulosaida:ModuloSaida" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/sistema.v Line: 65
Warning (12125): Using design file displayss.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: displayss File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/displayss.v Line: 1
Info (12128): Elaborating entity "displayss" for hierarchy "modulosaida:ModuloSaida|displayss:display1" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 17
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:CPU|rom:ROM|ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/sistema.ram0_rom_e1d579b4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:CPU|ram:RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Div3" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Mod4" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Div2" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Mod3" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Div1" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Mod2" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Div0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Mod1" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulosaida:ModuloSaida|Mod0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 11
Info (12130): Elaborated megafunction instantiation "cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0"
Info (12133): Instantiated megafunction "cpu:CPU|rom:ROM|altsyncram:ROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/sistema.ram0_rom_e1d579b4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8j61.tdf
    Info (12023): Found entity 1: altsyncram_8j61 File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/altsyncram_8j61.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sistema.ram0_rom_e1d579b4.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sistema.ram0_rom_e1d579b4.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "cpu:CPU|ram:RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "cpu:CPU|ram:RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od81.tdf
    Info (12023): Found entity 1: altsyncram_od81 File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/altsyncram_od81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "modulosaida:ModuloSaida|lpm_divide:Div3" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 15
Info (12133): Instantiated megafunction "modulosaida:ModuloSaida|lpm_divide:Div3" with the following parameter: File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_7af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "modulosaida:ModuloSaida|lpm_divide:Mod4" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 15
Info (12133): Instantiated megafunction "modulosaida:ModuloSaida|lpm_divide:Mod4" with the following parameter: File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_3bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "modulosaida:ModuloSaida|lpm_divide:Div2" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 14
Info (12133): Instantiated megafunction "modulosaida:ModuloSaida|lpm_divide:Div2" with the following parameter: File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "modulosaida:ModuloSaida|lpm_divide:Div1" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 13
Info (12133): Instantiated megafunction "modulosaida:ModuloSaida|lpm_divide:Div1" with the following parameter: File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 13
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_3jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "modulosaida:ModuloSaida|lpm_divide:Div0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 12
Info (12133): Instantiated megafunction "modulosaida:ModuloSaida|lpm_divide:Div0" with the following parameter: File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/lpm_divide_0jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "modulosaida:ModuloSaida|lpm_divide:Mod0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 11
Info (12133): Instantiated megafunction "modulosaida:ModuloSaida|lpm_divide:Mod0" with the following parameter: File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider|add_sub_17_result_int[3]~24" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_7af.tdf Line: 71
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider|add_sub_17_result_int[2]~26" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_7af.tdf Line: 71
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider|add_sub_17_result_int[1]~28" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_7af.tdf Line: 71
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_13_result_int[2]~18" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_u9f.tdf Line: 51
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_13_result_int[1]~20" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_u9f.tdf Line: 51
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[1]~14" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_a7f.tdf Line: 36
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 146
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_31_result_int[0]~0" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 151
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 36
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 41
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 46
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 51
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 56
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 61
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 66
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 71
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 76
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 81
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 91
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 96
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 101
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 106
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 111
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 121
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 126
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 131
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 136
    Info (17048): Logic cell "modulosaida:ModuloSaida|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[0]~10" File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/db/alt_u_div_47f.tdf Line: 146
Info (144001): Generated suppressed messages file C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/output_files/sistema.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 9212 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Mon Sep 09 21:57:13 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/output_files/sistema.map.smsg.


