// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fp_add_loop (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        output_size_dout,
        output_size_empty_n,
        output_size_read,
        rowptr_stream_TDATA,
        rowptr_stream_TVALID,
        rowptr_stream_TREADY,
        rowptr_stream_TKEEP,
        rowptr_stream_TLAST,
        mult_result_fifo_V_dout,
        mult_result_fifo_V_empty_n,
        mult_result_fifo_V_read,
        row_product_0_fifo_V_din,
        row_product_0_fifo_V_full_n,
        row_product_0_fifo_V_write,
        row_product_1_fifo_V_din,
        row_product_1_fifo_V_full_n,
        row_product_1_fifo_V_write,
        row_product_2_fifo_V_din,
        row_product_2_fifo_V_full_n,
        row_product_2_fifo_V_write,
        row_product_3_fifo_V_din,
        row_product_3_fifo_V_full_n,
        row_product_3_fifo_V_write,
        row_product_4_fifo_V_din,
        row_product_4_fifo_V_full_n,
        row_product_4_fifo_V_write,
        row_product_5_fifo_V_din,
        row_product_5_fifo_V_full_n,
        row_product_5_fifo_V_write,
        row_product_6_fifo_V_din,
        row_product_6_fifo_V_full_n,
        row_product_6_fifo_V_write,
        row_product_7_fifo_V_din,
        row_product_7_fifo_V_full_n,
        row_product_7_fifo_V_write,
        row_product_8_fifo_V_din,
        row_product_8_fifo_V_full_n,
        row_product_8_fifo_V_write,
        tlast_fifo_V_din,
        tlast_fifo_V_full_n,
        tlast_fifo_V_write,
        tkeep_fifo_V_V_din,
        tkeep_fifo_V_V_full_n,
        tkeep_fifo_V_V_write,
        output_size_out_din,
        output_size_out_full_n,
        output_size_out_write
);

parameter    ap_ST_fsm_state1 = 126'd1;
parameter    ap_ST_fsm_state2 = 126'd2;
parameter    ap_ST_fsm_state3 = 126'd4;
parameter    ap_ST_fsm_state4 = 126'd8;
parameter    ap_ST_fsm_state5 = 126'd16;
parameter    ap_ST_fsm_state6 = 126'd32;
parameter    ap_ST_fsm_state7 = 126'd64;
parameter    ap_ST_fsm_pp0_stage0 = 126'd128;
parameter    ap_ST_fsm_pp0_stage1 = 126'd256;
parameter    ap_ST_fsm_pp0_stage2 = 126'd512;
parameter    ap_ST_fsm_pp0_stage3 = 126'd1024;
parameter    ap_ST_fsm_pp0_stage4 = 126'd2048;
parameter    ap_ST_fsm_pp0_stage5 = 126'd4096;
parameter    ap_ST_fsm_pp0_stage6 = 126'd8192;
parameter    ap_ST_fsm_pp0_stage7 = 126'd16384;
parameter    ap_ST_fsm_pp0_stage8 = 126'd32768;
parameter    ap_ST_fsm_state26 = 126'd65536;
parameter    ap_ST_fsm_state27 = 126'd131072;
parameter    ap_ST_fsm_state28 = 126'd262144;
parameter    ap_ST_fsm_state29 = 126'd524288;
parameter    ap_ST_fsm_state30 = 126'd1048576;
parameter    ap_ST_fsm_state31 = 126'd2097152;
parameter    ap_ST_fsm_state32 = 126'd4194304;
parameter    ap_ST_fsm_state33 = 126'd8388608;
parameter    ap_ST_fsm_state34 = 126'd16777216;
parameter    ap_ST_fsm_state35 = 126'd33554432;
parameter    ap_ST_fsm_state36 = 126'd67108864;
parameter    ap_ST_fsm_state37 = 126'd134217728;
parameter    ap_ST_fsm_state38 = 126'd268435456;
parameter    ap_ST_fsm_state39 = 126'd536870912;
parameter    ap_ST_fsm_state40 = 126'd1073741824;
parameter    ap_ST_fsm_state41 = 126'd2147483648;
parameter    ap_ST_fsm_state42 = 126'd4294967296;
parameter    ap_ST_fsm_state43 = 126'd8589934592;
parameter    ap_ST_fsm_state44 = 126'd17179869184;
parameter    ap_ST_fsm_state45 = 126'd34359738368;
parameter    ap_ST_fsm_state46 = 126'd68719476736;
parameter    ap_ST_fsm_state47 = 126'd137438953472;
parameter    ap_ST_fsm_state48 = 126'd274877906944;
parameter    ap_ST_fsm_state49 = 126'd549755813888;
parameter    ap_ST_fsm_state50 = 126'd1099511627776;
parameter    ap_ST_fsm_state51 = 126'd2199023255552;
parameter    ap_ST_fsm_state52 = 126'd4398046511104;
parameter    ap_ST_fsm_state53 = 126'd8796093022208;
parameter    ap_ST_fsm_state54 = 126'd17592186044416;
parameter    ap_ST_fsm_state55 = 126'd35184372088832;
parameter    ap_ST_fsm_state56 = 126'd70368744177664;
parameter    ap_ST_fsm_state57 = 126'd140737488355328;
parameter    ap_ST_fsm_state58 = 126'd281474976710656;
parameter    ap_ST_fsm_state59 = 126'd562949953421312;
parameter    ap_ST_fsm_state60 = 126'd1125899906842624;
parameter    ap_ST_fsm_state61 = 126'd2251799813685248;
parameter    ap_ST_fsm_state62 = 126'd4503599627370496;
parameter    ap_ST_fsm_state63 = 126'd9007199254740992;
parameter    ap_ST_fsm_state64 = 126'd18014398509481984;
parameter    ap_ST_fsm_state65 = 126'd36028797018963968;
parameter    ap_ST_fsm_state66 = 126'd72057594037927936;
parameter    ap_ST_fsm_state67 = 126'd144115188075855872;
parameter    ap_ST_fsm_state68 = 126'd288230376151711744;
parameter    ap_ST_fsm_state69 = 126'd576460752303423488;
parameter    ap_ST_fsm_state70 = 126'd1152921504606846976;
parameter    ap_ST_fsm_state71 = 126'd2305843009213693952;
parameter    ap_ST_fsm_state72 = 126'd4611686018427387904;
parameter    ap_ST_fsm_state73 = 126'd9223372036854775808;
parameter    ap_ST_fsm_state74 = 126'd18446744073709551616;
parameter    ap_ST_fsm_state75 = 126'd36893488147419103232;
parameter    ap_ST_fsm_state76 = 126'd73786976294838206464;
parameter    ap_ST_fsm_state77 = 126'd147573952589676412928;
parameter    ap_ST_fsm_state78 = 126'd295147905179352825856;
parameter    ap_ST_fsm_state79 = 126'd590295810358705651712;
parameter    ap_ST_fsm_state80 = 126'd1180591620717411303424;
parameter    ap_ST_fsm_state81 = 126'd2361183241434822606848;
parameter    ap_ST_fsm_state82 = 126'd4722366482869645213696;
parameter    ap_ST_fsm_state83 = 126'd9444732965739290427392;
parameter    ap_ST_fsm_state84 = 126'd18889465931478580854784;
parameter    ap_ST_fsm_state85 = 126'd37778931862957161709568;
parameter    ap_ST_fsm_state86 = 126'd75557863725914323419136;
parameter    ap_ST_fsm_state87 = 126'd151115727451828646838272;
parameter    ap_ST_fsm_state88 = 126'd302231454903657293676544;
parameter    ap_ST_fsm_state89 = 126'd604462909807314587353088;
parameter    ap_ST_fsm_state90 = 126'd1208925819614629174706176;
parameter    ap_ST_fsm_state91 = 126'd2417851639229258349412352;
parameter    ap_ST_fsm_state92 = 126'd4835703278458516698824704;
parameter    ap_ST_fsm_state93 = 126'd9671406556917033397649408;
parameter    ap_ST_fsm_state94 = 126'd19342813113834066795298816;
parameter    ap_ST_fsm_state95 = 126'd38685626227668133590597632;
parameter    ap_ST_fsm_state96 = 126'd77371252455336267181195264;
parameter    ap_ST_fsm_state97 = 126'd154742504910672534362390528;
parameter    ap_ST_fsm_state98 = 126'd309485009821345068724781056;
parameter    ap_ST_fsm_state99 = 126'd618970019642690137449562112;
parameter    ap_ST_fsm_state100 = 126'd1237940039285380274899124224;
parameter    ap_ST_fsm_state101 = 126'd2475880078570760549798248448;
parameter    ap_ST_fsm_state102 = 126'd4951760157141521099596496896;
parameter    ap_ST_fsm_state103 = 126'd9903520314283042199192993792;
parameter    ap_ST_fsm_state104 = 126'd19807040628566084398385987584;
parameter    ap_ST_fsm_state105 = 126'd39614081257132168796771975168;
parameter    ap_ST_fsm_state106 = 126'd79228162514264337593543950336;
parameter    ap_ST_fsm_state107 = 126'd158456325028528675187087900672;
parameter    ap_ST_fsm_state108 = 126'd316912650057057350374175801344;
parameter    ap_ST_fsm_state109 = 126'd633825300114114700748351602688;
parameter    ap_ST_fsm_state110 = 126'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state111 = 126'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state112 = 126'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state113 = 126'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state114 = 126'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state115 = 126'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state116 = 126'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state117 = 126'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state118 = 126'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state119 = 126'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state120 = 126'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state121 = 126'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state122 = 126'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state123 = 126'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state124 = 126'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state125 = 126'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state126 = 126'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state127 = 126'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state128 = 126'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state129 = 126'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state130 = 126'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state131 = 126'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state132 = 126'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state133 = 126'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state134 = 126'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state135 = 126'd42535295865117307932921825928971026432;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] output_size_dout;
input   output_size_empty_n;
output   output_size_read;
input  [31:0] rowptr_stream_TDATA;
input   rowptr_stream_TVALID;
output   rowptr_stream_TREADY;
input  [3:0] rowptr_stream_TKEEP;
input   rowptr_stream_TLAST;
input  [31:0] mult_result_fifo_V_dout;
input   mult_result_fifo_V_empty_n;
output   mult_result_fifo_V_read;
output  [31:0] row_product_0_fifo_V_din;
input   row_product_0_fifo_V_full_n;
output   row_product_0_fifo_V_write;
output  [31:0] row_product_1_fifo_V_din;
input   row_product_1_fifo_V_full_n;
output   row_product_1_fifo_V_write;
output  [31:0] row_product_2_fifo_V_din;
input   row_product_2_fifo_V_full_n;
output   row_product_2_fifo_V_write;
output  [31:0] row_product_3_fifo_V_din;
input   row_product_3_fifo_V_full_n;
output   row_product_3_fifo_V_write;
output  [31:0] row_product_4_fifo_V_din;
input   row_product_4_fifo_V_full_n;
output   row_product_4_fifo_V_write;
output  [31:0] row_product_5_fifo_V_din;
input   row_product_5_fifo_V_full_n;
output   row_product_5_fifo_V_write;
output  [31:0] row_product_6_fifo_V_din;
input   row_product_6_fifo_V_full_n;
output   row_product_6_fifo_V_write;
output  [31:0] row_product_7_fifo_V_din;
input   row_product_7_fifo_V_full_n;
output   row_product_7_fifo_V_write;
output  [31:0] row_product_8_fifo_V_din;
input   row_product_8_fifo_V_full_n;
output   row_product_8_fifo_V_write;
output   tlast_fifo_V_din;
input   tlast_fifo_V_full_n;
output   tlast_fifo_V_write;
output  [3:0] tkeep_fifo_V_V_din;
input   tkeep_fifo_V_V_full_n;
output   tkeep_fifo_V_V_write;
output  [31:0] output_size_out_din;
input   output_size_out_full_n;
output   output_size_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg output_size_read;
reg mult_result_fifo_V_read;
reg row_product_0_fifo_V_write;
reg row_product_1_fifo_V_write;
reg row_product_2_fifo_V_write;
reg row_product_3_fifo_V_write;
reg row_product_4_fifo_V_write;
reg row_product_5_fifo_V_write;
reg row_product_6_fifo_V_write;
reg row_product_7_fifo_V_write;
reg row_product_8_fifo_V_write;
reg tlast_fifo_V_write;
reg tkeep_fifo_V_V_write;
reg output_size_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [125:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] rowptr_stream_V_data_0_data_out;
wire    rowptr_stream_V_data_0_vld_in;
wire    rowptr_stream_V_data_0_vld_out;
wire    rowptr_stream_V_data_0_ack_in;
reg    rowptr_stream_V_data_0_ack_out;
reg   [31:0] rowptr_stream_V_data_0_payload_A;
reg   [31:0] rowptr_stream_V_data_0_payload_B;
reg    rowptr_stream_V_data_0_sel_rd;
reg    rowptr_stream_V_data_0_sel_wr;
wire    rowptr_stream_V_data_0_sel;
wire    rowptr_stream_V_data_0_load_A;
wire    rowptr_stream_V_data_0_load_B;
reg   [1:0] rowptr_stream_V_data_0_state;
wire    rowptr_stream_V_data_0_state_cmp_full;
reg   [3:0] rowptr_stream_V_keep_0_data_out;
wire    rowptr_stream_V_keep_0_vld_in;
wire    rowptr_stream_V_keep_0_vld_out;
wire    rowptr_stream_V_keep_0_ack_in;
reg    rowptr_stream_V_keep_0_ack_out;
reg   [3:0] rowptr_stream_V_keep_0_payload_A;
reg   [3:0] rowptr_stream_V_keep_0_payload_B;
reg    rowptr_stream_V_keep_0_sel_rd;
reg    rowptr_stream_V_keep_0_sel_wr;
wire    rowptr_stream_V_keep_0_sel;
wire    rowptr_stream_V_keep_0_load_A;
wire    rowptr_stream_V_keep_0_load_B;
reg   [1:0] rowptr_stream_V_keep_0_state;
wire    rowptr_stream_V_keep_0_state_cmp_full;
reg    rowptr_stream_V_last_0_data_out;
wire    rowptr_stream_V_last_0_vld_in;
wire    rowptr_stream_V_last_0_vld_out;
wire    rowptr_stream_V_last_0_ack_in;
reg    rowptr_stream_V_last_0_ack_out;
reg    rowptr_stream_V_last_0_payload_A;
reg    rowptr_stream_V_last_0_payload_B;
reg    rowptr_stream_V_last_0_sel_rd;
reg    rowptr_stream_V_last_0_sel_wr;
wire    rowptr_stream_V_last_0_sel;
wire    rowptr_stream_V_last_0_load_A;
wire    rowptr_stream_V_last_0_load_B;
reg   [1:0] rowptr_stream_V_last_0_state;
wire    rowptr_stream_V_last_0_state_cmp_full;
reg    output_size_blk_n;
reg    rowptr_stream_TDATA_blk_n;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    mult_result_fifo_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_state27;
wire   [0:0] tmp_13_i_fu_1192_p2;
wire   [0:0] tmp_14_i_fu_1197_p2;
wire    ap_CS_fsm_state115;
wire   [0:0] tmp_15_i_fu_1202_p2;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire   [0:0] tmp_16_i_fu_1207_p2;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state92;
wire   [0:0] tmp_17_i_fu_1212_p2;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
wire   [0:0] tmp_18_i_fu_1217_p2;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire   [0:0] tmp_19_i_fu_1222_p2;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire   [0:0] tmp_20_i_fu_1227_p2;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
reg    row_product_0_fifo_V_blk_n;
wire    ap_CS_fsm_state44;
reg   [0:0] exitcond_i1_reg_1242;
reg    row_product_1_fifo_V_blk_n;
reg    row_product_2_fifo_V_blk_n;
reg    row_product_3_fifo_V_blk_n;
reg    row_product_4_fifo_V_blk_n;
reg    row_product_5_fifo_V_blk_n;
reg    row_product_6_fifo_V_blk_n;
reg    row_product_7_fifo_V_blk_n;
reg    row_product_8_fifo_V_blk_n;
reg    tlast_fifo_V_blk_n;
reg    tkeep_fifo_V_V_blk_n;
reg    output_size_out_blk_n;
reg   [31:0] p_0_i_reg_440;
reg   [31:0] p_6_i_reg_452;
reg   [31:0] p_5_i_reg_464;
reg   [31:0] p_4_i_reg_476;
reg   [31:0] p_3_i_reg_488;
reg   [31:0] p_2_i9_reg_500;
reg   [31:0] j1_i_reg_512;
reg   [31:0] p_1_i7_reg_522;
reg   [31:0] p_i5_reg_534;
reg   [31:0] tmp_1_reg_546;
reg   [31:0] reg_1094;
reg    ap_block_state8_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op321_read_state27;
reg    ap_predicate_op322_read_state27;
reg    ap_predicate_op323_read_state27;
reg    ap_predicate_op324_read_state27;
reg    ap_predicate_op325_read_state27;
reg    ap_predicate_op326_read_state27;
reg    ap_predicate_op327_read_state27;
reg    ap_block_state27;
reg   [31:0] reg_1099;
reg    ap_block_state9_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1104;
reg    ap_block_state10_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] reg_1109;
reg    ap_block_state11_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [31:0] reg_1114;
reg    ap_block_state12_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] reg_1119;
reg    ap_block_state13_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [31:0] reg_1124;
reg    ap_block_state14_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] reg_1129;
reg    ap_block_state15_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] output_size_read_reg_1236;
reg    ap_block_state1;
wire   [0:0] exitcond_i1_fu_1134_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_fu_1145_p2;
reg   [31:0] i_reg_1249;
reg   [31:0] tmp_data_reg_1255;
wire   [0:0] tmp_i_fu_1139_p2;
wire   [31:0] bound_fu_1163_p3;
reg   [31:0] bound_reg_1286;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_11_i1_fu_1171_p2;
reg   [0:0] tmp_11_i1_reg_1292;
wire    ap_CS_fsm_state7;
wire   [31:0] j_1_fu_1176_p2;
reg   [31:0] j_1_reg_1296;
reg   [31:0] tmp_9_reg_1303;
reg    ap_block_state16_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
wire   [0:0] tmp_11_i_fu_1182_p2;
reg   [0:0] tmp_11_i_reg_1308;
wire   [31:0] grp_fu_905_p2;
reg   [31:0] row_product_0_reg_1312;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] row_product_1_reg_1318;
reg   [31:0] row_product_2_reg_1324;
reg   [31:0] row_product_3_reg_1330;
reg   [31:0] row_product_4_reg_1336;
reg   [31:0] row_product_5_reg_1342;
reg   [31:0] row_product_6_reg_1348;
reg   [31:0] row_product_7_reg_1354;
reg   [31:0] row_product_8_reg_1360;
wire   [31:0] tmp_12_i_fu_1186_p2;
reg   [31:0] tmp_12_i_reg_1366;
wire    ap_CS_fsm_state26;
reg   [0:0] tmp_13_i_reg_1378;
reg   [0:0] tmp_14_i_reg_1382;
reg   [0:0] tmp_15_i_reg_1386;
reg   [0:0] tmp_16_i_reg_1390;
reg   [0:0] tmp_17_i_reg_1394;
reg   [0:0] tmp_18_i_reg_1398;
reg   [0:0] tmp_19_i_reg_1402;
reg   [0:0] tmp_20_i_reg_1406;
reg   [31:0] row_product_0_8_reg_1410;
wire    ap_CS_fsm_state36;
reg   [31:0] row_product_1_7_reg_1415;
wire    ap_CS_fsm_state37;
reg   [31:0] row_product_2_6_reg_1420;
wire    ap_CS_fsm_state38;
reg   [31:0] row_product_3_5_reg_1425;
wire    ap_CS_fsm_state39;
reg   [31:0] row_product_4_4_reg_1430;
wire    ap_CS_fsm_state40;
reg   [31:0] row_product_5_3_reg_1435;
wire    ap_CS_fsm_state41;
reg   [31:0] row_product_6_2_reg_1440;
wire    ap_CS_fsm_state42;
reg   [31:0] row_product_7_1_reg_1445;
wire    ap_CS_fsm_state43;
reg   [31:0] row_product_0_7_reg_1453;
wire    ap_CS_fsm_state53;
reg   [31:0] row_product_1_6_reg_1458;
wire    ap_CS_fsm_state54;
reg   [31:0] row_product_2_5_reg_1463;
wire    ap_CS_fsm_state55;
reg   [31:0] row_product_3_4_reg_1468;
wire    ap_CS_fsm_state56;
reg   [31:0] row_product_4_3_reg_1473;
wire    ap_CS_fsm_state57;
reg   [31:0] row_product_5_2_reg_1478;
wire    ap_CS_fsm_state58;
reg   [31:0] row_product_6_1_reg_1483;
wire    ap_CS_fsm_state59;
reg   [31:0] row_product_0_6_reg_1488;
wire    ap_CS_fsm_state69;
reg   [31:0] row_product_1_5_reg_1493;
wire    ap_CS_fsm_state70;
reg   [31:0] row_product_2_4_reg_1498;
wire    ap_CS_fsm_state71;
reg   [31:0] row_product_3_3_reg_1503;
wire    ap_CS_fsm_state72;
reg   [31:0] row_product_4_2_reg_1508;
wire    ap_CS_fsm_state73;
reg   [31:0] row_product_5_1_reg_1513;
wire    ap_CS_fsm_state74;
reg   [31:0] row_product_0_5_reg_1518;
wire    ap_CS_fsm_state84;
reg   [31:0] row_product_1_4_reg_1523;
wire    ap_CS_fsm_state85;
reg   [31:0] row_product_2_3_reg_1528;
wire    ap_CS_fsm_state86;
reg   [31:0] row_product_3_2_reg_1533;
wire    ap_CS_fsm_state87;
reg   [31:0] row_product_4_1_reg_1538;
wire    ap_CS_fsm_state88;
reg   [31:0] row_product_0_4_reg_1543;
wire    ap_CS_fsm_state98;
reg   [31:0] row_product_1_3_reg_1548;
wire    ap_CS_fsm_state99;
reg   [31:0] row_product_2_2_reg_1553;
wire    ap_CS_fsm_state100;
reg   [31:0] row_product_3_1_reg_1558;
wire    ap_CS_fsm_state101;
reg   [31:0] row_product_0_3_reg_1563;
wire    ap_CS_fsm_state111;
reg   [31:0] row_product_1_2_reg_1568;
wire    ap_CS_fsm_state112;
reg   [31:0] row_product_2_1_reg_1573;
wire    ap_CS_fsm_state113;
reg   [31:0] row_product_0_2_reg_1578;
wire    ap_CS_fsm_state123;
reg   [31:0] row_product_1_1_reg_1583;
wire    ap_CS_fsm_state124;
reg   [31:0] row_product_0_1_reg_1588;
wire    ap_CS_fsm_state134;
reg    ap_block_pp0_stage8_subdone;
reg   [31:0] i_i_reg_373;
reg    ap_block_state44;
wire   [0:0] exitcond_i_fu_1232_p2;
reg   [31:0] start_val_tmp_data_1_reg_418;
reg   [31:0] start_val_tmp_data_s_reg_384;
reg   [0:0] tmp_56_reg_396;
reg   [3:0] tmp_V_reg_407;
reg   [31:0] j_reg_429;
reg   [31:0] ap_phi_mux_p_0_i_phi_fu_444_p4;
reg   [31:0] ap_phi_mux_p_6_i_phi_fu_456_p4;
reg   [31:0] ap_phi_mux_p_5_i_phi_fu_468_p4;
reg   [31:0] ap_phi_mux_p_4_i_phi_fu_480_p4;
reg   [31:0] ap_phi_mux_p_3_i_phi_fu_492_p4;
reg   [31:0] ap_phi_mux_p_2_i9_phi_fu_504_p4;
reg   [31:0] ap_phi_mux_j1_i_phi_fu_515_p4;
reg   [31:0] ap_phi_mux_p_1_i7_phi_fu_526_p4;
reg   [31:0] ap_phi_mux_p_i5_phi_fu_538_p4;
reg   [31:0] ap_phi_mux_j1_i1_phi_fu_561_p4;
reg   [31:0] j1_i1_reg_558;
reg   [31:0] p_0_i1_reg_568;
wire   [31:0] ap_phi_mux_p_6_i1_phi_fu_584_p4;
reg   [31:0] p_6_i1_reg_580;
wire   [31:0] ap_phi_mux_p_5_i1_phi_fu_596_p4;
reg   [31:0] p_5_i1_reg_592;
wire   [31:0] ap_phi_mux_p_4_i1_phi_fu_608_p4;
reg   [31:0] p_4_i1_reg_604;
wire   [31:0] ap_phi_mux_p_3_i1_phi_fu_620_p4;
reg   [31:0] p_3_i1_reg_616;
wire   [31:0] ap_phi_mux_p_2_i8_phi_fu_632_p4;
reg   [31:0] p_2_i8_reg_628;
wire   [31:0] ap_phi_mux_p_1_i6_phi_fu_644_p4;
reg   [31:0] p_1_i6_reg_640;
wire   [31:0] ap_phi_mux_p_i4_phi_fu_656_p4;
reg   [31:0] p_i4_reg_652;
reg   [31:0] tmp_10_reg_664;
reg   [31:0] ap_phi_mux_tmp_49_phi_fu_680_p18;
reg   [31:0] tmp_49_reg_677;
wire    ap_CS_fsm_state135;
wire    ap_CS_fsm_state125;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state60;
reg   [31:0] ap_phi_mux_tmp_51_phi_fu_712_p18;
reg   [31:0] tmp_51_reg_709;
reg   [31:0] ap_phi_mux_tmp_53_phi_fu_743_p18;
reg   [31:0] tmp_53_reg_740;
reg   [31:0] ap_phi_mux_tmp_54_phi_fu_773_p18;
reg   [31:0] tmp_54_reg_770;
reg   [31:0] ap_phi_mux_tmp_52_phi_fu_802_p18;
reg   [31:0] tmp_52_reg_799;
reg   [31:0] ap_phi_mux_tmp_50_phi_fu_830_p18;
reg   [31:0] tmp_50_reg_827;
reg   [31:0] ap_phi_mux_tmp_48_phi_fu_857_p18;
reg   [31:0] tmp_48_reg_854;
reg   [31:0] ap_phi_mux_tmp_46_phi_fu_883_p18;
reg   [31:0] tmp_46_reg_880;
reg   [31:0] grp_fu_905_p0;
reg   [31:0] grp_fu_905_p1;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state126;
wire   [0:0] tmp_i_32_fu_1151_p2;
wire   [31:0] tmp_9_i_fu_1157_p2;
reg    grp_fu_905_ce;
wire    ap_CS_fsm_state3;
reg   [125:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 126'd1;
#0 rowptr_stream_V_data_0_sel_rd = 1'b0;
#0 rowptr_stream_V_data_0_sel_wr = 1'b0;
#0 rowptr_stream_V_data_0_state = 2'd0;
#0 rowptr_stream_V_keep_0_sel_rd = 1'b0;
#0 rowptr_stream_V_keep_0_sel_wr = 1'b0;
#0 rowptr_stream_V_keep_0_state = 2'd0;
#0 rowptr_stream_V_last_0_sel_rd = 1'b0;
#0 rowptr_stream_V_last_0_sel_wr = 1'b0;
#0 rowptr_stream_V_last_0_state = 2'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

spmv_mult_axis_facud #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
spmv_mult_axis_facud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_905_p0),
    .din1(grp_fu_905_p1),
    .ce(grp_fu_905_ce),
    .dout(grp_fu_905_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & ((exitcond_i1_reg_1242 == 1'd1) | (exitcond_i_fu_1232_p2 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_11_i_fu_1182_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_data_0_sel_rd <= 1'b0;
    end else begin
        if (((rowptr_stream_V_data_0_ack_out == 1'b1) & (rowptr_stream_V_data_0_vld_out == 1'b1))) begin
            rowptr_stream_V_data_0_sel_rd <= ~rowptr_stream_V_data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_data_0_sel_wr <= 1'b0;
    end else begin
        if (((rowptr_stream_V_data_0_ack_in == 1'b1) & (rowptr_stream_V_data_0_vld_in == 1'b1))) begin
            rowptr_stream_V_data_0_sel_wr <= ~rowptr_stream_V_data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_data_0_state <= 2'd0;
    end else begin
        if ((((rowptr_stream_V_data_0_vld_in == 1'b0) & (rowptr_stream_V_data_0_state == 2'd2)) | ((rowptr_stream_V_data_0_vld_in == 1'b0) & (rowptr_stream_V_data_0_ack_out == 1'b1) & (rowptr_stream_V_data_0_state == 2'd3)))) begin
            rowptr_stream_V_data_0_state <= 2'd2;
        end else if ((((rowptr_stream_V_data_0_ack_out == 1'b0) & (rowptr_stream_V_data_0_state == 2'd1)) | ((rowptr_stream_V_data_0_ack_out == 1'b0) & (rowptr_stream_V_data_0_vld_in == 1'b1) & (rowptr_stream_V_data_0_state == 2'd3)))) begin
            rowptr_stream_V_data_0_state <= 2'd1;
        end else if (((~((rowptr_stream_V_data_0_vld_in == 1'b0) & (rowptr_stream_V_data_0_ack_out == 1'b1)) & ~((rowptr_stream_V_data_0_ack_out == 1'b0) & (rowptr_stream_V_data_0_vld_in == 1'b1)) & (rowptr_stream_V_data_0_state == 2'd3)) | ((rowptr_stream_V_data_0_ack_out == 1'b1) & (rowptr_stream_V_data_0_state == 2'd1)) | ((rowptr_stream_V_data_0_vld_in == 1'b1) & (rowptr_stream_V_data_0_state == 2'd2)))) begin
            rowptr_stream_V_data_0_state <= 2'd3;
        end else begin
            rowptr_stream_V_data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_keep_0_sel_rd <= 1'b0;
    end else begin
        if (((rowptr_stream_V_keep_0_ack_out == 1'b1) & (rowptr_stream_V_keep_0_vld_out == 1'b1))) begin
            rowptr_stream_V_keep_0_sel_rd <= ~rowptr_stream_V_keep_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_keep_0_sel_wr <= 1'b0;
    end else begin
        if (((rowptr_stream_V_keep_0_ack_in == 1'b1) & (rowptr_stream_V_keep_0_vld_in == 1'b1))) begin
            rowptr_stream_V_keep_0_sel_wr <= ~rowptr_stream_V_keep_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_keep_0_state <= 2'd0;
    end else begin
        if ((((rowptr_stream_V_keep_0_vld_in == 1'b0) & (rowptr_stream_V_keep_0_state == 2'd2)) | ((rowptr_stream_V_keep_0_vld_in == 1'b0) & (rowptr_stream_V_keep_0_ack_out == 1'b1) & (rowptr_stream_V_keep_0_state == 2'd3)))) begin
            rowptr_stream_V_keep_0_state <= 2'd2;
        end else if ((((rowptr_stream_V_keep_0_ack_out == 1'b0) & (rowptr_stream_V_keep_0_state == 2'd1)) | ((rowptr_stream_V_keep_0_ack_out == 1'b0) & (rowptr_stream_V_keep_0_vld_in == 1'b1) & (rowptr_stream_V_keep_0_state == 2'd3)))) begin
            rowptr_stream_V_keep_0_state <= 2'd1;
        end else if (((~((rowptr_stream_V_keep_0_vld_in == 1'b0) & (rowptr_stream_V_keep_0_ack_out == 1'b1)) & ~((rowptr_stream_V_keep_0_ack_out == 1'b0) & (rowptr_stream_V_keep_0_vld_in == 1'b1)) & (rowptr_stream_V_keep_0_state == 2'd3)) | ((rowptr_stream_V_keep_0_ack_out == 1'b1) & (rowptr_stream_V_keep_0_state == 2'd1)) | ((rowptr_stream_V_keep_0_vld_in == 1'b1) & (rowptr_stream_V_keep_0_state == 2'd2)))) begin
            rowptr_stream_V_keep_0_state <= 2'd3;
        end else begin
            rowptr_stream_V_keep_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_last_0_sel_rd <= 1'b0;
    end else begin
        if (((rowptr_stream_V_last_0_ack_out == 1'b1) & (rowptr_stream_V_last_0_vld_out == 1'b1))) begin
            rowptr_stream_V_last_0_sel_rd <= ~rowptr_stream_V_last_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_last_0_sel_wr <= 1'b0;
    end else begin
        if (((rowptr_stream_V_last_0_ack_in == 1'b1) & (rowptr_stream_V_last_0_vld_in == 1'b1))) begin
            rowptr_stream_V_last_0_sel_wr <= ~rowptr_stream_V_last_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rowptr_stream_V_last_0_state <= 2'd0;
    end else begin
        if ((((rowptr_stream_V_last_0_vld_in == 1'b0) & (rowptr_stream_V_last_0_state == 2'd2)) | ((rowptr_stream_V_last_0_vld_in == 1'b0) & (rowptr_stream_V_last_0_ack_out == 1'b1) & (rowptr_stream_V_last_0_state == 2'd3)))) begin
            rowptr_stream_V_last_0_state <= 2'd2;
        end else if ((((rowptr_stream_V_last_0_ack_out == 1'b0) & (rowptr_stream_V_last_0_state == 2'd1)) | ((rowptr_stream_V_last_0_ack_out == 1'b0) & (rowptr_stream_V_last_0_vld_in == 1'b1) & (rowptr_stream_V_last_0_state == 2'd3)))) begin
            rowptr_stream_V_last_0_state <= 2'd1;
        end else if (((~((rowptr_stream_V_last_0_vld_in == 1'b0) & (rowptr_stream_V_last_0_ack_out == 1'b1)) & ~((rowptr_stream_V_last_0_ack_out == 1'b0) & (rowptr_stream_V_last_0_vld_in == 1'b1)) & (rowptr_stream_V_last_0_state == 2'd3)) | ((rowptr_stream_V_last_0_ack_out == 1'b1) & (rowptr_stream_V_last_0_state == 2'd1)) | ((rowptr_stream_V_last_0_vld_in == 1'b1) & (rowptr_stream_V_last_0_state == 2'd2)))) begin
            rowptr_stream_V_last_0_state <= 2'd3;
        end else begin
            rowptr_stream_V_last_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond_i1_fu_1134_p2 == 1'd0))) begin
        i_i_reg_373 <= 32'd0;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0) & (exitcond_i_fu_1232_p2 == 1'd0))) begin
        i_i_reg_373 <= i_reg_1249;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        j1_i1_reg_558 <= j_1_reg_1296;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        j1_i1_reg_558 <= j_reg_429;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        j1_i_reg_512 <= j_reg_429;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        j1_i_reg_512 <= j_1_reg_1296;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_data_0_vld_out == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_state4) & (tmp_i_fu_1139_p2 == 1'd0))) begin
            j_reg_429 <= start_val_tmp_data_s_reg_384;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            j_reg_429 <= tmp_data_reg_1255;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_0_i1_reg_568 <= row_product_0_reg_1312;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_0_i1_reg_568 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_0_i_reg_440 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_0_i_reg_440 <= row_product_0_reg_1312;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_1_i6_reg_640 <= row_product_6_reg_1348;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_1_i6_reg_640 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_1_i7_reg_522 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_1_i7_reg_522 <= row_product_6_reg_1348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_2_i8_reg_628 <= row_product_5_reg_1342;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_2_i8_reg_628 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_2_i9_reg_500 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_2_i9_reg_500 <= row_product_5_reg_1342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_3_i1_reg_616 <= row_product_4_reg_1336;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_3_i1_reg_616 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_3_i_reg_488 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_3_i_reg_488 <= row_product_4_reg_1336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_4_i1_reg_604 <= row_product_3_reg_1330;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_4_i1_reg_604 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_4_i_reg_476 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_4_i_reg_476 <= row_product_3_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_5_i1_reg_592 <= row_product_2_reg_1324;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_5_i1_reg_592 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_5_i_reg_464 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_5_i_reg_464 <= row_product_2_reg_1324;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_6_i1_reg_580 <= row_product_1_reg_1318;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_6_i1_reg_580 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_6_i_reg_452 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_6_i_reg_452 <= row_product_1_reg_1318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        p_i4_reg_652 <= row_product_7_reg_1354;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        p_i4_reg_652 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        p_i5_reg_534 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        p_i5_reg_534 <= row_product_7_reg_1354;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        tmp_10_reg_664 <= row_product_8_reg_1360;
    end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd0))) begin
        tmp_10_reg_664 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
        tmp_1_reg_546 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        tmp_1_reg_546 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_46_reg_880 <= p_0_i1_reg_568;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_46_reg_880 <= row_product_0_8_reg_1410;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_46_reg_880 <= row_product_0_7_reg_1453;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_46_reg_880 <= row_product_0_6_reg_1488;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        tmp_46_reg_880 <= row_product_0_5_reg_1518;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        tmp_46_reg_880 <= row_product_0_4_reg_1543;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        tmp_46_reg_880 <= row_product_0_3_reg_1563;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        tmp_46_reg_880 <= row_product_0_2_reg_1578;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        tmp_46_reg_880 <= row_product_0_1_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_48_reg_854 <= ap_phi_mux_p_6_i1_phi_fu_584_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_48_reg_854 <= row_product_1_7_reg_1415;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_48_reg_854 <= row_product_1_6_reg_1458;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_48_reg_854 <= row_product_1_5_reg_1493;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        tmp_48_reg_854 <= row_product_1_4_reg_1523;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        tmp_48_reg_854 <= row_product_1_3_reg_1548;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        tmp_48_reg_854 <= row_product_1_2_reg_1568;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        tmp_48_reg_854 <= row_product_1_1_reg_1583;
    end else if ((1'b1 == ap_CS_fsm_state135)) begin
        tmp_48_reg_854 <= p_6_i1_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_49_reg_677 <= ap_phi_mux_p_i4_phi_fu_656_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_49_reg_677 <= row_product_7_1_reg_1445;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135))) begin
        tmp_49_reg_677 <= p_i4_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_50_reg_827 <= ap_phi_mux_p_5_i1_phi_fu_596_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_50_reg_827 <= row_product_2_6_reg_1420;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_50_reg_827 <= row_product_2_5_reg_1463;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_50_reg_827 <= row_product_2_4_reg_1498;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        tmp_50_reg_827 <= row_product_2_3_reg_1528;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        tmp_50_reg_827 <= row_product_2_2_reg_1553;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        tmp_50_reg_827 <= row_product_2_1_reg_1573;
    end else if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135))) begin
        tmp_50_reg_827 <= p_5_i1_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_51_reg_709 <= ap_phi_mux_p_1_i6_phi_fu_644_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_51_reg_709 <= row_product_6_2_reg_1440;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_51_reg_709 <= row_product_6_1_reg_1483;
    end else if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135))) begin
        tmp_51_reg_709 <= p_1_i6_reg_640;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_52_reg_799 <= ap_phi_mux_p_4_i1_phi_fu_608_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_52_reg_799 <= row_product_3_5_reg_1425;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_52_reg_799 <= row_product_3_4_reg_1468;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_52_reg_799 <= row_product_3_3_reg_1503;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        tmp_52_reg_799 <= row_product_3_2_reg_1533;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        tmp_52_reg_799 <= row_product_3_1_reg_1558;
    end else if (((1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135))) begin
        tmp_52_reg_799 <= p_4_i1_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_53_reg_740 <= ap_phi_mux_p_2_i8_phi_fu_632_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_53_reg_740 <= row_product_5_3_reg_1435;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_53_reg_740 <= row_product_5_2_reg_1478;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_53_reg_740 <= row_product_5_1_reg_1513;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135))) begin
        tmp_53_reg_740 <= p_2_i8_reg_628;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_54_reg_770 <= ap_phi_mux_p_3_i1_phi_fu_620_p4;
    end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        tmp_54_reg_770 <= row_product_4_4_reg_1430;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_54_reg_770 <= row_product_4_3_reg_1473;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        tmp_54_reg_770 <= row_product_4_2_reg_1508;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        tmp_54_reg_770 <= row_product_4_1_reg_1538;
    end else if (((1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135))) begin
        tmp_54_reg_770 <= p_3_i1_reg_616;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        bound_reg_1286 <= bound_fu_1163_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exitcond_i1_reg_1242 <= exitcond_i1_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (rowptr_stream_V_data_0_vld_out == 1'b1))) begin
        i_reg_1249 <= i_fu_1145_p2;
        tmp_data_reg_1255 <= rowptr_stream_V_data_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        j_1_reg_1296 <= j_1_fu_1176_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((output_size_out_full_n == 1'b0) | (output_size_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_size_read_reg_1236 <= output_size_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op327_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op326_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op325_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op324_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op323_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op322_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op321_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_13_i_fu_1192_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1094 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state45)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state61)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state76)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state90)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state103)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state115)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1099 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state29)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state77)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state91)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state104)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1104 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state47)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state63)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state78)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state92)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1109 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state48)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state79)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1114 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state49)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state65)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1119 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state50)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1124 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1129 <= mult_result_fifo_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        row_product_0_1_reg_1588 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state123)) begin
        row_product_0_2_reg_1578 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        row_product_0_3_reg_1563 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        row_product_0_4_reg_1543 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        row_product_0_5_reg_1518 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        row_product_0_6_reg_1488 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        row_product_0_7_reg_1453 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        row_product_0_8_reg_1410 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_0_reg_1312 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        row_product_1_1_reg_1583 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        row_product_1_2_reg_1568 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        row_product_1_3_reg_1548 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        row_product_1_4_reg_1523 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        row_product_1_5_reg_1493 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        row_product_1_6_reg_1458 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        row_product_1_7_reg_1415 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_1_reg_1318 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state113)) begin
        row_product_2_1_reg_1573 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        row_product_2_2_reg_1553 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        row_product_2_3_reg_1528 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        row_product_2_4_reg_1498 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        row_product_2_5_reg_1463 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        row_product_2_6_reg_1420 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_2_reg_1324 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        row_product_3_1_reg_1558 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        row_product_3_2_reg_1533 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        row_product_3_3_reg_1503 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        row_product_3_4_reg_1468 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        row_product_3_5_reg_1425 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_3_reg_1330 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        row_product_4_1_reg_1538 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        row_product_4_2_reg_1508 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        row_product_4_3_reg_1473 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        row_product_4_4_reg_1430 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_4_reg_1336 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        row_product_5_1_reg_1513 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        row_product_5_2_reg_1478 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        row_product_5_3_reg_1435 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_5_reg_1342 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        row_product_6_1_reg_1483 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        row_product_6_2_reg_1440 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_6_reg_1348 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        row_product_7_1_reg_1445 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_7_reg_1354 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        row_product_8_reg_1360 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_data_0_load_A == 1'b1)) begin
        rowptr_stream_V_data_0_payload_A <= rowptr_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_data_0_load_B == 1'b1)) begin
        rowptr_stream_V_data_0_payload_B <= rowptr_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_keep_0_load_A == 1'b1)) begin
        rowptr_stream_V_keep_0_payload_A <= rowptr_stream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_keep_0_load_B == 1'b1)) begin
        rowptr_stream_V_keep_0_payload_B <= rowptr_stream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_last_0_load_A == 1'b1)) begin
        rowptr_stream_V_last_0_payload_A <= rowptr_stream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((rowptr_stream_V_last_0_load_B == 1'b1)) begin
        rowptr_stream_V_last_0_payload_B <= rowptr_stream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (rowptr_stream_V_data_0_vld_out == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (tmp_i_fu_1139_p2 == 1'd0) & (rowptr_stream_V_data_0_vld_out == 1'b1)))) begin
        start_val_tmp_data_1_reg_418 <= rowptr_stream_V_data_0_data_out;
        tmp_56_reg_396 <= rowptr_stream_V_last_0_data_out;
        tmp_V_reg_407 <= rowptr_stream_V_keep_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0) & (exitcond_i_fu_1232_p2 == 1'd0))) begin
        start_val_tmp_data_s_reg_384 <= start_val_tmp_data_1_reg_418;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_11_i1_reg_1292 <= tmp_11_i1_fu_1171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_11_i_reg_1308 <= tmp_11_i_fu_1182_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_12_i_reg_1366 <= tmp_12_i_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_13_i_reg_1378 <= tmp_13_i_fu_1192_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_14_i_reg_1382 <= tmp_14_i_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_15_i_reg_1386 <= tmp_15_i_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_16_i_reg_1390 <= tmp_16_i_fu_1207_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_17_i_reg_1394 <= tmp_17_i_fu_1212_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_18_i_reg_1398 <= tmp_18_i_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_19_i_reg_1402 <= tmp_19_i_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
        tmp_20_i_reg_1406 <= tmp_20_i_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_9_reg_1303 <= mult_result_fifo_V_dout;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & ((exitcond_i1_reg_1242 == 1'd1) | (exitcond_i_fu_1232_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_11_i1_reg_1292 == 1'd1))) begin
        ap_phi_mux_j1_i1_phi_fu_561_p4 = j_1_reg_1296;
    end else begin
        ap_phi_mux_j1_i1_phi_fu_561_p4 = j1_i1_reg_558;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_j1_i_phi_fu_515_p4 = j_1_reg_1296;
    end else begin
        ap_phi_mux_j1_i_phi_fu_515_p4 = j1_i_reg_512;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_0_i_phi_fu_444_p4 = row_product_0_reg_1312;
    end else begin
        ap_phi_mux_p_0_i_phi_fu_444_p4 = p_0_i_reg_440;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_1_i7_phi_fu_526_p4 = row_product_6_reg_1348;
    end else begin
        ap_phi_mux_p_1_i7_phi_fu_526_p4 = p_1_i7_reg_522;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_2_i9_phi_fu_504_p4 = row_product_5_reg_1342;
    end else begin
        ap_phi_mux_p_2_i9_phi_fu_504_p4 = p_2_i9_reg_500;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_3_i_phi_fu_492_p4 = row_product_4_reg_1336;
    end else begin
        ap_phi_mux_p_3_i_phi_fu_492_p4 = p_3_i_reg_488;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_4_i_phi_fu_480_p4 = row_product_3_reg_1330;
    end else begin
        ap_phi_mux_p_4_i_phi_fu_480_p4 = p_4_i_reg_476;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_5_i_phi_fu_468_p4 = row_product_2_reg_1324;
    end else begin
        ap_phi_mux_p_5_i_phi_fu_468_p4 = p_5_i_reg_464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_6_i_phi_fu_456_p4 = row_product_1_reg_1318;
    end else begin
        ap_phi_mux_p_6_i_phi_fu_456_p4 = p_6_i_reg_452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_11_i_reg_1308 == 1'd1))) begin
        ap_phi_mux_p_i5_phi_fu_538_p4 = row_product_7_reg_1354;
    end else begin
        ap_phi_mux_p_i5_phi_fu_538_p4 = p_i5_reg_534;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_46_phi_fu_883_p18 = row_product_0_8_reg_1410;
    end else begin
        ap_phi_mux_tmp_46_phi_fu_883_p18 = tmp_46_reg_880;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_48_phi_fu_857_p18 = row_product_1_7_reg_1415;
    end else begin
        ap_phi_mux_tmp_48_phi_fu_857_p18 = tmp_48_reg_854;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_49_phi_fu_680_p18 = row_product_7_1_reg_1445;
    end else begin
        ap_phi_mux_tmp_49_phi_fu_680_p18 = tmp_49_reg_677;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_50_phi_fu_830_p18 = row_product_2_6_reg_1420;
    end else begin
        ap_phi_mux_tmp_50_phi_fu_830_p18 = tmp_50_reg_827;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_51_phi_fu_712_p18 = row_product_6_2_reg_1440;
    end else begin
        ap_phi_mux_tmp_51_phi_fu_712_p18 = tmp_51_reg_709;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_52_phi_fu_802_p18 = row_product_3_5_reg_1425;
    end else begin
        ap_phi_mux_tmp_52_phi_fu_802_p18 = tmp_52_reg_799;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_53_phi_fu_743_p18 = row_product_5_3_reg_1435;
    end else begin
        ap_phi_mux_tmp_53_phi_fu_743_p18 = tmp_53_reg_740;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_i_reg_1406 == 1'd1) & (exitcond_i1_reg_1242 == 1'd0) & (tmp_19_i_reg_1402 == 1'd0) & (tmp_18_i_reg_1398 == 1'd0) & (tmp_17_i_reg_1394 == 1'd0) & (tmp_16_i_reg_1390 == 1'd0) & (tmp_15_i_reg_1386 == 1'd0) & (tmp_14_i_reg_1382 == 1'd0) & (tmp_13_i_reg_1378 == 1'd0))) begin
        ap_phi_mux_tmp_54_phi_fu_773_p18 = row_product_4_4_reg_1430;
    end else begin
        ap_phi_mux_tmp_54_phi_fu_773_p18 = tmp_54_reg_770;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state135) | (1'b1 == ap_CS_fsm_state26) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state34)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state33)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state32)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state31)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state30)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state29)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state28)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state50)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state49)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state48)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state47)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state46)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state45)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state65)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state64)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state63)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state62)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state61)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state79)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state78)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state77)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state76)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state92)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state91)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state90)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state104)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state103)) | ((mult_result_fifo_V_empty_n == 1'b0) & (1'b1 == ap_CS_fsm_state115)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_905_ce = 1'b0;
    end else begin
        grp_fu_905_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_905_p0 = p_i4_reg_652;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state51))) begin
        grp_fu_905_p0 = p_1_i6_reg_640;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state66))) begin
        grp_fu_905_p0 = p_2_i8_reg_628;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state80))) begin
        grp_fu_905_p0 = p_3_i1_reg_616;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state93))) begin
        grp_fu_905_p0 = p_4_i1_reg_604;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state105))) begin
        grp_fu_905_p0 = p_5_i1_reg_592;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state116))) begin
        grp_fu_905_p0 = p_6_i1_reg_580;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state126))) begin
        grp_fu_905_p0 = p_0_i1_reg_568;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_905_p0 = tmp_1_reg_546;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_i5_phi_fu_538_p4;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_1_i7_phi_fu_526_p4;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_2_i9_phi_fu_504_p4;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_3_i_phi_fu_492_p4;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_4_i_phi_fu_480_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_5_i_phi_fu_468_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_6_i_phi_fu_456_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_905_p0 = ap_phi_mux_p_0_i_phi_fu_444_p4;
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_905_p1 = tmp_9_reg_1303;
    end else if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1129;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state51) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1124;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state66) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1119;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state80) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1114;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state93) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1109;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state105) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1104;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state116) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1099;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state126) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_905_p1 = reg_1094;
    end else begin
        grp_fu_905_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & ((exitcond_i1_reg_1242 == 1'd1) | (exitcond_i_fu_1232_p2 == 1'd1)))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state115) | ((1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd1) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_19_i_fu_1222_p2 == 1'd1) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_18_i_fu_1217_p2 == 1'd1) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_17_i_fu_1212_p2 == 1'd1) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_16_i_fu_1207_p2 == 1'd1) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_15_i_fu_1202_p2 == 1'd1) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_14_i_fu_1197_p2 == 1'd1) & (tmp_13_i_fu_1192_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state27) & (tmp_13_i_fu_1192_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mult_result_fifo_V_blk_n = mult_result_fifo_V_empty_n;
    end else begin
        mult_result_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state29)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state50)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state49)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state48)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state47)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state45)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state65)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state63)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state61)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state79)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state78)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state77)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state76)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state92)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state91)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state90)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state104)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state103)) | ((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state115)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op327_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op326_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op325_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op324_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op323_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op322_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (ap_predicate_op321_read_state27 == 1'b1)) | (~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_13_i_fu_1192_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mult_result_fifo_V_read = 1'b1;
    end else begin
        mult_result_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_size_blk_n = output_size_empty_n;
    end else begin
        output_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_size_out_blk_n = output_size_out_full_n;
    end else begin
        output_size_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_size_out_full_n == 1'b0) | (output_size_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_size_out_write = 1'b1;
    end else begin
        output_size_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((output_size_out_full_n == 1'b0) | (output_size_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_size_read = 1'b1;
    end else begin
        output_size_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_0_fifo_V_blk_n = row_product_0_fifo_V_full_n;
    end else begin
        row_product_0_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_0_fifo_V_write = 1'b1;
    end else begin
        row_product_0_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_1_fifo_V_blk_n = row_product_1_fifo_V_full_n;
    end else begin
        row_product_1_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_1_fifo_V_write = 1'b1;
    end else begin
        row_product_1_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_2_fifo_V_blk_n = row_product_2_fifo_V_full_n;
    end else begin
        row_product_2_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_2_fifo_V_write = 1'b1;
    end else begin
        row_product_2_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_3_fifo_V_blk_n = row_product_3_fifo_V_full_n;
    end else begin
        row_product_3_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_3_fifo_V_write = 1'b1;
    end else begin
        row_product_3_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_4_fifo_V_blk_n = row_product_4_fifo_V_full_n;
    end else begin
        row_product_4_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_4_fifo_V_write = 1'b1;
    end else begin
        row_product_4_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_5_fifo_V_blk_n = row_product_5_fifo_V_full_n;
    end else begin
        row_product_5_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_5_fifo_V_write = 1'b1;
    end else begin
        row_product_5_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_6_fifo_V_blk_n = row_product_6_fifo_V_full_n;
    end else begin
        row_product_6_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_6_fifo_V_write = 1'b1;
    end else begin
        row_product_6_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_7_fifo_V_blk_n = row_product_7_fifo_V_full_n;
    end else begin
        row_product_7_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_7_fifo_V_write = 1'b1;
    end else begin
        row_product_7_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_8_fifo_V_blk_n = row_product_8_fifo_V_full_n;
    end else begin
        row_product_8_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        row_product_8_fifo_V_write = 1'b1;
    end else begin
        row_product_8_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        rowptr_stream_TDATA_blk_n = rowptr_stream_V_data_0_state[1'd0];
    end else begin
        rowptr_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (rowptr_stream_V_data_0_vld_out == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (rowptr_stream_V_data_0_vld_out == 1'b1)))) begin
        rowptr_stream_V_data_0_ack_out = 1'b1;
    end else begin
        rowptr_stream_V_data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((rowptr_stream_V_data_0_sel == 1'b1)) begin
        rowptr_stream_V_data_0_data_out = rowptr_stream_V_data_0_payload_B;
    end else begin
        rowptr_stream_V_data_0_data_out = rowptr_stream_V_data_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (rowptr_stream_V_data_0_vld_out == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (rowptr_stream_V_data_0_vld_out == 1'b1)))) begin
        rowptr_stream_V_keep_0_ack_out = 1'b1;
    end else begin
        rowptr_stream_V_keep_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((rowptr_stream_V_keep_0_sel == 1'b1)) begin
        rowptr_stream_V_keep_0_data_out = rowptr_stream_V_keep_0_payload_B;
    end else begin
        rowptr_stream_V_keep_0_data_out = rowptr_stream_V_keep_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (rowptr_stream_V_data_0_vld_out == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (rowptr_stream_V_data_0_vld_out == 1'b1)))) begin
        rowptr_stream_V_last_0_ack_out = 1'b1;
    end else begin
        rowptr_stream_V_last_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((rowptr_stream_V_last_0_sel == 1'b1)) begin
        rowptr_stream_V_last_0_data_out = rowptr_stream_V_last_0_payload_B;
    end else begin
        rowptr_stream_V_last_0_data_out = rowptr_stream_V_last_0_payload_A;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        tkeep_fifo_V_V_blk_n = tkeep_fifo_V_V_full_n;
    end else begin
        tkeep_fifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        tkeep_fifo_V_V_write = 1'b1;
    end else begin
        tkeep_fifo_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        tlast_fifo_V_blk_n = tlast_fifo_V_full_n;
    end else begin
        tlast_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0))) begin
        tlast_fifo_V_write = 1'b1;
    end else begin
        tlast_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((output_size_out_full_n == 1'b0) | (output_size_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond_i1_fu_1134_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (tmp_i_fu_1139_p2 == 1'd0) & (rowptr_stream_V_data_0_vld_out == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state4) & (tmp_i_fu_1139_p2 == 1'd1) & (rowptr_stream_V_data_0_vld_out == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (rowptr_stream_V_data_0_vld_out == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (tmp_11_i1_fu_1171_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone)) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd0) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_20_i_fu_1227_p2 == 1'd1) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_19_i_fu_1222_p2 == 1'd1) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_18_i_fu_1217_p2 == 1'd1) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_17_i_fu_1212_p2 == 1'd1) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_16_i_fu_1207_p2 == 1'd1) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_15_i_fu_1202_p2 == 1'd1) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_14_i_fu_1197_p2 == 1'd1) & (tmp_13_i_fu_1192_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end else if ((~(((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state27) & (tmp_13_i_fu_1192_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & ((exitcond_i1_reg_1242 == 1'd1) | (exitcond_i_fu_1232_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0))) & (1'b1 == ap_CS_fsm_state44) & (exitcond_i1_reg_1242 == 1'd0) & (exitcond_i_fu_1232_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state61 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state76 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state90 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state91 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state91))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state92 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state92))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state103 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state103))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state104 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state104))) begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state115 : begin
            if (((mult_result_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state115))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state115;
            end
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd89];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((mult_result_fifo_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((output_size_out_full_n == 1'b0) | (output_size_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage2_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage3_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage4_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage5_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage6_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage7_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage8_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27 = (((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op327_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op326_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op325_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op324_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op323_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op322_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (ap_predicate_op321_read_state27 == 1'b1)) | ((mult_result_fifo_V_empty_n == 1'b0) & (tmp_13_i_fu_1192_p2 == 1'd1)));
end

always @ (*) begin
    ap_block_state44 = (((tlast_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((tkeep_fifo_V_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_8_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_7_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_6_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_5_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_4_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_3_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_2_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_1_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)) | ((row_product_0_fifo_V_full_n == 1'b0) & (exitcond_i1_reg_1242 == 1'd0)));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage1_iter0 = (mult_result_fifo_V_empty_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_p_1_i6_phi_fu_644_p4 = p_1_i6_reg_640;

assign ap_phi_mux_p_2_i8_phi_fu_632_p4 = p_2_i8_reg_628;

assign ap_phi_mux_p_3_i1_phi_fu_620_p4 = p_3_i1_reg_616;

assign ap_phi_mux_p_4_i1_phi_fu_608_p4 = p_4_i1_reg_604;

assign ap_phi_mux_p_5_i1_phi_fu_596_p4 = p_5_i1_reg_592;

assign ap_phi_mux_p_6_i1_phi_fu_584_p4 = p_6_i1_reg_580;

assign ap_phi_mux_p_i4_phi_fu_656_p4 = p_i4_reg_652;

always @ (*) begin
    ap_predicate_op321_read_state27 = ((tmp_20_i_fu_1227_p2 == 1'd1) & (tmp_19_i_fu_1222_p2 == 1'd0) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op322_read_state27 = ((tmp_19_i_fu_1222_p2 == 1'd1) & (tmp_18_i_fu_1217_p2 == 1'd0) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op323_read_state27 = ((tmp_18_i_fu_1217_p2 == 1'd1) & (tmp_17_i_fu_1212_p2 == 1'd0) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op324_read_state27 = ((tmp_17_i_fu_1212_p2 == 1'd1) & (tmp_16_i_fu_1207_p2 == 1'd0) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op325_read_state27 = ((tmp_16_i_fu_1207_p2 == 1'd1) & (tmp_15_i_fu_1202_p2 == 1'd0) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op326_read_state27 = ((tmp_15_i_fu_1202_p2 == 1'd1) & (tmp_14_i_fu_1197_p2 == 1'd0) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op327_read_state27 = ((tmp_14_i_fu_1197_p2 == 1'd1) & (tmp_13_i_fu_1192_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign bound_fu_1163_p3 = ((tmp_i_32_fu_1151_p2[0:0] === 1'b1) ? tmp_9_i_fu_1157_p2 : 32'd0);

assign exitcond_i1_fu_1134_p2 = ((output_size_read_reg_1236 == 32'd0) ? 1'b1 : 1'b0);

assign exitcond_i_fu_1232_p2 = ((i_reg_1249 == output_size_read_reg_1236) ? 1'b1 : 1'b0);

assign i_fu_1145_p2 = (i_i_reg_373 + 32'd1);

assign j_1_fu_1176_p2 = (ap_phi_mux_j1_i_phi_fu_515_p4 + 32'd9);

assign output_size_out_din = output_size_dout;

assign row_product_0_fifo_V_din = ap_phi_mux_tmp_46_phi_fu_883_p18;

assign row_product_1_fifo_V_din = ap_phi_mux_tmp_48_phi_fu_857_p18;

assign row_product_2_fifo_V_din = ap_phi_mux_tmp_50_phi_fu_830_p18;

assign row_product_3_fifo_V_din = ap_phi_mux_tmp_52_phi_fu_802_p18;

assign row_product_4_fifo_V_din = ap_phi_mux_tmp_54_phi_fu_773_p18;

assign row_product_5_fifo_V_din = ap_phi_mux_tmp_53_phi_fu_743_p18;

assign row_product_6_fifo_V_din = ap_phi_mux_tmp_51_phi_fu_712_p18;

assign row_product_7_fifo_V_din = ap_phi_mux_tmp_49_phi_fu_680_p18;

assign row_product_8_fifo_V_din = tmp_10_reg_664;

assign rowptr_stream_TREADY = rowptr_stream_V_last_0_state[1'd1];

assign rowptr_stream_V_data_0_ack_in = rowptr_stream_V_data_0_state[1'd1];

assign rowptr_stream_V_data_0_load_A = (rowptr_stream_V_data_0_state_cmp_full & ~rowptr_stream_V_data_0_sel_wr);

assign rowptr_stream_V_data_0_load_B = (rowptr_stream_V_data_0_state_cmp_full & rowptr_stream_V_data_0_sel_wr);

assign rowptr_stream_V_data_0_sel = rowptr_stream_V_data_0_sel_rd;

assign rowptr_stream_V_data_0_state_cmp_full = ((rowptr_stream_V_data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign rowptr_stream_V_data_0_vld_in = rowptr_stream_TVALID;

assign rowptr_stream_V_data_0_vld_out = rowptr_stream_V_data_0_state[1'd0];

assign rowptr_stream_V_keep_0_ack_in = rowptr_stream_V_keep_0_state[1'd1];

assign rowptr_stream_V_keep_0_load_A = (rowptr_stream_V_keep_0_state_cmp_full & ~rowptr_stream_V_keep_0_sel_wr);

assign rowptr_stream_V_keep_0_load_B = (rowptr_stream_V_keep_0_state_cmp_full & rowptr_stream_V_keep_0_sel_wr);

assign rowptr_stream_V_keep_0_sel = rowptr_stream_V_keep_0_sel_rd;

assign rowptr_stream_V_keep_0_state_cmp_full = ((rowptr_stream_V_keep_0_state != 2'd1) ? 1'b1 : 1'b0);

assign rowptr_stream_V_keep_0_vld_in = rowptr_stream_TVALID;

assign rowptr_stream_V_keep_0_vld_out = rowptr_stream_V_keep_0_state[1'd0];

assign rowptr_stream_V_last_0_ack_in = rowptr_stream_V_last_0_state[1'd1];

assign rowptr_stream_V_last_0_load_A = (rowptr_stream_V_last_0_state_cmp_full & ~rowptr_stream_V_last_0_sel_wr);

assign rowptr_stream_V_last_0_load_B = (rowptr_stream_V_last_0_state_cmp_full & rowptr_stream_V_last_0_sel_wr);

assign rowptr_stream_V_last_0_sel = rowptr_stream_V_last_0_sel_rd;

assign rowptr_stream_V_last_0_state_cmp_full = ((rowptr_stream_V_last_0_state != 2'd1) ? 1'b1 : 1'b0);

assign rowptr_stream_V_last_0_vld_in = rowptr_stream_TVALID;

assign rowptr_stream_V_last_0_vld_out = rowptr_stream_V_last_0_state[1'd0];

assign start_out = real_start;

assign tkeep_fifo_V_V_din = tmp_V_reg_407;

assign tlast_fifo_V_din = tmp_56_reg_396;

assign tmp_11_i1_fu_1171_p2 = ((j_reg_429 < bound_reg_1286) ? 1'b1 : 1'b0);

assign tmp_11_i_fu_1182_p2 = ((j_1_reg_1296 < bound_reg_1286) ? 1'b1 : 1'b0);

assign tmp_12_i_fu_1186_p2 = (start_val_tmp_data_1_reg_418 - ap_phi_mux_j1_i1_phi_fu_561_p4);

assign tmp_13_i_fu_1192_p2 = ((tmp_12_i_reg_1366 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_14_i_fu_1197_p2 = ((tmp_12_i_reg_1366 == 32'd2) ? 1'b1 : 1'b0);

assign tmp_15_i_fu_1202_p2 = ((tmp_12_i_reg_1366 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_16_i_fu_1207_p2 = ((tmp_12_i_reg_1366 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_17_i_fu_1212_p2 = ((tmp_12_i_reg_1366 == 32'd5) ? 1'b1 : 1'b0);

assign tmp_18_i_fu_1217_p2 = ((tmp_12_i_reg_1366 == 32'd6) ? 1'b1 : 1'b0);

assign tmp_19_i_fu_1222_p2 = ((tmp_12_i_reg_1366 == 32'd7) ? 1'b1 : 1'b0);

assign tmp_20_i_fu_1227_p2 = ((tmp_12_i_reg_1366 == 32'd8) ? 1'b1 : 1'b0);

assign tmp_9_i_fu_1157_p2 = ($signed(start_val_tmp_data_1_reg_418) + $signed(32'd4294967288));

assign tmp_i_32_fu_1151_p2 = ((start_val_tmp_data_1_reg_418 > 32'd9) ? 1'b1 : 1'b0);

assign tmp_i_fu_1139_p2 = ((i_i_reg_373 == 32'd0) ? 1'b1 : 1'b0);

endmodule //fp_add_loop
