# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/edge_detector.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/image_processor.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/vga_controller.v"
verilog fifo_generator_v13_1_1  "../../../jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v"
verilog fifo_generator_v13_1_1  "../../../jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v"
verilog blk_mem_gen_v8_3_3  "../../../jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v"
verilog xil_defaultlib  "../../../jpeg.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
