<p><br/></p><hr/><p><time datetime="2023-01-13" class="date-past">13 Jan 2023</time> </p><ul><li><p>Continued work on dmi_a timing and joules rtl efficiency flow:</p><ul><li><p>DMI</p><ul><li><p>Ran several several floorplanning experiments to improve macro2flop timing</p><ul><li><p>Added flop_only block over srams to prevent DC from inserting logic within the macros. This reduced M2F by 10ps</p></li><li><p>added move bound for Tag logic to keep Standard cell logic around the tag memories.</p></li><li><p>Squeezed the height and space between all Data Srams. For attempt at this was too agressive and blew-up timing. I then relaxed area.</p></li></ul></li></ul></li><li><p>Joules</p><ul><li><p>Running RTL clock efficiency flow on dce</p></li><li><p>I now have two fsdb’s merged </p></li><li><p>Working through some issues with Gaurav from Cadence. Tool is not recognizing RTL inserted clock gating.</p></li><li><p>Working on slides for presentation to LD team</p></li></ul></li></ul></li></ul><p /><p><time datetime="2023-01-06" class="date-past">06 Jan 2023</time> </p><ul><li><p>Focused on Joules evaluation</p><ul><li><p>Cadence is working on a fix to add memory exclusion. In the meantime I used a workaround and was able to get the memory flops ignored in the report.</p></li><li><p>Got preliminary results for config7 dce</p><ul><li><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dce_cg_eff-20230109-210641.PNG?api=v2"></span><p>reviewed results with Cadence AE</p></li><li><p>In the joules gui it is easy to dive through the hierarchy and explore. Unfortunately the LD team won’t be able to the gui. cvs files can be written out (as above) but it’s doesn't provide the ease of visibility.  I may write a simple TK/tcl interface to help.</p></li><li><p>These results are within only a single testcase. I walked through these results with Boon and he pointed me to another test to add to the coverage.</p></li></ul></li></ul></li></ul><p><time datetime="2022-12-16" class="date-past">16 Dec 2022</time> </p><ul><li><p>Ran and posted synthesis results from RC2 maestro snapshot. </p><ul><li><p>Expected results seen. dmi_a still long pole in tent. Investigating floorplan changes to help.</p></li></ul></li><li><p>Ran and posted synthesis results from RC3 maestro snapshot.</p><ul><li><p>Results here: <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-12-16-2022_RC3/block_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-12-16-2022_RC3/block_metrics.html</a></p></li><li><p>working on dmi_a floorplanning </p></li></ul></li><li><p>Working on getting rtl_efficiancy reports from Joules.</p><ul><li><p>currently not getting clock gating added </p></li><li><p>working with cadence AE</p></li></ul></li></ul><p /><p><time datetime="2022-12-09" class="date-past">09 Dec 2022</time> </p><ul><li><p>Worked with dmi LD team and Improved dmi_a timing with better floorplan. reduced WNS (f2f) from -134ps to -88ps</p><ul><li><p>Results are here <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-12-05-2022_newfp/dmi_a.layout.png" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-12-05-2022_newfp/dmi_a.layout.png</a></p></li><li><p>Also ran synthesis with experimental RTL from LD team which removed almost all of the WTT paths </p></li><li><p>Next I will be merging these two efforts together</p></li></ul></li><li><p>Started 7nm synthesis of the 3.4 RC1 drop</p><ul><li><p>dmi has some subtle rtl differences that are making a significant timing impact, with RC1.  </p></li><li><p>Started synth from RC2 drop</p></li></ul></li><li><p>Working on Joules evaluation. </p><ul><li><p>Had initial problem getting a fsdb but Boon helped me and now have initial runs.</p></li><li><p>Need to clean up a few things and run with multiple fsdb’s merged together</p></li></ul></li></ul><p /><p><time datetime="2022-12-02" class="date-past">02 Dec 2022</time> </p><ul><li><p>Modified config10_Lite configuration as the latest maestro changes (for stafely_mode) broke it.</p></li><li><p>Ran dce synthesis with Boons latest changes and posted results here: <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-12-02-2022/block_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-12-02-2022/block_metrics.html</a></p><ul><li><p>F2F WNS down to 27ps but F2M 109ps</p></li><li><p>Making floorplan changes to help F2M paths</p></li></ul></li><li><p>Ran dmi_a synthesis with new floorplan. </p><ul><li><p>F2F wns down to 94ps (down from 134ps) with only fp changes.</p></li><li><p>Going to need rtl changes to get much lower</p></li><li><p>Meeting with dmi team today</p></li></ul></li></ul><p /><p><time datetime="2022-11-25" class="date-past">25 Nov 2022</time> </p><ul><li><p>While I was out last week Shiva ran dce synthesis and WNS has come down to -58ps. </p><ul><li><p>results <a class="external-link" href="http://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_ncore3p4_rtlbuild_1117_7nm_dct/top_metrics.html" rel="nofollow">here</a>.</p></li></ul></li><li><p>Some flops are placed between RAMS so floorplanning can help results.</p><ul><li><p>I added support for adding blockage to fpt tool</p></li><li><p>I then added buffer only move bounds to chimneys between srams</p></li></ul></li><li><p>I then discovered that some testbench changes had broken my configuration file.</p><ul><li><p>John helped me debug it but I have not yet found the fix. Will need to discuss with DV team</p></li></ul></li></ul><p /><p><time datetime="2022-11-18" class="date-past">18 Nov 2022</time> </p><ul><li><p>Out of Office - vacation</p></li></ul><p /><p><time datetime="2022-11-04" class="date-past">04 Nov 2022</time> </p><ul><li><p>Driving 3.4 config10_lite timing with LD team</p><ul><li><p>Posted worst ioaiu and dmi timing paths <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/36962486/3.4+IOAIU+Timing+Improvement+Work" data-linked-resource-id="36962486" data-linked-resource-version="26" data-linked-resource-type="page">here</a></p></li><li><p>ran ungrouped (not flattened) synthesis on ioaiu_top_a block to help LD team understand timing paths</p></li><li><p>Mapped flat paths to unflattened paths and put in table <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/36962486/3.4+IOAIU+Timing+Improvement+Work" data-linked-resource-id="36962486" data-linked-resource-version="26" data-linked-resource-type="page">here</a></p></li><li><p>Debugged dce timing with Boon. Found some paths that didn’t make sense with logic dir directory-1 ending up a sram for directory-0</p><ul><li><p>A few of these paths can be seen <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-10-27-2022_config10_lite_mw_configChanges/dce_a.layout.png" rel="nofollow">here</a></p></li><li><p>Boon created a potentional fix over the weekend and I’m running synthesis now</p></li></ul></li><li><p>Ronak made some dmi improvement that helped all three instances. </p><ul><li><p>results can be seen <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-11-03-2022_config10_lite/block_metrics.html" rel="nofollow">here</a></p></li></ul></li></ul></li><li><p>Posted results from 2GHz <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-08-25-2022_config10_lite.0p75_25c_typ_corner_2GHz/top_metrics.html" rel="nofollow">here</a></p></li></ul><p /><p><time datetime="2022-10-28" class="date-past">28 Oct 2022</time> </p><ul><li><p>Posted parameter corner tables for Typical and Slow scenarios within the config10_lite configuration. Tables can be found here:</p><ul><li><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35061804/Ncore+3.2+Synthesis" data-linked-resource-id="35061804" data-linked-resource-version="15" data-linked-resource-type="page">Ncore 3.2 Synthesis</a> </p></li></ul></li><li><p>Posted the results of the 4MB proxy cache ioaiu. Results can be found here:</p><ul><li><p><a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-10-12-2022_config10_lite_4MB_proxy_ioaiu_top_g/top_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-10-12-2022_config10_lite_4MB_proxy_ioaiu_top_g/top_metrics.html</a></p></li><li><p>Constraints:</p><ul><li><p>Synthesis tool = dc_topo (with Arteris fpt for floorplanning)</p><p>Technology = 7nm</p><p>Frequency target = 1.6GHz</p><p>ULVT limit = 5%</p><p>Clock Uncertainty = 94ps (15%)</p></li></ul></li><li><p>The resulting frequency is 958MHz with the paths to/from SRAMs being the limiting factor.</p><p>The TSMC memory compiler has a limit of 80b for a 2k sram so we are limited to using the 1k.</p><ul><li><p>I can improve the floorplan slightly by:</p><ol start="1"><li><p>removing the 10um horizontal channels between the srams and shrink height of block</p></li><li><p>spread tagmems apart to make space for std cell logic in the middle where it would be more symmetric</p></li><li><p>split ports so input buses are on left and output on right, again to get stdcell logic to be in middle.</p></li></ol><p>I think with these changes I believe I can achieve 1GHz</p></li></ul></li><li><p>Completed 2GHz Typical corner config10_lite builds.</p><ul><li><p>will post this morning</p></li></ul></li><li><p>Built first 5nm config10_Lite block (using Shivas scripts)</p></li></ul></li></ul><p /><p><time datetime="2022-10-21" class="date-past">21 Oct 2022</time> </p><ul><li><p>Worked with Balaji to create multi-ported ioaiu configuration in config10_lite</p><ul><li><p>created new srams to support it and ran synthesis (will post results today)</p></li></ul></li><li><p>Fixed wrapper for 4MB proxy cache and ran synthesis.</p><ul><li><p>Currently freq is limited by paths to/from SRAMs (958MHz)</p></li><li><p>Will work on improving floorplan to get better timing.</p></li><li><p><a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-10-12-2022_config10_lite_4MB_proxy_ioaiu_top_g/block_metrics.html" rel="nofollow">Current results are here</a></p></li></ul></li><li><p>Continued working on 5nm config10_lite run</p></li><li><p>Fixed make_syn_metrics to support RTLA reports</p></li></ul><p /><p><time datetime="2022-10-14" class="date-past">14 Oct 2022</time> </p><ul><li><p>Improved config10_lite dmi_a floorplan and got wns down to -95ns</p><ul><li><p>will update reports when I can log into sula today</p><ul><li><p>The pw management on sula &amp; pino needs to be improved. </p></li><li><p>There’s no warning of expiration. If it does expire IT has to reset it. I had my reset yesterday and the new pw is not working today.</p></li><li><p>The MFA doesn’t work. Takes 10-30min to get the code</p></li></ul></li></ul></li><li><p>Created most of the 5nm memories needed for config10_lite build</p><ul><li><p>found bug in memgen tool. It has problems with tiled rams that are not a data width multiple of 2.</p></li><li><p>Will create srams “by hand” for now and fix bug later.</p></li></ul></li><li><p>Updated config10_lite config to include multi-ported ioaiu and interleaved dmi_a</p><ul><li><p>ran synthesis om dmi_a and new ioaiu_top_h (will be posting results today)</p></li></ul></li><li><p>Started experiment to increase ioaiu_top_g cache to 4MB.</p><ul><li><p>Verified config changes in synthesis now I need to create a 2k sram wrapper.</p><ul><li><p>(submitted IT ticket to install 7nm mem compiler on Sula. Currently only on Arteris machines)</p></li></ul></li></ul></li><li><p>Updated make_syn_metrics to support RTLA reports</p></li></ul><p /><p><time datetime="2022-10-07" class="date-past">07 Oct 2022</time> </p><ul><li><p>Worked on adding dmi interleaving and multiported ioaiu to config10_lite configuration</p></li><li><p>Finished floorplanning tool (fpt) and demoed to Shiva and David. Will demo to design team next week</p></li><li><p>Have been using fpt to improve dmi_a and ioaiu_top_g timing. These two blocks got worst timing when milkyway models were used for srams since srams dominate floorplan.</p></li><li><p>Posted a delayed weekly synthesis results for 3.4<a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/dce_cmux_pipe_off-Boon/top_metrics.html" rel="nofollow"> here.</a> However dmi_a and ioaiu_top_g are still building.</p></li><li><p>Created 5nm synthesis scripts for config10_lite. Will work on creating 5nm sram's and wrappers over wekend.</p></li></ul><p><br/></p><p><time datetime="2022-09-29" class="date-past">29 Sep 2022</time> </p><ul><li><p>Floorplanning tool (fpt) now 95% functional. Using it to refloorplan 3.4 dmi_a and ioaiu_g blocks</p><ul><li><p>Need to add power grid modeling for 5nm for Shiva</p></li></ul></li><li><p>Created first 3.4 dmi_a floorplan and reviewed with LD team (Jason, Ben &amp; Ronak)</p><ul><li><p>first fp synthesised with WNS of 105ps </p></li><li><p>Shrunk die area donwn and packed srams in to improve floorplan (synth now running)</p></li></ul></li><li><p>Reran 3.2.1 typical to verify that new milkyway sram models only affect 3.4 timing</p></li><li><p>Reviewed config10_lite configuration with Ben. Specifically wrt Skid Buffer and Credit Management</p></li><li><p>Discussed some automation scripting with John. He pointed me to some confluence doc that I will review and get back with him next eek.</p></li><li><p>Plans:</p><ul><li><p>work on ioaiu_top_g floorplan </p></li><li><p>demo fpt to David and Shiva</p></li><li><p>Follow-up with John wrt automation scripts</p></li><li><p>run weekly 3.4 synthesis over weekend (start posting floorplans with results)</p></li></ul></li></ul><p><br/></p><p><time datetime="2022-09-22" class="date-past">22 Sep 2022</time> </p><ul><li><p>While working on the design_vision floorplanning tool I noticed some of the memories were not the correct size.</p><ul><li><p>I created milkyway libs for all of the 7nm memories</p></li><li><p>Some of the blocks have significant timing increases. </p></li><li><p>These blocks need new floorplans with the new memory physicals</p></li><li><p>The good new is, after better floorplanning these new mem models should give results with more correlation with dcnxt and fc</p></li><li><p>dc_topo with new mem physicals creates a completely horrible floorplan for dmi_a (below)</p></li><li><p><a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.2.1/dmi_a.jpg" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.2.1/dmi_a.jpg</a></p></li></ul></li><li><p>Finished posting all of the typical corners for 3.2.1</p><ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35192833/Config10+lite+Timing+Tracker+3.2.1" rel="nofollow">results here</a></p></li><li><p>ioaiu_top_g fails in the 0.75v corners (~40ps)</p></li></ul></li></ul><p><br/></p><p><time datetime="2022-09-15" class="date-past">15 Sep 2022</time> </p><ul><li><p>Ran 3.2.1 config10_lite in typical corner with 0.75v and 25C. Ioaiu_top_g is only block with significant violations (-40ps)</p><ul><li><p><a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-08-25-2022_config10_lite.tt_0p75v_25c_corner/top_metrics.html" rel="nofollow">results posted here</a></p></li><li><p>Will analyze failing paths with Kjeld</p></li></ul></li><li><p>Ran weekly 3.4 synthesis.</p><ul><li><p>some small changes from previous week:</p><ul><li><p>dce is better than if was two weeks ago but I don't see the improvement from Boons one off changes from last week</p></li><li><p>dmi is same as lasy week (-70ps)</p></li><li><p>ioaiu_top_g is about 20ps worst</p></li></ul></li><li><p>Scheduling mtg next wee to discuss with LD team</p></li><li><p>Adding history chart to see trends</p></li></ul></li><li><p>I finished coding the api to design_vision so we can use it to develop floorplans (instead of RTLA)</p><ul><li><p>But I need a TK package installed. Neither the one we have installed on sula or the tcl that comes with the DV install has the BWidget that I need to properly display the floorplan.</p></li><li><p>Have a IT ticket 5067 open for a week now.  </p></li></ul></li></ul><p><br/></p><p><time datetime="2022-09-08" class="date-past">08 Sep 2022</time> </p><ul><li><p>Added features to make_syn_metrics to specify scenario to analyse (if not specified it finds the worst corner)</p></li><li><p>Ran a weekly 3.4 config10 synth regression however it had some changes from Boon which effected other blocks</p></li><li><p>Reran only dce_a for Boon n which he removed a pipe stage. The flop2out delay went up as expected bu only to -71ps</p><ul><li><p>Boon thinks the output delay constraint on these paths (125ps) is too pessimistic. If we can reduce it to 75ps then he can reduce latency.</p></li><li><p>I'm looking at this top level delay in the gen_wrapper results</p></li></ul></li><li><p>Completed first stage of floorplanning tool (FPT)</p><ul><li><p>This tool uses the api to design_vision to create a tool at we can use to create block or even top level floorplans. Instead of having to use RTLA.</p></li></ul></li></ul><p><br/></p><p><time datetime="2022-09-01" class="date-past">01 Sep 2022</time> </p><ul><li><p>Ran weekly 3.4 synthesis and reported metrics.</p><ul><li><p>dce_a showed improved paths that Boon had fixed. Communicated this with him discussed other paths</p></li><li><p>The dmi was mush worst however it was not due to any logic change. Looks like it was physical only differences. I started to create floorplans for critical blocks (the ones I created months ago were for 3.2 logic and were actually hurting 3.4 runs so I removed them from synth runs). </p></li><li><p>Out only tool for creating floorplans is RTLA which is very utilized and hard to get a license. So I started writing a script to interface with design vision that would provide us with another floorplanning tool.</p></li></ul></li><li><p>Ran a 3.2.1 synthesis in typical corner (as requested by Akarsh)</p><ul><li><p>All of the critical blocks (dce,dmi, ioaiu_top) are passing timing with 0 wns</p></li></ul></li><li><p>Fixed make_syn_metrics bug Shiva found</p></li></ul><p><br/></p><p><time datetime="2022-08-26" class="date-past">26 Aug 2022</time> </p><ul><li><p>Ran synthesis on 3.4 config10_lite with the credit skid buffer changes.</p><ul><li><p>ioaiu blocks got significantly worst with ioaiu_top_a adding 80ps of wns</p></li><li><p>results in here: <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-08-25-2022_config10_lite.credit_skip_buffer/block_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.4/3.4-08-25-2022_config10_lite.credit_skip_buffer/block_metrics.html</a></p></li></ul></li><li><p>Ran experiment with config10_lite in typical corner. </p><ul><li><p>only partial results so far as runs were behind the 3.4 run mentioned above.</p></li><li><p>But dce and ioaiu_top_a meet timing</p></li><li><p>I'm still inspecting results as lol are very low</p></li><li><p>results are here: (more to come) <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-08-25-2022_config10_lite.tt_corner/block_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.2.1/3.2.1-08-25-2022_config10_lite.tt_corner/block_metrics.html</a></p></li></ul></li><li><p>Added option to make_syn_metrics script to interpret the sign of the wns_margin option. In this way you can get the bucketizer to run even if the block has 0 wns</p></li><li><p>Worked on mem_genn for synopsys mem comp</p></li></ul><p><br/></p><p><time datetime="2022-08-19" class="date-past">19 Aug 2022</time> </p><ul><li><p>Posted results from weekly 3.4 synthesis</p><ul><li><p>Good improvements over previous week</p><ul><li><p>results here:  <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/config10_lite_3.4_08-16-2022/block_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.4/config10_lite_3.4_08-16-2022/block_metrics.html</a></p></li><li><p>DCE wns was -77ps now -36ps</p></li><li><p>DMI was -103ps now -72ps</p></li><li><p>ioaiu_top_a -was 108ps now -48ps</p></li></ul></li><li><p>Discussed with team in weekly timing mtg </p><ul><li><p>identified action items and posted here: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/36962486/3.4+IOAIU+Timing+Improvement+Work" data-linked-resource-id="36962486" data-linked-resource-version="26" data-linked-resource-type="page">3.4 IOAIU Timing Improvement Work</a></p></li></ul></li></ul></li><li><p>Fixed bug in make_syn_metrics for case of no top level results (block_only option)</p></li></ul><p><time datetime="2022-08-12" class="date-past">12 Aug 2022</time> </p><ul><li><p>Released updates to make_syn_metrics and bucketizer. Includes fixes and request users have made:</p><ul><li><p>Added flop2macro and macro2flop categories so these are no longer lumped with flop2flop</p></li><li><p>fixed bug with block level analysis not performed in worst corner.</p><ul><li><p>It uses the worst corner found in the top level qor repot</p></li></ul></li></ul></li><li><p>Ran/posted hierarchical synthesis runs on all ioaiu_top blocks to help LD team with timing debug</p><ul><li><p>posted results on 3.4 timing tracker page here: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35192843" rel="nofollow">Config10_lite Timing Tracker 3.4</a></p></li></ul></li><li><p>Ran dmi_a experiments for Jason</p></li><li><p>todo: need to schedule new timing mtg to go over ioaiu, dce and dmi paths this week</p></li></ul><p><br/></p><p><time datetime="2022-08-05" class="date-past">05 Aug 2022</time></p><ul><li><p>Running 3.4 synth with 8/4 rtl</p></li><li><p>ran 3.4 synth with no ungrouping to help LD debug paths but dc-topo still seems to flatten.</p><ul><li><p>Have a few ideas. Else will open issue with Synopsys</p></li></ul></li><li><p>Completed coding mem_gen for tsmc compilers l1cache, hss and sps</p></li><li><p>Create confluence page to track work from weekly timing debug meetings</p><ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35160080/Ncore+3.4+Synthesis" data-linked-resource-id="35160080" data-linked-resource-version="23" data-linked-resource-type="page">Ncore 3.4 Synthesis</a></p></li></ul></li><li><p>Working on comparing synth history I have to identify ioaoi trends</p></li><li><p>Started script to identify pipeline stages that could be removed.</p><ul><li><p>script reports timing to and from a pipeline stage and adds the delay. If the delay adds up to less than a clock period, the stage could be removed (as far as timing goes)</p></li></ul></li></ul><p><br/></p><p><time datetime="2022-07-29" class="date-past">29 Jul 2022</time> </p><ul><li><p>Completed new 3.2.1 config10_lite synthesis. Results posted here: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35192833" rel="nofollow">Config10_lite Timing Tracker 3.2.1</a></p></li><li><p>Organized synthesis &amp; timing pages on confluence. All of these now under this page: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35094549/Synthesis+Timing+Results" data-linked-resource-id="35094549" data-linked-resource-version="27" data-linked-resource-type="page">Synthesis / Timing Results</a></p></li><li><p>Organized mtg with LD team (8/1) to discuss 3.4 timing results that are posted here: <a class="external-link" href="http://webfile.arteris.com/~troyh/config10_lite.3.4/config10_lite_3.4_07-19-2022/block_metrics.html" rel="nofollow">http://webfile.arteris.com/~troyh/config10_lite.3.4/config10_lite_3.4_07-19-2022/block_metrics.html</a></p><ul><li><p>Five blocks are over -100ps wns</p></li></ul></li><li><p>Fixed a few problems found in bucketizer</p><ul><li><p>macro2flop timing reported for blocks with no macros</p></li><li><p>not parsing RTLA report correctly</p></li><li><p>fixes in v1.4</p></li></ul></li></ul><p><br/></p><p><time datetime="2022-07-15" class="date-past">15 Jul 2022</time> </p><ul><li><p>Had centrify issue that kept me off sula for 2 days (Centrify is the two factor authentication system we use). </p></li><li><p>Kicked off new 3.4 config10_lite synthesis for the weekend. </p><ul><li><p>Publishing results here: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/28213257/Config10_lite+Timing+Tracker+3.2.1+3.4" data-linked-resource-id="28213257" data-linked-resource-version="13" data-linked-resource-type="page">Config10_lite Timing Tracker (3.2.1 &amp; 3.4)</a></p></li></ul></li><li><p>Debugging some issues with the tsmc wrappers coming out of gen_mem</p></li></ul><p><br/></p><p><time datetime="2022-07-08" class="date-past">08 Jul 2022</time> </p><ul><li><p>Verified Aria fix for clockless pma problem (MAES-4923)</p></li><li><p>Ran ncore3.4 config10_lit synthesis with synthesis cmd options added to config10_lite.tcl code</p><ul><li><p>added hook to tcl code to check for synthesis script, this is best way to create synthesis scripts without running post maestro aria run (which we no longer want to support)</p></li></ul></li><li><p>Created timing tracker for ncore 3.4 config10_lite </p><ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/28213257/Config10_lite+Timing+Tracker+3.2.1+3.4" data-linked-resource-id="28213257" data-linked-resource-version="13" data-linked-resource-type="page">Config10_lite Timing Tracker (3.2.1 &amp; 3.4)</a></p></li></ul></li><li><p>Added mem_gen support for other two tsmc compilers hss &amp; sps</p></li></ul><p><br/></p><p><time datetime="2022-06-30" class="date-past">30 Jun 2022</time> </p><ul><li><p>fixed issues with tsmc memory compiler api for mem_gen. Working with Shiva to test.</p></li><li><p>Added synthesis options into config10_lite tcl file to a) remove need to external Aria tool and b) to hopefully avoid Maestro bug that has been preventing synthesis of that config. It did not avoid bug. I opened a Jira on maestro MAES-4923. Dan released fix yesterday. I will verify today.</p></li></ul><p><br/></p><p><time datetime="2022-06-23" class="date-past">23 Jun 2022</time> </p><ul><li><p>Was out three days due to Covid</p></li><li><p>Started going through Maestro documentation to better understand configurability. Trying to avoid post maestro aria.</p></li><li><p>Continued writing script to modify post maestro synthesis collateral to no longer use aria</p></li><li><p>Attended David Pearts meeting on ncore 4.0 hardware support requirements</p></li></ul><p><br/></p><p><time datetime="2022-06-16" class="date-past">16 Jun 2022</time> </p><ul><li><p>On vacation all week</p></li></ul><p><br/></p><p><time datetime="2022-05-26" class="date-past">26 May 2022</time> </p><ul><li><p>Ran more synthesis for bug fixes on config10_lite</p><ul><li><p>timing with all known bug fixes is roughly the same as the 5/2 snapshot (before most of the recent bugs)</p></li><li><p><a class="external-link" href="http://webfile.arteris.com/~troyh/akarsh/05-23-bugfix/block_metrics.html" rel="nofollow">Most recent results are here.</a></p></li></ul></li><li><p>Started running weekly 3.4 synthesis bug found a aria bug.</p><ul><li><p>debugging it with Dan</p></li></ul></li><li><p>Found issue with make_syn_metrics. The blocks were not being analyzed at the right corner.</p><ul><li><p>I now have the top analysis pass down the worst flop2flop corner to the block analysis. So all is consistent.</p></li></ul></li><li><p>made changes to make_rtla_metrics</p></li><li><p>Found issue with tsmc mem compiler api</p></li></ul><p><br/></p><p><time datetime="2022-05-19" class="date-past">19 May 2022</time> </p><ul><li><p>Ran several ioaiu synthesis to verify timing of bug fixes from Eric T.</p><ul><li><p>published results with new make_syn_metrics tool</p></li></ul></li><li><p>Helped Shive with using metrics tool and incorporated some feedback from him</p></li><li><p>Create make_rtla_metrics tool for publishing RTLA results and demoed for David P.</p></li><li><p>complete work on TSMC memory compiler API. In testing/debug.</p></li><li><p>Was Out of office one day.</p></li></ul><p><br/></p><p><time datetime="2022-05-11" class="date-past">11 May 2022</time> </p><ul><li><p>Released v1.3 of make_syn_metrics tool</p><ul><li><p>support MCMM synthesis run </p></li><li><p>this replaces the one Shiva has been using. This now supports all syn runs (NXP, ME, config10)</p></li><li><p>Updated confluence page</p></li></ul></li><li><p>Ran ioaiu block synthesis on a few experiments for Eric T.</p></li><li><p>Had discussions with Shiva wrt synthesis block ownership for Mobileye</p></li><li><p>Working on completing mem_gen tool</p></li><li><p>Posted 3.2.x synthesis from 05-02 rtl. No change in timing.</p><ul><li><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=Config10_Lite+3.2.1+Timing+Tracker" rel="nofollow">Results can be found here</a> </p></li></ul></li></ul><p><br/></p><p><time datetime="2022-05-05" class="date-past">05 May 2022</time> </p><ul><li><p>Presented synthesis checker/reporter tool to some designers and rolled in changes</p><ul><li><p>dives into all blocks with negative slack</p></li><li><p>Checks for more parameters and error in logs</p></li></ul></li><li><p>Updated confluence page for make_syn_metrics</p></li><li><p>Focusing on completing mem_gen tool</p></li><li><p>Re-Kicked off new 3.2.x synthesis. We lost all licenses to an AE engineer over the weekend</p><ul><li><p>jobs are still running, I restricted my use to 1 license (which should be the normal limit) </p></li><li><p>We have 5 licenses (AE+RD servers) we need a efficient way to share them.</p></li></ul></li><li><p>Attended design deep dives</p></li></ul><p><br/></p><p><time datetime="2022-04-28" class="date-past">28 Apr 2022</time> </p><ul><li><p>Completed the synthesis metrics checking/reporting tool</p></li><li><p>Created Confluence page for metrics checking/reporting tool</p></li><li><p>Focusing on completing mem_gen tool</p></li><li><p>Kicked off new 3.2.x synthesis</p></li><li><p>made list of items I believe to improve PD productivity</p><ul><li><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Item</th><th class="confluenceTh">Status</th></tr><tr><td colspan="1" class="confluenceTd"><p><span>Need general improvement of engr environment for developing tools</span></p></td><td colspan="1" class="confluenceTd">on going, one JIRA filled</td></tr><tr><td colspan="1" class="confluenceTd"><p><span>Need module setup for all eda tools</span></p></td><td colspan="1" class="confluenceTd">no progress yet</td></tr><tr><td class="confluenceTd">Improve syn metrics checking &amp; reporting</td><td class="confluenceTd">done</td></tr><tr><td class="confluenceTd">Mem-gen tool</td><td class="confluenceTd">synopsys api complete, working on TSMC</td></tr><tr><td class="confluenceTd"><p>Need a system that makes maestro outputs more PD tools friendly</p></td><td class="confluenceTd">in architecting phase</td></tr></tbody></table></div><p><br/></p></li></ul></li></ul><p><br/></p><p><time datetime="2022-04-18" class="date-past">18 Apr 2022</time> </p><ul><li><p>Released metrics automation to Shiva</p></li><li><p>Almost complete with the block level automation</p></li><li><p>Ran config10_lite synthesis for 4-12 rtl</p><ul><li><p>synthesis is slowed since losing license</p></li></ul></li><li><p>Was out one day due to sons illness </p></li></ul><p><br/></p><p><time datetime="2022-04-07" class="date-past">07 Apr 2022</time> </p><ul><li><p>focused on standardizing and automatic synthesis reporting</p></li><li><p>have Shivas metrics format automated</p><ul><li><p>script extracts all info for his reports and formats a webpage modeled after his powerpoint presentations to NXP</p></li></ul></li><li><p>Working of automating my LD targeted metrics report</p></li><li><p>Continued work on TSMC mem compiler API </p></li></ul><p><br/></p><p><time datetime="2022-03-31" class="date-past">31 Mar 2022</time> </p><ul><li><p>was on vacation this week</p></li></ul><p><br/></p><p><time datetime="2022-03-24" class="date-past">24 Mar 2022</time> </p><ul><li><p>Got some bad synthesis results on 3/19 runs</p><ul><li><p>Investigating reasons </p></li><li><p>Doesn't seem to be from RTL changes or synthesis scripts, constraints</p></li><li><p>Looks like related to maestro version used. But I am unable to reproduce results with latest version</p></li></ul></li><li><p>Spent some time working on creating examples of how a new PD flow can handle multiple technologies, tools and flows without impacting Maestro (much)</p><ul><li><p>Have some script examples</p></li><li><p>need to make some slides to present to SW/AE teams (round-2)</p></li></ul></li><li><p>Spent time testing mem_gen and fixing bugs</p></li><li><p>Was sick one day this week </p></li></ul><p><br/></p><p><time datetime="2022-03-18" class="date-past">18 Mar 2022</time> </p><ul><li><p>Presented proposal for unified physical flow to SW and AE teams.</p><ul><li><p>Eric Howard has concerns about it impacting the SW team and changing the Maestro interface for AEs</p></li><li><p>I will be tweaking plan to not require the second tcl configuration input file </p></li><li><p>I will create some detailed examples of using new flow</p></li><li><p>And schedule second presentation this week</p></li></ul></li><li><p>Continued work on TSMC memory api for mem_gen</p></li><li><p>Continued running synthesis on RC9 and main branch</p></li></ul><p><br/></p><p><time datetime="2022-03-11" class="date-past">11 Mar 2022</time> </p><ul><li><p>Continuted work on mem_gen tool:</p><ul><li><p>Added support for ECC</p></li><li><p>Support memory tiling </p></li><li><p>Cleaned up gui problems</p></li><li><p>Started work in TSMC memory compiler support</p></li></ul></li><li><p>Presented mem_gen tool to team +Roger</p></li><li><p>Ran synthesis experiments for Ben</p></li><li><p>Ran complete config10_lite regression and posted results</p></li></ul><p><br/></p><p><time datetime="2022-03-03" class="date-past">03 Mar 2022</time> </p><ul><li><p>Focusing on mem_gen. Want to demo this week to team +Roger</p><ul><li><p>Added support for all six Synopsys memory compilers </p></li><li><p>Cleaned up wrapper generation</p></li><li><p>Ran successful test with running synthesis on mem_gen created memory</p></li><li><p>Working on multi-ram memories (memories that don't fit into a single ram)</p></li></ul></li><li><p>Completed experiment of extra incremental compile on all config10 blocks</p><ul><li><p>only dmi and dmi_a/b/c saw an improvement</p></li><li><p>See results <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Config10_Lite+Timing+Tracker" rel="nofollow"><strong>here </strong></a></p></li><li><p>adding incr comp to dc.tcl script for these blocks</p></li></ul></li><li><p>Running experiments for design team as needed</p></li></ul><p><br/></p><p><time datetime="2022-02-24" class="date-past">24 Feb 2022</time> </p><ul><li><p>Contiued work on synopsys memory compiler api plug-in for mem_gen</p><ul><li><p>Synopsys's &quot;ish&quot; scripting interface isn't very flexible</p></li><li><p>Plan to have a demo next week</p></li></ul></li><li><p>Posted synth results from weekend run.</p><ul><li><p>dii went from -7 to -45ps. Talked with Eric and looked at only RTL change and he doesn't think it could have caused change</p></li><li><p>Used RTLA and created floorplan to be used in this weekends run</p></li><li><p>dmi also ticked up by 28ps to 56ps. I believe it is due to the CONC-9065 fix. Need to talk with Ben</p></li></ul></li><li><p>Ran dmi syth on for to veryfy Ben's change didn't impact timing.</p></li></ul><p><br/></p><p><time datetime="2022-02-17" class="date-past">17 Feb 2022</time> </p><ul><li><p>Continued work on script to talk to Synopsys memory compiler</p></li><li><p>Updated slides for changes to synthesis flow, results reporting and the mem_gen tool</p><ul><li><p>Presented to LD team, got good feedback</p></li><li><p>Scheduled another session with Roger since he could only attend first half</p></li></ul></li><li><p>Ran synthesis on config10_lite and updated data for all blocks.</p><ul><li><p>dce_a got worst by 45ps</p></li><li><p>Discussed this with Boon. He says there were no RTL changes</p></li><li><p>Investigating cause of change</p></li><li><p>ioaiu_top_b was also a surprise, failing by -42ps. I created a floorplan and I'm using with new run.</p></li></ul></li></ul><p><br/></p><p><time datetime="2022-02-10" class="date-past">10 Feb 2022</time> </p><ul><li><p>Continued work on PD flow change proposal</p><ul><li><p>Got input from Eric Howard</p></li><li><p>Working with Shiva and David Peart</p></li><li><p>Soliciting feedback from Design team later today</p></li></ul></li><li><p>Continued work on mem_gen, the memory compiler tool</p><ul><li><p>gui complete </p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="238" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/mem_gen.PNG?api=v2"></span><p> </p><ul><li><p>working on synopsys compiler interface</p></li></ul></li><li><p>Ran dc_topo on latest RTL</p><ul><li><p>dmi_a improved to -28ps  (from -52ps)  (Changes from Ben!)</p></li></ul></li></ul></li></ul><p><br/></p><p><time datetime="2022-02-03" class="date-past">03 Feb 2022</time> </p><ul><li><p>Continued work on mem_gen</p><ul><li><p>interface to memory compiler.</p></li><li><p>creates wrappers and gives user info regarding options for the memory configuration he/she wants so they can pick the optimal config</p></li></ul></li><li><p>Refined Proposal to change Maestros support for synthesis after talking to several people.</p><ul><li><p>Eric Howard has some opinions that I need to understand more. Sent him the slides and asking for time to discuss</p></li></ul></li><li><p>Latest Config10 Lite timing. </p></li><li><p><br/></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 977.984px;"><colgroup><col style="width: 176.906px;"/><col style="width: 152.016px;"/><col style="width: 145.484px;"/><col style="width: 103.781px;"/><col style="width: 136.297px;"/><col style="width: 131.234px;"/><col style="width: 131.266px;"/></colgroup><tbody><tr><td data-highlight-colour="#4c9aff" style="text-align: center;" class="confluenceTd"><strong title="">Floorplanned Blocks</strong></td><td colspan="6" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-01/31/2022"><strong>01/31/2022</strong></h2><h3 id="TroyHicks-/scratch/troyh/ncore3_hw_config_10_lite/01-31-2022_floorplanned_blocks"> /scratch/troyh/ncore3_hw_config_10_lite/01-31-2022_floorplanned_blocks</h3></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="4" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-F2FPaths"><strong>F2F Paths</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-Macro2Flop"><strong>Macro2Flop</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-Flop2Macro"><strong>Flop2Macro</strong></h2></td></tr><tr><td style="text-align: left;" class="confluenceTd"><h1 id="TroyHicks-Block"><strong>Block</strong></h1></td><td style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-WNS(ps)"><strong>WNS (ps)</strong></h2></td><td colspan="1" style="text-align: left;" class="confluenceTd"><h2 id="TroyHicks-TNS(ns)"><strong>TNS (ns)</strong></h2></td><td colspan="1" style="text-align: left;" class="confluenceTd"><h2 id="TroyHicks-NVP"><strong>NVP</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-LoL"><strong>LoL</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h3 id="TroyHicks-WNS">WNS</h3></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h3 id="TroyHicks-WNS.1">WNS</h3></td></tr><tr><td style="text-align: left;" class="confluenceTd"><h2 id="TroyHicks-dce_a"><strong>dce_a</strong></h2></td><td data-highlight-colour="#abf5d1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks--14"><strong>-14</strong></h2></td><td colspan="1" data-highlight-colour="#abf5d1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks--27"><strong>-27</strong></h2></td><td colspan="1" data-highlight-colour="#abf5d1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-5k"><strong>5k</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-34"><strong>34</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-0"><strong>0</strong></h2></td><td colspan="1" data-highlight-colour="#abf5d1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks--28"><strong>-28</strong></h2></td></tr><tr><td style="text-align: left;" class="confluenceTd"><h2 id="TroyHicks-dmi_a"><strong>dmi_a</strong></h2></td><td data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks--52"><strong>-52</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks--765"><strong>-765</strong></h2></td><td colspan="1" data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks-33k"><strong>33k</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-33"><strong>33</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-0.1"><strong>0</strong></h2></td><td colspan="1" data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks--59"><strong>-59</strong></h2></td></tr><tr><td style="text-align: left;" class="confluenceTd"><h2 id="TroyHicks-ioaiu_top_a"><strong>ioaiu_top_a</strong></h2></td><td data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks--58"><strong>-58</strong></h2></td><td colspan="1" data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks--87"><strong>-87</strong></h2></td><td colspan="1" data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks-6540"><strong>6540</strong></h2></td><td colspan="1" data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks-37"><strong>37</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-0.2"><strong>0</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-0.3"><strong>0</strong></h2></td></tr><tr><td style="text-align: left;" class="confluenceTd"><h2 id="TroyHicks-ioaiu_top_g"><strong>ioaiu_top_g</strong></h2></td><td data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks--174"><strong>-174</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks--2248"><strong>-2248</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-30k"><strong>30k</strong></h2></td><td colspan="1" data-highlight-colour="#ffbdad" style="text-align: center;" class="confluenceTd"><h2 title="" id="TroyHicks-50"><strong>50</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks-0.4"><strong>0</strong></h2></td><td colspan="1" style="text-align: center;" class="confluenceTd"><h2 id="TroyHicks--31"><strong>-31</strong></h2></td></tr></tbody></table></div><p><br/></p><p>* Max real levels</p></li></ul><p><br/></p><p><time datetime="2022-01-27" class="date-past">27 Jan 2022</time> </p><ul><li><p>Working on memory generator tool</p><ul><li><p>coming up to speed on TSMC mem compiler and how to talk to it from script</p></li></ul></li><li><p>Been discussing changes to synthesis flow with Shivakumar</p><ul><li><p>Shiva is taking detail notes but we have several things to discuss with Maestro team regarding changes to how flow it setup and run.</p><ul><li><p>Intention is to remove burden on Maestro and make it more flexible for user</p></li></ul></li></ul></li></ul><p><br/></p><p><br/></p><p><time datetime="2022-01-20" class="date-past">20 Jan 2022</time> </p><ul><li><p>More time debugging RTLA. Still can not get tool to synthesis to a netlist. It seem to invalidate all cells in the refLib.</p><ul><li><p>Send email to RTLA AE (Shirish) yesterday. Did not receive response today.</p></li><li><p>This delay should be used by Eric H. when requesting license extension.</p></li></ul></li><li><p>Latest results of top config10_lite blocks:</p></li></ul><p><br/></p><div class="table-wrap"><table data-layout="wide" data-local-id="c2ce0afa-aeee-4ea6-beb0-8187a3d8c776" class="confluenceTable"><colgroup><col style="width: 179.0px;"/><col style="width: 152.0px;"/><col style="width: 145.0px;"/><col style="width: 103.0px;"/><col style="width: 136.0px;"/><col style="width: 117.0px;"/><col style="width: 128.0px;"/></colgroup><tbody><tr><td data-highlight-colour="#4c9aff" class="confluenceTd"><p style="text-align: center;"><strong>Floorplanned Blocks</strong></p></td><td colspan="6" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-01/18/2022"><strong>01/18/2022</strong></h2><h3 style="text-align: center;" id="TroyHicks-/scratch/troyh/ncore3_hw_config_10_lite/01-18-2022_floorplanned_blocks"> /scratch/troyh/ncore3_hw_config_10_lite/01-18-2022_floorplanned_blocks</h3></td></tr><tr><td class="confluenceTd"><p><br/></p></td><td colspan="4" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-F2FPaths.1"><strong>F2F Paths</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-Macro2Flop.1"><strong>Macro2Flop</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-Flop2Macro.1"><strong>Flop2Macro</strong></h2></td></tr><tr><td class="confluenceTd"><h1 id="TroyHicks-Block.1"><strong>Block</strong></h1></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-WNS(ps).1"><strong>WNS (ps)</strong></h2></td><td class="confluenceTd"><h2 id="TroyHicks-TNS(ns).1"><strong>TNS (ns)</strong></h2></td><td class="confluenceTd"><h2 id="TroyHicks-NVP.1"><strong>NVP</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-LoL.1"><strong>LoL</strong></h2></td><td class="confluenceTd"><h3 style="text-align: center;" id="TroyHicks-WNS.2">WNS</h3></td><td class="confluenceTd"><h3 style="text-align: center;" id="TroyHicks-WNS.3">WNS</h3></td></tr><tr><td class="confluenceTd"><h2 id="TroyHicks-dce_a.1"><strong>dce_a</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--39"><strong>-39</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--240"><strong>-240</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-12k"><strong>12k</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-32"><strong>32</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-0.5"><strong>0</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--43"><strong>-43</strong></h2></td></tr><tr><td class="confluenceTd"><h2 id="TroyHicks-dmi_a.1"><strong>dmi_a</strong></h2></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--46"><strong>-46</strong></h2></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--704"><strong>-704</strong></h2></td><td data-highlight-colour="#abf5d1" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-30k.1"><strong>30k</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-32.1"><strong>32</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-0.6"><strong>0</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--38"><strong>-38</strong></h2></td></tr><tr><td class="confluenceTd"><h2 id="TroyHicks-ioaiu_top_a.1"><strong>ioaiu_top_a</strong></h2></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--47"><strong>-47</strong></h2></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--71"><strong>-71</strong></h2></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-5612"><strong>5612</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-32.2"><strong>32</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-0.7"><strong>0</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-0.8"><strong>0</strong></h2></td></tr><tr><td class="confluenceTd"><h2 id="TroyHicks-ioaiu_top_g.1"><strong>ioaiu_top_g</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--163"><strong>-163</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--2400"><strong>-2400</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-30k.2"><strong>30k</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-39"><strong>39</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks-0.9"><strong>0</strong></h2></td><td class="confluenceTd"><h2 style="text-align: center;" id="TroyHicks--57"><strong>-57</strong></h2></td></tr></tbody></table></div><p>* Max real levels</p><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Config10_Lite+Timing+Tracker" rel="nofollow">Details Here </a></p><ul><li><p>I improved the dmi_a floorplan and reduced WNS 15ps</p></li><li><p>Investigating the increase in ioaiu_top_a WNS</p></li><li><p>Started working on Memory Compile tool. Here is schedule estimate:</p></li></ul><p><br/></p><div class="table-wrap"><table data-layout="wide" data-local-id="861f1aa9-b8c5-4cd3-8b1d-c05dc2797319" class="confluenceTable"><colgroup><col style="width: 223.0px;"/><col style="width: 654.0px;"/><col style="width: 83.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>Work</p></td><td class="confluenceTd"><p>Description</p></td><td class="confluenceTd"><p>estimation</p></td></tr><tr><td class="confluenceTd"><p>User Interface</p></td><td class="confluenceTd"><p>Gui (TK) for user to specify size, parity, ECC, optimiztion priority (area/performance/power)</p></td><td class="confluenceTd"><p>2 days</p></td></tr><tr><td class="confluenceTd"><p>Check</p></td><td class="confluenceTd"><p>Check validity of input.</p><p>Config of sram is possible, ecc/parity is available, etc</p></td><td class="confluenceTd"><p>2 days</p></td></tr><tr><td class="confluenceTd"><p>Create input to sram compiler</p></td><td class="confluenceTd"><p>Synopsys mem compiler take a script like input</p></td><td class="confluenceTd"><p>3 days</p></td></tr><tr><td class="confluenceTd"><p>Test &amp; debug</p></td><td class="confluenceTd"><p>Fix bugs</p></td><td class="confluenceTd"><p>2 days</p></td></tr></tbody></table></div><p><br/></p><p><br/></p><p><time datetime="2022-01-13" class="date-past">13 Jan 2022</time> </p><ul><li><p>I created floorplans for the top four blocks (dmi_a, dce_a, ioaiu_top_a, iotiu_top_g) last week so I am now focusing on a gen_wrapper level RTLA floorplan.</p><ul><li><p>Note: dmi_a is the only block that got worst WNS with the new floorplan so I need to look into it.</p></li><li><p>See charts below, the last point is with RTLA floorplans</p></li></ul></li></ul><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dce_a_011322.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="170" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_a_011322.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_g_011322.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="170" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dmi_a_011322.PNG?api=v2"></span><ul><li><p>Started looking into power estimation tools and options</p></li></ul><p>Below is a table of the ones I've identified as worth looking into because they support RTL level and gate level. Currently invetigating RTLA</p><div class="table-wrap"><table data-layout="default" data-local-id="1dfa5097-3ef0-45dc-b2a4-908a84d4e242" class="confluenceTable"><colgroup><col style="width: 122.6px;"/><col style="width: 69.69px;"/><col style="width: 241.05px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>Tool</p></td><td class="confluenceTd"><p>Provider</p></td><td class="confluenceTd"><p>Notes</p></td></tr><tr><td class="confluenceTd"><p>Power Artist</p></td><td class="confluenceTd"><p>Ansys</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Power Compiler</p></td><td class="confluenceTd"><p>Synopsys</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td data-highlight-colour="#ffbdad" class="confluenceTd"><p>RTLA</p></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><p>Synopsys</p></td><td data-highlight-colour="#ffbdad" class="confluenceTd"><p>RTLA runs PrtimePower under the hood.</p><p>So would need a PP license</p></td></tr><tr><td class="confluenceTd"><p>PowerPro</p></td><td class="confluenceTd"><p>Siemens</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Jules</p></td><td class="confluenceTd"><p>Cadence</p></td><td class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><ul><li><p>Ran timing experiment on dmi_a for John. </p><ul><li><p>John wanted to know if adding pipelining to the atomic engine would solve most/all of dmi_a's timing problems</p></li><li><p>I made all flop-to-flop paths within the atomic engine multicycle (2) and then did a report_timing</p></li><li><p>Overall number of failing paths were reduced across the board. But the WNS roughly the same and there were still many failing paths.</p></li><li><p>See Histogram comparison below:</p></li></ul></li></ul><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="306" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/a.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="306" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/b.PNG?api=v2"></span><p>                                            Single Cycle Atomic Engine                                                                                              Multicycle Atomic Engine**</p><p>** Note the scale. The multicycle is a little better but not significantly</p><p><br/></p><p><br/></p><p><br/></p><p><time datetime="2022-01-06" class="date-past">06 Jan 2022</time> </p><ul><li><p>Started to focus on creating quality floorplans for config10 blocks using RTLA</p><ul><li><p>got dmi_a and dce_a into RTLA tool</p></li></ul></li><li><p>Had a discussion with John, Boon, David Peart and Akarsh and decided to perform the top down floorplaning for config10 that David is doing on the NXP config</p><ul><li><p>Plan is to create some &quot;basic quality&quot; floorplans for the top for blocks (dmi_a, dce_a, ioaiu_top_a and ioaiu_top_g) from a block perspective only so logic designers can make timing progress, while I work on the top down floorplanning</p></li><li><p>Created the dce_a floorplan and I'm now running synthesis with that and will be able to compare with results from the dc_topo def used in synthesis results below.</p></li></ul></li><li><p>Ran complete config10 synthesis. Gen_wrapper is still running but the results from the top four blocks are shown below:</p><p><br/></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 32.72%;"><colgroup><col style="width: 37.1479%;"/><col style="width: 32.3944%;"/><col style="width: 30.4577%;"/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>CONFIG-10 LITE (Top Blocks)</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td><td colspan="1" class="confluenceTd"><strong>Timing with RTLA floorplan</strong></td></tr><tr><td class="confluenceTd">dmi_a</td><td data-highlight-colour="#abf5d1" class="confluenceTd">-30ps</td><td colspan="1" data-highlight-colour="#ffbdad" class="confluenceTd">-61ps</td></tr><tr><td class="confluenceTd">ioaiu_top_a</td><td data-highlight-colour="#abf5d1" class="confluenceTd">-28ps</td><td colspan="1" class="confluenceTd">-22ps</td></tr><tr><td class="confluenceTd">ioaiu_top_g</td><td data-highlight-colour="#ffbdad" class="confluenceTd">-197ps</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">-170ps</td></tr><tr><td colspan="1" class="confluenceTd">dce_a</td><td colspan="1" class="confluenceTd">-53ps</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">-35ps</td></tr></tbody></table></div><p><br/></p></li><li><p>I have so far created floorplans for dmi_a and dce_a</p><ul><li><p>as seen above the dce_a floorplan improved timing by 20ps while dmi_a got worst by about the same.</p></li><li><p>I'm analyzing the dmi paths and will post results for ioaiu soon</p></li></ul></li><li><p>RTLA block floorplans</p></li><li><p><em><strong>dmi_a          </strong></em><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dmi_a_floorplan_rtla.PNG?api=v2"></span><em><strong>         dce_a  </strong></em><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dce_a_floorplan_rtla.PNG?api=v2"></span></p></li><li><p><em><strong>ioaiu_top_g </strong></em><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_g_floorplan_rtla.PNG?api=v2"></span><em><strong> ioaiu_top_a </strong></em><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_a_floorplan_rtla.PNG?api=v2"></span><em><strong> </strong></em></p></li></ul><p><br/></p><p><time datetime="2021-12-23" class="date-past">23 Dec 2021</time> </p><ul><li><p>Working on creating floorplans for config10_lite bocks using RTLA. Got dmi_a and dce_a in the tool but it crashes when I run rtl_opt (to map to gates)</p><ul><li><p>In debug. David has sent log to Synopsys asking for help.</p></li></ul></li><li><p>I created missing dve memories</p><ul><li><p>this tedious process motivated me to start working on a memory compiler interface script.</p></li><li><p>Script will take config file and create all legal variations of memory and create plot so most optimal choice can be made easily.</p></li></ul></li><li><p>Ran all config10 blocks. A few are creeping up in WNS due to bug fixes.</p></li><li><p><br/></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 27.1995%;"><colgroup><col style="width: 53.6017%;"/><col style="width: 46.3983%;"/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>CONFIG-10 LITE (Top Blocks)</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td></tr><tr><td class="confluenceTd">dmi_a</td><td class="confluenceTd">-42ps</td></tr><tr><td class="confluenceTd">ioaiu_top_a</td><td class="confluenceTd">-58ps</td></tr><tr><td class="confluenceTd">ioaiu_top_g*</td><td class="confluenceTd">-173ps*</td></tr><tr><td colspan="1" class="confluenceTd">dce_a</td><td colspan="1" class="confluenceTd">-55ps</td></tr></tbody></table></div><p><br/></p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="238" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_a_1218.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dmi_a_1218.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dce_a_1218.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="238" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_g_1218.PNG?api=v2"></span></li></ul><p><br/></p><p><time datetime="2021-12-16" class="date-past">16 Dec 2021</time> </p><ul><li><p>ng time Called meeting with Shivakumar and David Peart to discuss improvements to the synthesis flow</p><ul><li><p>Keeping notes<strong> </strong><a class="external-link" href="https://confluence.arteris.com/pages/resumedraft.action?draftId=30515416&amp;draftShareId=3a574df8-df51-40e2-9c59-fd7dacd64ec0&amp;" rel="nofollow"><strong>here</strong></a></p></li></ul></li><li><p>Started working with Eric Howard on getting some quotes for power estimation tools. Namely:</p><ul><li><p>Power Artist from Ansys</p></li><li><p>Voltus from Cadence</p></li><li><p>Redhawk from Synopsys</p></li></ul></li><li><p>Started working on a RTL2RTL logical equivalence flow using Formality (we have 10 licenses)</p></li><li><p>I got Shiva, David and I write access to /engr/dev/tools/scripts space so we can move all shared scripts. I added a script David and I wrote to created .dbs for memories</p><ul><li><p>Need to talk with team about this. We need to do away with running scripts from personal work spaces.</p></li></ul></li><li><p>Ran synthesis on the &quot;big4&quot; config10 timing blocks: Blocks have been bouncing around a little due to bug fixes</p><p><br/></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 27.1995%;"><colgroup><col style="width: 53.6017%;"/><col style="width: 46.3983%;"/></colgroup><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><strong>CONFIG-10 LITE (Top Blocks)</strong></p></td><td style="text-align: left;" class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td></tr><tr><td class="confluenceTd">dmi_a</td><td class="confluenceTd">-50ps</td></tr><tr><td class="confluenceTd">ioaiu_top_a</td><td class="confluenceTd">-29ps</td></tr><tr><td class="confluenceTd">ioaiu_top_g*</td><td class="confluenceTd">-171ps*</td></tr><tr><td colspan="1" class="confluenceTd">dce_a</td><td colspan="1" class="confluenceTd">-43ps</td></tr></tbody></table></div><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_g_1216.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="170" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_a_1216.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="170" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dmi_a_1216.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dce_a_1216.PNG?api=v2"></span></li></ul><p><time datetime="2021-12-09" class="date-past">09 Dec 2021</time> </p><ul><li><p>Completed NXP build with worst results than Shivas 11/05 run (-133ps WNS). Run looks correct (Shiva looking at it)</p><ul><li><p>Helped debug a memory wrapper problem with David</p></li></ul></li><li><p>Completed experiment on dve with and without SRAM. With SRAM is roughly half the area.</p></li><li><p>Ran dmi experiment for Benjamin</p></li><li><p>Ran experiment with and without DEF files for top 4 blocks. The DCE improved by 20ps, all other blocks got worst. I replaced golden_def with the new one from better run.</p></li><li><p>Running nightly synthesis regressions. However the priority for timing improvements for the RC milestone has been lowered due to functional fixes.</p></li><li><p>Started making plans for physical flow improvments:</p><ul><li><p>Requested access to /engr/dev/tools/script/ for myself and Shiva</p></li><li><p>Got contact of Benny's replacement in SW so we can get maestro changes needed for synthesis</p></li><li><p>Arranged mtg next Tuesday with Shiva and David Peart to discuss improved synthesis flow</p></li></ul></li></ul><p><br/></p><p><time datetime="2021-11-24" class="date-past">24 Nov 2021</time> </p><ul><li><p>Building NXP cnfig11 in Shiva's absence.</p></li><li><p>Synthesized latest (as of 11/29) config10 rtl and posted results in tracker here:</p><ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165055" rel="nofollow">Config10_Lite Timing Tracker</a></p></li></ul></li><li><p>Latest trends are shown below:</p><p>  <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dmi_a_1129.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/dce_a_1129.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_g_1129.PNG?api=v2"></span><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_a_1129.PNG?api=v2"></span></p><p><br/></p></li><li><p>I improved the Zero Wire load synthesis flow. I removed many reports not needed by logic designers and added the comp report which shows many things including levels of logic</p></li><li><p>I added levels of logic histograms for each block onto the bottom of the timing tracker page. LD's should use this as comparison when running ZWL synthesis to judge impact of changes</p></li></ul><p><br/></p><p><time datetime="2021-11-10" class="date-past">10 Nov 2021</time> </p><ul><li><p>Good progress with timing closure </p><ul><li><p>all blocks below 100ps (with one-off build of ioaiu_top_g)</p></li></ul></li><li><p>Latest builds (last night) posted and bucketizer data posted</p></li><li><p>emails sent to owners of newest top paths.</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="c948af0a-4f71-4a76-8bc5-036c09ee343f" class="confluenceTable"><colgroup><col style="width: 122.82px;"/><col style="width: 145.23px;"/><col style="width: 0.0px;"/><col style="width: 500.41px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG-10 LITE (Top Blocks)</strong></p></td><td class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td><td class="confluenceTd"><p>Link</p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>-56ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/11-09-2021/buckets/dmi_a/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p>atomic engine is top paths</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>-22ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/11-09-2021/buckets/ioaiu_top_a/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_g*</p></td><td class="confluenceTd"><p>-89ps*</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/11-09-2021-kjeld/hw-ncr/buckets/ioaiu_top_g/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p>This is a one-off build with some changes from Kjeld that are not functional yet</p></td></tr><tr><td class="confluenceTd"><p>dce_a</p></td><td class="confluenceTd"><p>-30ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/11-09-2021/buckets/dce_a/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p>More changes from Boon coming</p></td></tr></tbody></table></div><ul><li><p>participated in all block timing meetings</p></li><li><p>spent time with Shiva going over NXP flow. Covering for him week of 11/22</p><ul><li><p>Will be on vacation all of next week</p></li></ul></li><li><p>Plans: synthesis flow is manual and error prone. (I've made almost all of them). Want to architect a common flow to handle all synthesis (5nm/7nm, topo/zwl, etc). </p></li></ul><p><br/></p><p><time datetime="2021-11-03" class="date-past">03 Nov 2021</time> </p><ul><li><p>Made good timing improvements on dec dmi and ioaiu_top_a</p><ul><li><p>ioaiu_top_g only block over 100ps WNS</p></li><li><p>dii dropped from top 4 WNS blocks</p></li></ul></li><li><p>Fixed memory wrappers for ioaiu_top_g (reduced WNS by 20ps)</p></li><li><p>Participated in timing meetings arranged by Akarsh for dmi, dce, ioaiu</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="d1e18107-2bab-4ea1-9c1b-1848a5872539" class="confluenceTable"><colgroup><col style="width: 122.82px;"/><col style="width: 145.23px;"/><col style="width: 500.41px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG-10 LITE (Top Blocks)</strong></p></td><td class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>-67ps</p></td><td class="confluenceTd"><p>many paths fixed over last week (fixes still in works)</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>-29ps</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_g</p></td><td class="confluenceTd"><p>-173ps</p></td><td class="confluenceTd"><p>New focus of several team members</p></td></tr><tr><td class="confluenceTd"><p>dce_a</p></td><td class="confluenceTd"><p>-58ps</p></td><td class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><ul><li><p>Plans: synthesis flow is manual and error prone. (I've made almost all of them). Want to architect a common flow to handle all synthesis (5nm/7nm, topo/zwl, etc). </p></li></ul><p><br/></p><p><time datetime="2021-10-27" class="date-past">27 Oct 2021</time> </p><ul><li><p>Started targeting a lite version of the config10 configuration (config10_lite)</p></li><li><p>The timing results for critical blocks are shown below:</p></li></ul><p><br/></p><div class="table-wrap"><table data-layout="wide" data-local-id="b1f4a587-389c-4eb9-b24c-4069819cab55" class="confluenceTable"><colgroup><col style="width: 122.82px;"/><col style="width: 145.23px;"/><col style="width: 43.98px;"/><col style="width: 500.41px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG-10 LITE (Top Blocks)</strong></p></td><td class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>-80ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/10-27-2021/buckets/dmi_a/dmi_a_dc_max_functional_1.00/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>-61ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/10-27-2021/buckets/ioaiu_top_a/ioaiu_top_a_dc_max_functional_1.00/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>dce_a</p></td><td class="confluenceTd"><p>-133ps </p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/10-27-2021/buckets/dce_a/dce_a_dc_max_functional_1.00/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p>Boon has changes that should reduce this significantly</p></td></tr><tr><td class="confluenceTd"><p>dii_top_a</p></td><td class="confluenceTd"><p>-27ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/config10_lite/10-27-2021/buckets/dii_top_a/dii_top_a_dc_max_functional_1.00/index.html" rel="nofollow"><strong>link</strong></a></p></td><td class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><ul><li><p>I'm working on cleaning up flow. Several SRAMs need to be created for new config10_lite</p><ul><li><p>ran Link on all 10/22 block to get complete list of missing rams</p></li></ul></li><li><p>Working on compiling new RAMs</p></li><li><p>Spent time with some designers go over config10_lite results</p><ul><li><p>for the most part they are the same paths that showed up in config10</p></li></ul></li></ul><p><br/></p><p><br/></p><p><time datetime="2021-10-20" class="date-past">20 Oct 2021</time> </p><p><br/></p><ul><li><p>Trying to turn timing results as fast RTL changes are available</p></li><li><p>Made some good progress last week:</p><ul><li><p>The ioaiu_top_a OTT lookup and entry arbitration logic path has gotten much better (from -458 to -224)</p></li><li><p>However, the ioaiu_top_g top paths are different and have not moved much.</p></li><li><p>The dmi_a has improved by 50ps, however, the Miss Logic is still the worst path</p></li></ul></li><li><p>Running &quot;One-off&quot; builds as block changes are available dmi, ioaiu and dii block results can be found <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Config10+Timing+Tracker" rel="nofollow">here</a></p></li></ul><p><br/></p><div class="table-wrap"><table data-layout="wide" data-local-id="bf45291d-123f-4d40-9b37-0d4ff2d2f0b7" class="confluenceTable"><colgroup><col style="width: 122.82px;"/><col style="width: 145.23px;"/><col style="width: 43.98px;"/><col style="width: 500.41px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CONFIG-10 7nm (Top Blocks)</strong></p></td><td class="confluenceTd"><p><strong>Flop2Flop TIMING</strong></p></td><td class="confluenceTd"><p><strong>LINK</strong></p></td><td class="confluenceTd"><p><strong>COMMENTS</strong></p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>-154.6ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/7nm_config10/build_history/buckets/dmi_a/dmi_a_dc_max_functional_4.00/index.html" rel="nofollow">link</a></p></td><td class="confluenceTd"><p>SRAMs missing</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>-224.9ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/7nm_config10/build_history/buckets/ioaiu_top_a/ioaiu_top_a_dc_max_functional_4.00/index.html" rel="nofollow">link</a></p></td><td class="confluenceTd"><p>good progress </p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_g</p></td><td class="confluenceTd"><p>-422.5ps</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~troyh/7nm_config10/build_history/buckets/ioaiu_top_g/ioaiu_top_g_dc_max_functional_4.00/index.html" rel="nofollow">link</a></p></td><td class="confluenceTd"><p>could be affected by SRAM issues mentioned below</p></td></tr></tbody></table></div><p><br/></p><p><strong>IOAIU_TOP_A                                                                                 IOAIU_TOP_G</strong></p><a class="external-link" href="https://webfile.arteris.com/~troyh/7nm_config10/build_history/buckets/ioaiu_top_a/ioaiu_top_a_dc_max_functional_4.00/index.html" rel="nofollow"><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="170" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_a_1023.PNG?api=v2"></span></a><a class="external-link" href="https://webfile.arteris.com/~troyh/7nm_config10/build_history/buckets/ioaiu_top_g/ioaiu_top_g_dc_max_functional_4.00/index.html" rel="nofollow"><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" width="170" src="https://arterisip.atlassian.net/wiki/download/attachments/16160366/ioaiu_top_g_1023.PNG?api=v2"></span></a><p><br/></p><ul><li><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Config10+Timing+Tracker" rel="nofollow"><strong>Complete Timing can be found Here.</strong></a></p></li><li><p>Found issues with SRAMs in synthesis</p><ul><li><p>config was not calling on SRAMs in some blocks (Ben fixed)</p></li><li><p>Maestro did not locate wrappers in my memory repo (fixed)</p></li></ul></li><li><p>These problems should not have significantly impacted the flop2flop paths we have been focusing on</p></li><li><p>I am making new 10-18 gen_wrapper build with the SRAM issues fixed</p></li><li><p>Completed table size vs timing analysis. </p><ul><li><p><a class="external-link" href="https://confluence.arteris.com/pages/resumedraft.action?draftId=30512983&amp;draftShareId=ab553e59-44e6-4220-b02e-6e2f19ec8d2e&amp;" rel="nofollow">Results can be seen here</a></p></li><li><p>However, need to redo this work due to sram issues mention above</p></li></ul></li><li><p>Misc: attended Tech Talk (introduction to caches and coherency, CodaCache and Ncore presentation)</p></li><li><p>Misc: Investigated Bucketizer issue from NXP team and replied with solution</p></li></ul><p><br/></p><p><br/></p><p><br/></p><p><time datetime="2021-10-14" class="date-past">14 Oct 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Focus is on Config-10 timing</p><ul><li><p>Posted results from 10/5 RTL snapshot</p></li><li><p>Created bucketizer history for each block and linked them to block table <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Config10+Timing+Tracker" rel="nofollow">here</a></p></li><li><p>Spoke to designers about getting timing fixes in</p></li></ul></li><li><p>Completed most of the runs to understand impact of config changes to timing (Akarsh created config files)</p><ul><li><p>Results posted <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Timing+Sensitivity+To+Configuration+Settings+-hw_cfg_10" rel="nofollow">here</a></p></li><li><p>The complete gen_wrapper run of the baseline config was interrupted by Jenkins servicing. Restarted run</p></li></ul></li><li><p>Participated in NXP timing discussions</p></li><li><p>Started helping with NXP data. Running 7nm run with NXP config</p></li></ul><p>Issues:</p><ul><li><p>none</p></li></ul><p>This Weeks Plans:</p><ul><li><p>Complete experiment runs for Akarsh regarding config sensitivity and create comparison chart</p></li><li><p>Perform synthesis as needed by designers to help with timing</p></li><li><p>Continue help with NXP data</p></li><li><p>Drive timing closure on top paths</p></li><li><p>Continue reading on Coda Cache</p></li></ul><p><br/></p><p><time datetime="2021-10-07" class="date-past">07 Oct 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Focus is on Config-10 timing</p><ul><li><p>Posted results from 9/23 RTL snapshot</p></li><li><p>all block summary and links to bucketizer results can be found <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=30511071" rel="nofollow">here</a> </p></li><li><p>Identified the &quot;heavy hitter&quot; paths in the failing blocks. (These are the top failing buckets with the most paths)</p></li><li><p>I discussed the path with the owners and then posted them to a timing tracker page <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Config10+Timing+Tracker" rel="nofollow">here.</a></p></li></ul></li><li><p>Started synthesis builds to give us insight into how configuration settings effect timing in current RTL</p></li><li><p>Updated bucketizer to not printout so much info (David Peart request)</p></li><li><p>Took off 2.5 days last week to move my daughter from LA to Austin</p></li></ul><p>Issues:</p><ul><li><p>none</p></li></ul><p>This Weeks Plans:</p><ul><li><p>Complete experiment runs for Akarsh regarding config sensitivity and create comparison chart</p></li><li><p>Perform synthesis as needed by designers to help with timing</p></li><li><p>Drive timing closure on top paths</p></li><li><p>Continue reading on Coda Cache</p></li></ul><p><br/></p><p><time datetime="2021-09-23" class="date-past">23 Sep 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Synthesised config10 gen_wrapper.</p><ul><li><p>all instances of ioaiu crashed. Debugged to find some issues with the RTL. </p></li><li><p>Assertions were not completely encapsulated within \js code so making it to synthesis RTL</p></li><li><p>Kjeld has since fixed this issue in the ioaiu but there are still some assertion code in the customer level RTL </p></li></ul></li><li><p>Posted timing results for gen_wrapper sans ioaiu and dce which had a similar problem</p></li><li><p>I have started a new gen_wrapper synthesis with Kjeld's fix and timing fixes from Boon.</p><ul><li><p>aiu had thw worst wns at -147ps </p></li><li><p>Boon has a few timing fixes that looks like it brings it down to -4ps</p></li></ul></li><li><p>Akarsh and I decided to start posting failing timing paths on confluence to start tracking progress</p></li></ul><p>Issues:</p><ul><li><p>none</p></li></ul><p>This Weeks Plans:</p><ul><li><p>Start posting &quot;heavy hitter&quot; failing paths to tracking page</p></li><li><p>I have several requests for improvements on the bucketizer</p></li></ul><p><br/></p><p><time datetime="2021-09-15" class="date-past">15 Sep 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Generated memory models for latest config10 configuration</p></li><li><p>Started DC-topo run for baseline over the weekend (accidently only ran dmi)<br/></p><ul><li><p>restarted baseline run and optimization run (no low power drive and optimize reg-reg paths)</p></li></ul></li><li><p>Running gen_wrap config_10 with baseline settings</p></li><li><p>Rewriting synth scripts to have better control over run params</p></li></ul><p>Issues:</p><ul><li><p>none</p></li></ul><p>This Weeks Plans:</p><ul><li><p>Post results of dc runs for LD team</p></li><li><p>run timing experiments for STT entries</p></li><li><p>Work with Shiva in creating centralized IP repo for 5 &amp; 7nm IP</p></li></ul><p><br/></p><p><time datetime="2021-09-09" class="date-past">09 Sep 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Ran gen_wrapper using config_10 configuration however, the config_10 has added memories not yet built</p></li><li><p>Created repo for Shiva and myself to use as a common memory repo rather than keep copying them</p></li><li><p>Created missing memories for config_10</p></li><li><p>Running gen_wrap config_10 with baseline settings</p></li><li><p>Fixed bucketizer issue with not combining like buckets</p></li></ul><p>Issues:</p><ul><li><p>none</p></li></ul><p>This Weeks Plans:</p><ul><li><p>Update RTLA setup for new mems</p></li><li><p>start DC-topo runs with optimizations options (dont_use D1 cells &amp; optimize flop2flop paths)</p></li><li><p>Post all valid results to confluence page &amp; update table</p></li></ul><p><br/></p><p><time datetime="2021-08-25" class="date-past">25 Aug 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Working with David and Shiva on getting clean synthesis/timing results</p><ul><li><p>RTLA still has clock gating delay issue which adds 130-300ps to paths. David is working with Synopsys but no work around yet so we are deprioritizing RTLA results.</p></li><li><p>MCMM runs also exhibit issue with overloaded memory paths adding 310ps. </p></li><li><p>The only results I believe are useful for driving timing closure are the single corner (worst case) run s of Shiva's</p><ul><li><p>This run currently shows 160ps WNS for dmi</p></li><li><p>This is good progress in timing closure</p></li></ul></li></ul></li><li><p>Have David and Shiva using bucketizer</p><ul><li><p>set default buckets to 100</p></li><li><p>fixed problem with not grouping paths into same bucket</p></li></ul></li><li><p>fixed bug with comp report wrt levels of logic</p></li></ul><p><br/></p><p>Issues:</p><ul><li><p>RTLA and MCMM problems listed above</p></li></ul><p><br/></p><p>This Weeks Plans:</p><ul><li><p>We have a 3 step plan for improving synthesis results</p><ol start="1"><li><p>Get memory models from NXP for all blocks (currently just have dmi)</p></li><li><p>create floorplans for all blocks with memories</p></li><li><p>fold in other 2 corners (fast 125c and slow -40c) as NXP requested</p></li></ol></li></ul><p><br/></p><p><time datetime="2021-08-18" class="date-past">18 Aug 2021</time></p><p>Last week’s Accomplishments:</p><ul><li><p>Created 7nm flow for RTL Architect</p></li><li><p /><ul><li><p>Plan was to use this to drive timing closure of config10 configuration. However priority is now set on NXP config at 5nm</p></li></ul></li></ul><p><br/></p><ul><li><p>Worked with David Peart in getting 5nm MCMM flow for DCNXT working</p></li></ul><p><br/></p><ul><li><p>Ran bucketizer on Shiva’s DCNXT results and Peart’s results and posted to confluence page</p></li><li><p /><ul><li><p>Making changes to bucketizer to create histogram of reg-to-reg paths only</p></li></ul></li><li><p>Ran Jason’s rtl changes on RTLA and ran bucketizer on results</p></li></ul><p><br/></p><p>Issues:</p><ul><li><p>None</p></li></ul><p><br/></p><p>This Weeks Plans:</p><ul><li><p>Finish changes for Bucketizer</p></li><li><p>Work with RTL owners to drive timing fixes</p></li><li><p>Run RTLA on rtl changes as available and give feedback</p></li></ul><p><br/></p><p><br/></p><p><time datetime="2021-07-14" class="date-past">14 Jul 2021</time> </p><p>Last week’s Accomplishments:</p><ul><li><p>Got config from Chien that has protection turned on.</p></li><li><p /><ul><li><p>David Clarion instructed me on how to use the base configs as Chiens prot config does.</p></li></ul></li><li><p>Spent time on changes to concerto_mux tachl and regen of rtl to understand tachl code, concerto mux and maetro</p></li><li><p /><ul><li><p>Drew block diagram for my own edification</p></li></ul></li></ul><p>Issues:</p><ul><li><p>Need a real concerto mux spec</p></li><li><p /><ul><li><p>Need time with Khaleel to answer some resiliency questions</p></li></ul></li></ul><p><br/></p><p>This Weeks Plans:</p><ul><li><p>Learn Ncore DV flow</p></li><li><p>Continue Concerto mux learning and experiment with changing tachl code</p></li></ul><p><br/></p><p><br/></p><p><br/></p>