Warning (10268): Verilog HDL information at digital_design_lab1_problem3.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv Line: 15
