

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Tue Feb 11 00:55:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.279 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%padding_mask_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_11_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 7 'read' 'padding_mask_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%padding_mask_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_10_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 8 'read' 'padding_mask_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_mask_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_9_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 9 'read' 'padding_mask_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%padding_mask_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_8_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 10 'read' 'padding_mask_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%padding_mask_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 11 'read' 'padding_mask_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%padding_mask_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 12 'read' 'padding_mask_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%padding_mask_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 13 'read' 'padding_mask_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%padding_mask_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 14 'read' 'padding_mask_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%padding_mask_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 15 'read' 'padding_mask_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%padding_mask_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 16 'read' 'padding_mask_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%padding_mask_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 17 'read' 'padding_mask_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%padding_mask_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 18 'read' 'padding_mask_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_47_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 19 'read' 'kernel_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_46_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 20 'read' 'kernel_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_45_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 21 'read' 'kernel_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_44_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 22 'read' 'kernel_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_43_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 23 'read' 'kernel_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_42_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 24 'read' 'kernel_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_41_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 25 'read' 'kernel_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_40_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 26 'read' 'kernel_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_39_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 27 'read' 'kernel_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_38_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 28 'read' 'kernel_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_37_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 29 'read' 'kernel_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_36_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 30 'read' 'kernel_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_35_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 31 'read' 'kernel_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_34_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 32 'read' 'kernel_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_33_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 33 'read' 'kernel_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_32_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 34 'read' 'kernel_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_31_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 35 'read' 'kernel_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_30_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 36 'read' 'kernel_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_29_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 37 'read' 'kernel_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_28_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 38 'read' 'kernel_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_27_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 39 'read' 'kernel_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_26_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 40 'read' 'kernel_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_25_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 41 'read' 'kernel_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_24_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 42 'read' 'kernel_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_23_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 43 'read' 'kernel_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_22_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 44 'read' 'kernel_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_21_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 45 'read' 'kernel_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_20_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 46 'read' 'kernel_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_19_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 47 'read' 'kernel_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_18_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 48 'read' 'kernel_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_17_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 49 'read' 'kernel_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_16_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 50 'read' 'kernel_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_15_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 51 'read' 'kernel_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_14_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 52 'read' 'kernel_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_13_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 53 'read' 'kernel_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_12_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 54 'read' 'kernel_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_11_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 55 'read' 'kernel_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_10_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 56 'read' 'kernel_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_9_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 57 'read' 'kernel_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_8_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 58 'read' 'kernel_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 59 'read' 'kernel_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 60 'read' 'kernel_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 61 'read' 'kernel_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 62 'read' 'kernel_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 63 'read' 'kernel_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 64 'read' 'kernel_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 65 'read' 'kernel_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 66 'read' 'kernel_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i13 %kernel_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 67 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 68 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.89ns)   --->   "%mul_ln189 = mul i26 %sext_ln189_1, i26 %sext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 69 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln189_2 = sext i13 %kernel_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 70 'sext' 'sext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln189_1 = mul i26 %sext_ln189_1, i26 %sext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 71 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln189_3 = sext i13 %kernel_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 72 'sext' 'sext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln189_4 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 73 'sext' 'sext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.89ns)   --->   "%mul_ln189_2 = mul i26 %sext_ln189_4, i26 %sext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 74 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln189_5 = sext i13 %kernel_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 75 'sext' 'sext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.89ns)   --->   "%mul_ln189_3 = mul i26 %sext_ln189_4, i26 %sext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 76 'mul' 'mul_ln189_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln189_6 = sext i13 %kernel_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 77 'sext' 'sext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.89ns)   --->   "%mul_ln189_4 = mul i26 %sext_ln189_1, i26 %sext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 78 'mul' 'mul_ln189_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln189_7 = sext i13 %kernel_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 79 'sext' 'sext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.89ns)   --->   "%mul_ln189_5 = mul i26 %sext_ln189_1, i26 %sext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 80 'mul' 'mul_ln189_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln189_8 = sext i13 %kernel_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 81 'sext' 'sext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.89ns)   --->   "%mul_ln189_6 = mul i26 %sext_ln189_4, i26 %sext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 82 'mul' 'mul_ln189_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln189_9 = sext i13 %kernel_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 83 'sext' 'sext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.89ns)   --->   "%mul_ln189_7 = mul i26 %sext_ln189_4, i26 %sext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 84 'mul' 'mul_ln189_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln189_10 = sext i13 %kernel_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 85 'sext' 'sext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln189_11 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 86 'sext' 'sext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.89ns)   --->   "%mul_ln189_8 = mul i26 %sext_ln189_11, i26 %sext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 87 'mul' 'mul_ln189_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln189_12 = sext i13 %kernel_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 88 'sext' 'sext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.89ns)   --->   "%mul_ln189_9 = mul i26 %sext_ln189_11, i26 %sext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 89 'mul' 'mul_ln189_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln189_13 = sext i13 %kernel_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 90 'sext' 'sext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln189_14 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 91 'sext' 'sext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.89ns)   --->   "%mul_ln189_10 = mul i26 %sext_ln189_14, i26 %sext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 92 'mul' 'mul_ln189_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln189_15 = sext i13 %kernel_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 93 'sext' 'sext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.89ns)   --->   "%mul_ln189_11 = mul i26 %sext_ln189_14, i26 %sext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 94 'mul' 'mul_ln189_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln189_16 = sext i13 %kernel_12_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 95 'sext' 'sext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.89ns)   --->   "%mul_ln189_12 = mul i26 %sext_ln189_11, i26 %sext_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 96 'mul' 'mul_ln189_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln189_17 = sext i13 %kernel_13_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 97 'sext' 'sext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.89ns)   --->   "%mul_ln189_13 = mul i26 %sext_ln189_11, i26 %sext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 98 'mul' 'mul_ln189_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln189_18 = sext i13 %kernel_14_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'sext' 'sext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.89ns)   --->   "%mul_ln189_14 = mul i26 %sext_ln189_14, i26 %sext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 100 'mul' 'mul_ln189_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln189_19 = sext i13 %kernel_15_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'sext' 'sext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln189_15 = mul i26 %sext_ln189_14, i26 %sext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 102 'mul' 'mul_ln189_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln189_20 = sext i13 %kernel_16_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 103 'sext' 'sext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln189_21 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 104 'sext' 'sext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.89ns)   --->   "%mul_ln189_16 = mul i26 %sext_ln189_21, i26 %sext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 105 'mul' 'mul_ln189_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln189_22 = sext i13 %kernel_17_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 106 'sext' 'sext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.89ns)   --->   "%mul_ln189_17 = mul i26 %sext_ln189_21, i26 %sext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 107 'mul' 'mul_ln189_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln189_23 = sext i13 %kernel_18_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 108 'sext' 'sext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln189_24 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 109 'sext' 'sext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.89ns)   --->   "%mul_ln189_18 = mul i26 %sext_ln189_24, i26 %sext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 110 'mul' 'mul_ln189_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln189_25 = sext i13 %kernel_19_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 111 'sext' 'sext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.89ns)   --->   "%mul_ln189_19 = mul i26 %sext_ln189_24, i26 %sext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 112 'mul' 'mul_ln189_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln189_26 = sext i13 %kernel_20_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 113 'sext' 'sext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.89ns)   --->   "%mul_ln189_20 = mul i26 %sext_ln189_21, i26 %sext_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 114 'mul' 'mul_ln189_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln189_27 = sext i13 %kernel_21_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 115 'sext' 'sext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.89ns)   --->   "%mul_ln189_21 = mul i26 %sext_ln189_21, i26 %sext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 116 'mul' 'mul_ln189_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln189_28 = sext i13 %kernel_22_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 117 'sext' 'sext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.89ns)   --->   "%mul_ln189_22 = mul i26 %sext_ln189_24, i26 %sext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 118 'mul' 'mul_ln189_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln189_29 = sext i13 %kernel_23_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 119 'sext' 'sext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.89ns)   --->   "%mul_ln189_23 = mul i26 %sext_ln189_24, i26 %sext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 120 'mul' 'mul_ln189_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln189_30 = sext i13 %kernel_24_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 121 'sext' 'sext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln189_31 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 122 'sext' 'sext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.89ns)   --->   "%mul_ln189_24 = mul i26 %sext_ln189_31, i26 %sext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 123 'mul' 'mul_ln189_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln189_32 = sext i13 %kernel_25_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 124 'sext' 'sext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.89ns)   --->   "%mul_ln189_25 = mul i26 %sext_ln189_31, i26 %sext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 125 'mul' 'mul_ln189_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln189_33 = sext i13 %kernel_26_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 126 'sext' 'sext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln189_34 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 127 'sext' 'sext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.89ns)   --->   "%mul_ln189_26 = mul i26 %sext_ln189_34, i26 %sext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 128 'mul' 'mul_ln189_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln189_35 = sext i13 %kernel_27_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 129 'sext' 'sext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.89ns)   --->   "%mul_ln189_27 = mul i26 %sext_ln189_34, i26 %sext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 130 'mul' 'mul_ln189_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln189_36 = sext i13 %kernel_28_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 131 'sext' 'sext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.89ns)   --->   "%mul_ln189_28 = mul i26 %sext_ln189_31, i26 %sext_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 132 'mul' 'mul_ln189_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln189_37 = sext i13 %kernel_29_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 133 'sext' 'sext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.89ns)   --->   "%mul_ln189_29 = mul i26 %sext_ln189_31, i26 %sext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 134 'mul' 'mul_ln189_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln189_38 = sext i13 %kernel_30_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 135 'sext' 'sext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.89ns)   --->   "%mul_ln189_30 = mul i26 %sext_ln189_34, i26 %sext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 136 'mul' 'mul_ln189_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln189_39 = sext i13 %kernel_31_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 137 'sext' 'sext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.89ns)   --->   "%mul_ln189_31 = mul i26 %sext_ln189_34, i26 %sext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 138 'mul' 'mul_ln189_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln189_40 = sext i13 %kernel_32_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 139 'sext' 'sext_ln189_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln189_41 = sext i13 %padding_mask_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 140 'sext' 'sext_ln189_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.89ns)   --->   "%mul_ln189_32 = mul i26 %sext_ln189_41, i26 %sext_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 141 'mul' 'mul_ln189_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln189_42 = sext i13 %kernel_33_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 142 'sext' 'sext_ln189_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.89ns)   --->   "%mul_ln189_33 = mul i26 %sext_ln189_41, i26 %sext_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 143 'mul' 'mul_ln189_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln189_43 = sext i13 %kernel_34_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 144 'sext' 'sext_ln189_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln189_44 = sext i13 %padding_mask_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 145 'sext' 'sext_ln189_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.89ns)   --->   "%mul_ln189_34 = mul i26 %sext_ln189_44, i26 %sext_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 146 'mul' 'mul_ln189_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln189_45 = sext i13 %kernel_35_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 147 'sext' 'sext_ln189_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.89ns)   --->   "%mul_ln189_35 = mul i26 %sext_ln189_44, i26 %sext_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 148 'mul' 'mul_ln189_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln189_46 = sext i13 %kernel_36_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 149 'sext' 'sext_ln189_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.89ns)   --->   "%mul_ln189_36 = mul i26 %sext_ln189_41, i26 %sext_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 150 'mul' 'mul_ln189_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln189_47 = sext i13 %kernel_37_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 151 'sext' 'sext_ln189_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.89ns)   --->   "%mul_ln189_37 = mul i26 %sext_ln189_41, i26 %sext_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 152 'mul' 'mul_ln189_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln189_48 = sext i13 %kernel_38_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 153 'sext' 'sext_ln189_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.89ns)   --->   "%mul_ln189_38 = mul i26 %sext_ln189_44, i26 %sext_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 154 'mul' 'mul_ln189_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln189_49 = sext i13 %kernel_39_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 155 'sext' 'sext_ln189_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.89ns)   --->   "%mul_ln189_39 = mul i26 %sext_ln189_44, i26 %sext_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 156 'mul' 'mul_ln189_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln189_50 = sext i13 %kernel_40_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 157 'sext' 'sext_ln189_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln189_51 = sext i13 %padding_mask_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 158 'sext' 'sext_ln189_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.89ns)   --->   "%mul_ln189_40 = mul i26 %sext_ln189_51, i26 %sext_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 159 'mul' 'mul_ln189_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln189_52 = sext i13 %kernel_41_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 160 'sext' 'sext_ln189_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.89ns)   --->   "%mul_ln189_41 = mul i26 %sext_ln189_51, i26 %sext_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 161 'mul' 'mul_ln189_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln189_53 = sext i13 %kernel_42_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 162 'sext' 'sext_ln189_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln189_54 = sext i13 %padding_mask_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 163 'sext' 'sext_ln189_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.89ns)   --->   "%mul_ln189_42 = mul i26 %sext_ln189_54, i26 %sext_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 164 'mul' 'mul_ln189_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln189_55 = sext i13 %kernel_43_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 165 'sext' 'sext_ln189_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.89ns)   --->   "%mul_ln189_43 = mul i26 %sext_ln189_54, i26 %sext_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 166 'mul' 'mul_ln189_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln189_56 = sext i13 %kernel_44_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 167 'sext' 'sext_ln189_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.89ns)   --->   "%mul_ln189_44 = mul i26 %sext_ln189_51, i26 %sext_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 168 'mul' 'mul_ln189_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln189_57 = sext i13 %kernel_45_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 169 'sext' 'sext_ln189_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.89ns)   --->   "%mul_ln189_45 = mul i26 %sext_ln189_51, i26 %sext_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 170 'mul' 'mul_ln189_45' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln189_58 = sext i13 %kernel_46_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 171 'sext' 'sext_ln189_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.89ns)   --->   "%mul_ln189_46 = mul i26 %sext_ln189_54, i26 %sext_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 172 'mul' 'mul_ln189_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln189_59 = sext i13 %kernel_47_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 173 'sext' 'sext_ln189_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.89ns)   --->   "%mul_ln189_47 = mul i26 %sext_ln189_54, i26 %sext_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 174 'mul' 'mul_ln189_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i26 %mul_ln189" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 175 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 176 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.73ns)   --->   "%mul_ln190 = mul i39 %sext_ln190, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 177 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 178 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 179 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_1872 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 180 'bitselect' 'tmp_1872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_1873 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 181 'bitselect' 'tmp_1873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i39 %mul_ln190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 182 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.79ns)   --->   "%icmp_ln189 = icmp_ne  i17 %trunc_ln189, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 183 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%or_ln189 = or i1 %tmp_1872, i1 %icmp_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 184 'or' 'or_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_1873" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 185 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%zext_ln189 = zext i1 %and_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 186 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189 = add i13 %trunc_ln, i13 %zext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 187 'add' 'add_ln189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_1875 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 188 'bitselect' 'tmp_1875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 189 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln189_1 = icmp_eq  i7 %tmp_8, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 190 'icmp' 'icmp_ln189_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.70ns)   --->   "%icmp_ln189_2 = icmp_eq  i8 %tmp_s, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 192 'icmp' 'icmp_ln189_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln189_3 = icmp_eq  i8 %tmp_s, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'icmp' 'icmp_ln189_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i26 %mul_ln189_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 194 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 195 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (2.73ns)   --->   "%mul_ln190_1 = mul i39 %sext_ln190_2, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 196 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_1877 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 197 'bitselect' 'tmp_1877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%trunc_ln189_1 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_1, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 198 'partselect' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_1878 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 199 'bitselect' 'tmp_1878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_1879 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 200 'bitselect' 'tmp_1879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln189_48 = trunc i39 %mul_ln190_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 201 'trunc' 'trunc_ln189_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.79ns)   --->   "%icmp_ln189_4 = icmp_ne  i17 %trunc_ln189_48, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 202 'icmp' 'icmp_ln189_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%or_ln189_3 = or i1 %tmp_1878, i1 %icmp_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 203 'or' 'or_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%and_ln189_7 = and i1 %or_ln189_3, i1 %tmp_1879" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 204 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%zext_ln189_1 = zext i1 %and_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 205 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_1 = add i13 %trunc_ln189_1, i13 %zext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 206 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_1881 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_1, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 207 'bitselect' 'tmp_1881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_763 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_1, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 208 'partselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln189_5 = icmp_eq  i7 %tmp_763, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 209 'icmp' 'icmp_ln189_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_765 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_1, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 210 'partselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.70ns)   --->   "%icmp_ln189_6 = icmp_eq  i8 %tmp_765, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 211 'icmp' 'icmp_ln189_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.70ns)   --->   "%icmp_ln189_7 = icmp_eq  i8 %tmp_765, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 212 'icmp' 'icmp_ln189_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i26 %mul_ln189_2" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 213 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (2.73ns)   --->   "%mul_ln190_2 = mul i39 %sext_ln190_4, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 214 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_1900 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 215 'bitselect' 'tmp_1900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%trunc_ln189_2 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_2, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 216 'partselect' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_1901 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 217 'bitselect' 'tmp_1901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_1902 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 218 'bitselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln189_49 = trunc i39 %mul_ln190_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 219 'trunc' 'trunc_ln189_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.79ns)   --->   "%icmp_ln189_8 = icmp_ne  i17 %trunc_ln189_49, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 220 'icmp' 'icmp_ln189_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%or_ln189_6 = or i1 %tmp_1901, i1 %icmp_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 221 'or' 'or_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%and_ln189_14 = and i1 %or_ln189_6, i1 %tmp_1902" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 222 'and' 'and_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%zext_ln189_2 = zext i1 %and_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 223 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_2 = add i13 %trunc_ln189_2, i13 %zext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 224 'add' 'add_ln189_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_1904 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_2, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 225 'bitselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_772 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_2, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 226 'partselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.70ns)   --->   "%icmp_ln189_9 = icmp_eq  i7 %tmp_772, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 227 'icmp' 'icmp_ln189_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_773 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_2, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 228 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.70ns)   --->   "%icmp_ln189_10 = icmp_eq  i8 %tmp_773, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 229 'icmp' 'icmp_ln189_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.70ns)   --->   "%icmp_ln189_11 = icmp_eq  i8 %tmp_773, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 230 'icmp' 'icmp_ln189_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i26 %mul_ln189_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 231 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (2.73ns)   --->   "%mul_ln190_3 = mul i39 %sext_ln190_5, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 232 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1906 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 233 'bitselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%trunc_ln189_3 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_3, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 234 'partselect' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_1907 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 235 'bitselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_1908 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 236 'bitselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln189_50 = trunc i39 %mul_ln190_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 237 'trunc' 'trunc_ln189_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%icmp_ln189_12 = icmp_ne  i17 %trunc_ln189_50, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 238 'icmp' 'icmp_ln189_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%or_ln189_9 = or i1 %tmp_1907, i1 %icmp_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 239 'or' 'or_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%and_ln189_21 = and i1 %or_ln189_9, i1 %tmp_1908" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 240 'and' 'and_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%zext_ln189_3 = zext i1 %and_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 241 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_3 = add i13 %trunc_ln189_3, i13 %zext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 242 'add' 'add_ln189_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_1910 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_3, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 243 'bitselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_774 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_3, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 244 'partselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.70ns)   --->   "%icmp_ln189_13 = icmp_eq  i7 %tmp_774, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 245 'icmp' 'icmp_ln189_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_775 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_3, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 246 'partselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln189_14 = icmp_eq  i8 %tmp_775, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 247 'icmp' 'icmp_ln189_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.70ns)   --->   "%icmp_ln189_15 = icmp_eq  i8 %tmp_775, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 248 'icmp' 'icmp_ln189_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln190_6 = sext i26 %mul_ln189_4" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 249 'sext' 'sext_ln190_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (2.73ns)   --->   "%mul_ln190_4 = mul i39 %sext_ln190_6, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 250 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_1929 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 251 'bitselect' 'tmp_1929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%trunc_ln189_4 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_4, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 252 'partselect' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_1930 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 253 'bitselect' 'tmp_1930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_1931 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 254 'bitselect' 'tmp_1931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln189_51 = trunc i39 %mul_ln190_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 255 'trunc' 'trunc_ln189_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.79ns)   --->   "%icmp_ln189_16 = icmp_ne  i17 %trunc_ln189_51, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 256 'icmp' 'icmp_ln189_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%or_ln189_12 = or i1 %tmp_1930, i1 %icmp_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 257 'or' 'or_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%and_ln189_28 = and i1 %or_ln189_12, i1 %tmp_1931" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 258 'and' 'and_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%zext_ln189_4 = zext i1 %and_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 259 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_4 = add i13 %trunc_ln189_4, i13 %zext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 260 'add' 'add_ln189_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1933 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_4, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 261 'bitselect' 'tmp_1933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_781 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_4, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 262 'partselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.70ns)   --->   "%icmp_ln189_17 = icmp_eq  i7 %tmp_781, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 263 'icmp' 'icmp_ln189_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_782 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_4, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 264 'partselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln189_18 = icmp_eq  i8 %tmp_782, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 265 'icmp' 'icmp_ln189_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.70ns)   --->   "%icmp_ln189_19 = icmp_eq  i8 %tmp_782, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 266 'icmp' 'icmp_ln189_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln190_7 = sext i26 %mul_ln189_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 267 'sext' 'sext_ln190_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (2.73ns)   --->   "%mul_ln190_5 = mul i39 %sext_ln190_7, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 268 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_1935 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 269 'bitselect' 'tmp_1935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%trunc_ln189_5 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_5, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 270 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_1936 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 271 'bitselect' 'tmp_1936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_1937 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 272 'bitselect' 'tmp_1937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln189_52 = trunc i39 %mul_ln190_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 273 'trunc' 'trunc_ln189_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.79ns)   --->   "%icmp_ln189_20 = icmp_ne  i17 %trunc_ln189_52, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 274 'icmp' 'icmp_ln189_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%or_ln189_15 = or i1 %tmp_1936, i1 %icmp_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 275 'or' 'or_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%and_ln189_35 = and i1 %or_ln189_15, i1 %tmp_1937" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 276 'and' 'and_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%zext_ln189_5 = zext i1 %and_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 277 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_5 = add i13 %trunc_ln189_5, i13 %zext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 278 'add' 'add_ln189_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_1939 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_5, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 279 'bitselect' 'tmp_1939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_783 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_5, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 280 'partselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.70ns)   --->   "%icmp_ln189_21 = icmp_eq  i7 %tmp_783, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 281 'icmp' 'icmp_ln189_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_784 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_5, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 282 'partselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln189_22 = icmp_eq  i8 %tmp_784, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 283 'icmp' 'icmp_ln189_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.70ns)   --->   "%icmp_ln189_23 = icmp_eq  i8 %tmp_784, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 284 'icmp' 'icmp_ln189_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln190_8 = sext i26 %mul_ln189_6" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 285 'sext' 'sext_ln190_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (2.73ns)   --->   "%mul_ln190_6 = mul i39 %sext_ln190_8, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 286 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_1958 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 287 'bitselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%trunc_ln189_6 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_6, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 288 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_1959 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 289 'bitselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_1960 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 290 'bitselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln189_53 = trunc i39 %mul_ln190_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 291 'trunc' 'trunc_ln189_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.79ns)   --->   "%icmp_ln189_24 = icmp_ne  i17 %trunc_ln189_53, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 292 'icmp' 'icmp_ln189_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%or_ln189_18 = or i1 %tmp_1959, i1 %icmp_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 293 'or' 'or_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%and_ln189_42 = and i1 %or_ln189_18, i1 %tmp_1960" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 294 'and' 'and_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%zext_ln189_6 = zext i1 %and_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 295 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_6 = add i13 %trunc_ln189_6, i13 %zext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 296 'add' 'add_ln189_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_1962 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_6, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 297 'bitselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_790 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_6, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 298 'partselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln189_25 = icmp_eq  i7 %tmp_790, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 299 'icmp' 'icmp_ln189_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_791 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_6, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 300 'partselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.70ns)   --->   "%icmp_ln189_26 = icmp_eq  i8 %tmp_791, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 301 'icmp' 'icmp_ln189_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.70ns)   --->   "%icmp_ln189_27 = icmp_eq  i8 %tmp_791, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 302 'icmp' 'icmp_ln189_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln190_9 = sext i26 %mul_ln189_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 303 'sext' 'sext_ln190_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (2.73ns)   --->   "%mul_ln190_7 = mul i39 %sext_ln190_9, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 304 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_1964 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 305 'bitselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%trunc_ln189_7 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_7, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 306 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_1965 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 307 'bitselect' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_1966 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 308 'bitselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln189_54 = trunc i39 %mul_ln190_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 309 'trunc' 'trunc_ln189_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.79ns)   --->   "%icmp_ln189_28 = icmp_ne  i17 %trunc_ln189_54, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 310 'icmp' 'icmp_ln189_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%or_ln189_21 = or i1 %tmp_1965, i1 %icmp_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 311 'or' 'or_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%and_ln189_49 = and i1 %or_ln189_21, i1 %tmp_1966" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 312 'and' 'and_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%zext_ln189_7 = zext i1 %and_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 313 'zext' 'zext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_7 = add i13 %trunc_ln189_7, i13 %zext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 314 'add' 'add_ln189_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1968 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_7, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 315 'bitselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_792 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_7, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 316 'partselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln189_29 = icmp_eq  i7 %tmp_792, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 317 'icmp' 'icmp_ln189_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_793 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_7, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 318 'partselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.70ns)   --->   "%icmp_ln189_30 = icmp_eq  i8 %tmp_793, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 319 'icmp' 'icmp_ln189_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.70ns)   --->   "%icmp_ln189_31 = icmp_eq  i8 %tmp_793, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 320 'icmp' 'icmp_ln189_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln190_10 = sext i26 %mul_ln189_8" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 321 'sext' 'sext_ln190_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln190_11 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 322 'sext' 'sext_ln190_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (2.73ns)   --->   "%mul_ln190_8 = mul i39 %sext_ln190_10, i39 %sext_ln190_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 323 'mul' 'mul_ln190_8' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_1987 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 324 'bitselect' 'tmp_1987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%trunc_ln189_8 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_8, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 325 'partselect' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_1988 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 326 'bitselect' 'tmp_1988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_1989 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 327 'bitselect' 'tmp_1989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln189_55 = trunc i39 %mul_ln190_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 328 'trunc' 'trunc_ln189_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.79ns)   --->   "%icmp_ln189_32 = icmp_ne  i17 %trunc_ln189_55, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 329 'icmp' 'icmp_ln189_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%or_ln189_24 = or i1 %tmp_1988, i1 %icmp_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 330 'or' 'or_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%and_ln189_56 = and i1 %or_ln189_24, i1 %tmp_1989" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 331 'and' 'and_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%zext_ln189_8 = zext i1 %and_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 332 'zext' 'zext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_8 = add i13 %trunc_ln189_8, i13 %zext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 333 'add' 'add_ln189_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1991 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_8, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 334 'bitselect' 'tmp_1991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_799 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_8, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 335 'partselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.70ns)   --->   "%icmp_ln189_33 = icmp_eq  i7 %tmp_799, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 336 'icmp' 'icmp_ln189_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_800 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_8, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 337 'partselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.70ns)   --->   "%icmp_ln189_34 = icmp_eq  i8 %tmp_800, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 338 'icmp' 'icmp_ln189_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.70ns)   --->   "%icmp_ln189_35 = icmp_eq  i8 %tmp_800, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 339 'icmp' 'icmp_ln189_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln190_12 = sext i26 %mul_ln189_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 340 'sext' 'sext_ln190_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln190_13 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 341 'sext' 'sext_ln190_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (2.73ns)   --->   "%mul_ln190_9 = mul i39 %sext_ln190_12, i39 %sext_ln190_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 342 'mul' 'mul_ln190_9' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_1993 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 343 'bitselect' 'tmp_1993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%trunc_ln189_9 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_9, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 344 'partselect' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_1994 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 345 'bitselect' 'tmp_1994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_1995 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 346 'bitselect' 'tmp_1995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln189_56 = trunc i39 %mul_ln190_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 347 'trunc' 'trunc_ln189_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.79ns)   --->   "%icmp_ln189_36 = icmp_ne  i17 %trunc_ln189_56, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 348 'icmp' 'icmp_ln189_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%or_ln189_27 = or i1 %tmp_1994, i1 %icmp_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 349 'or' 'or_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%and_ln189_63 = and i1 %or_ln189_27, i1 %tmp_1995" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 350 'and' 'and_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%zext_ln189_9 = zext i1 %and_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 351 'zext' 'zext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_9 = add i13 %trunc_ln189_9, i13 %zext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 352 'add' 'add_ln189_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_1997 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_9, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 353 'bitselect' 'tmp_1997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_801 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_9, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 354 'partselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.70ns)   --->   "%icmp_ln189_37 = icmp_eq  i7 %tmp_801, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 355 'icmp' 'icmp_ln189_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_802 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_9, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 356 'partselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.70ns)   --->   "%icmp_ln189_38 = icmp_eq  i8 %tmp_802, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 357 'icmp' 'icmp_ln189_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.70ns)   --->   "%icmp_ln189_39 = icmp_eq  i8 %tmp_802, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 358 'icmp' 'icmp_ln189_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln190_14 = sext i26 %mul_ln189_10" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 359 'sext' 'sext_ln190_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (2.73ns)   --->   "%mul_ln190_10 = mul i39 %sext_ln190_14, i39 %sext_ln190_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 360 'mul' 'mul_ln190_10' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_2016 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 361 'bitselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%trunc_ln189_s = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_10, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 362 'partselect' 'trunc_ln189_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_2017 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 363 'bitselect' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_2018 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 364 'bitselect' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln189_57 = trunc i39 %mul_ln190_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 365 'trunc' 'trunc_ln189_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.79ns)   --->   "%icmp_ln189_40 = icmp_ne  i17 %trunc_ln189_57, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 366 'icmp' 'icmp_ln189_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%or_ln189_30 = or i1 %tmp_2017, i1 %icmp_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 367 'or' 'or_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%and_ln189_70 = and i1 %or_ln189_30, i1 %tmp_2018" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 368 'and' 'and_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%zext_ln189_10 = zext i1 %and_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 369 'zext' 'zext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_10 = add i13 %trunc_ln189_s, i13 %zext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 370 'add' 'add_ln189_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_2020 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_10, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 371 'bitselect' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_808 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_10, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 372 'partselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln189_41 = icmp_eq  i7 %tmp_808, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 373 'icmp' 'icmp_ln189_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_809 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_10, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 374 'partselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.70ns)   --->   "%icmp_ln189_42 = icmp_eq  i8 %tmp_809, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 375 'icmp' 'icmp_ln189_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.70ns)   --->   "%icmp_ln189_43 = icmp_eq  i8 %tmp_809, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 376 'icmp' 'icmp_ln189_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln190_15 = sext i26 %mul_ln189_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 377 'sext' 'sext_ln190_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (2.73ns)   --->   "%mul_ln190_11 = mul i39 %sext_ln190_15, i39 %sext_ln190_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 378 'mul' 'mul_ln190_11' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_2022 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 379 'bitselect' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%trunc_ln189_10 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_11, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 380 'partselect' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_2023 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 381 'bitselect' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_2024 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 382 'bitselect' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln189_58 = trunc i39 %mul_ln190_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 383 'trunc' 'trunc_ln189_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.79ns)   --->   "%icmp_ln189_44 = icmp_ne  i17 %trunc_ln189_58, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 384 'icmp' 'icmp_ln189_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%or_ln189_33 = or i1 %tmp_2023, i1 %icmp_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 385 'or' 'or_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%and_ln189_77 = and i1 %or_ln189_33, i1 %tmp_2024" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 386 'and' 'and_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%zext_ln189_11 = zext i1 %and_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 387 'zext' 'zext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_11 = add i13 %trunc_ln189_10, i13 %zext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 388 'add' 'add_ln189_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_2026 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_11, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 389 'bitselect' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_810 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_11, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 390 'partselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln189_45 = icmp_eq  i7 %tmp_810, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 391 'icmp' 'icmp_ln189_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_811 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_11, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 392 'partselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln189_46 = icmp_eq  i8 %tmp_811, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 393 'icmp' 'icmp_ln189_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.70ns)   --->   "%icmp_ln189_47 = icmp_eq  i8 %tmp_811, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 394 'icmp' 'icmp_ln189_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln190_16 = sext i26 %mul_ln189_12" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 395 'sext' 'sext_ln190_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (2.73ns)   --->   "%mul_ln190_12 = mul i39 %sext_ln190_16, i39 %sext_ln190_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 396 'mul' 'mul_ln190_12' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_2045 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 397 'bitselect' 'tmp_2045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%trunc_ln189_11 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_12, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 398 'partselect' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_2046 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 399 'bitselect' 'tmp_2046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_2047 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 400 'bitselect' 'tmp_2047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln189_59 = trunc i39 %mul_ln190_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 401 'trunc' 'trunc_ln189_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.79ns)   --->   "%icmp_ln189_48 = icmp_ne  i17 %trunc_ln189_59, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 402 'icmp' 'icmp_ln189_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%or_ln189_36 = or i1 %tmp_2046, i1 %icmp_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 403 'or' 'or_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%and_ln189_84 = and i1 %or_ln189_36, i1 %tmp_2047" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 404 'and' 'and_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%zext_ln189_12 = zext i1 %and_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 405 'zext' 'zext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_12 = add i13 %trunc_ln189_11, i13 %zext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 406 'add' 'add_ln189_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_2049 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_12, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 407 'bitselect' 'tmp_2049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_817 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_12, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 408 'partselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln189_49 = icmp_eq  i7 %tmp_817, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 409 'icmp' 'icmp_ln189_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_818 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_12, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 410 'partselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln189_50 = icmp_eq  i8 %tmp_818, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 411 'icmp' 'icmp_ln189_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.70ns)   --->   "%icmp_ln189_51 = icmp_eq  i8 %tmp_818, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 412 'icmp' 'icmp_ln189_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln190_17 = sext i26 %mul_ln189_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 413 'sext' 'sext_ln190_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (2.73ns)   --->   "%mul_ln190_13 = mul i39 %sext_ln190_17, i39 %sext_ln190_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 414 'mul' 'mul_ln190_13' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_2051 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 415 'bitselect' 'tmp_2051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%trunc_ln189_12 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_13, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 416 'partselect' 'trunc_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_2052 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 417 'bitselect' 'tmp_2052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_2053 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 418 'bitselect' 'tmp_2053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln189_60 = trunc i39 %mul_ln190_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 419 'trunc' 'trunc_ln189_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.79ns)   --->   "%icmp_ln189_52 = icmp_ne  i17 %trunc_ln189_60, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 420 'icmp' 'icmp_ln189_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%or_ln189_39 = or i1 %tmp_2052, i1 %icmp_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 421 'or' 'or_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%and_ln189_91 = and i1 %or_ln189_39, i1 %tmp_2053" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 422 'and' 'and_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%zext_ln189_13 = zext i1 %and_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 423 'zext' 'zext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_13 = add i13 %trunc_ln189_12, i13 %zext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 424 'add' 'add_ln189_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_2055 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_13, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 425 'bitselect' 'tmp_2055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_819 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_13, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 426 'partselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln189_53 = icmp_eq  i7 %tmp_819, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 427 'icmp' 'icmp_ln189_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_820 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_13, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 428 'partselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.70ns)   --->   "%icmp_ln189_54 = icmp_eq  i8 %tmp_820, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 429 'icmp' 'icmp_ln189_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.70ns)   --->   "%icmp_ln189_55 = icmp_eq  i8 %tmp_820, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 430 'icmp' 'icmp_ln189_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln190_18 = sext i26 %mul_ln189_14" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 431 'sext' 'sext_ln190_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (2.73ns)   --->   "%mul_ln190_14 = mul i39 %sext_ln190_18, i39 %sext_ln190_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 432 'mul' 'mul_ln190_14' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_2074 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 433 'bitselect' 'tmp_2074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%trunc_ln189_13 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_14, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 434 'partselect' 'trunc_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_2075 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 435 'bitselect' 'tmp_2075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_2076 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 436 'bitselect' 'tmp_2076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln189_61 = trunc i39 %mul_ln190_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 437 'trunc' 'trunc_ln189_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.79ns)   --->   "%icmp_ln189_56 = icmp_ne  i17 %trunc_ln189_61, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 438 'icmp' 'icmp_ln189_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%or_ln189_42 = or i1 %tmp_2075, i1 %icmp_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 439 'or' 'or_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%and_ln189_98 = and i1 %or_ln189_42, i1 %tmp_2076" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 440 'and' 'and_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%zext_ln189_14 = zext i1 %and_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 441 'zext' 'zext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_14 = add i13 %trunc_ln189_13, i13 %zext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 442 'add' 'add_ln189_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_2078 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_14, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 443 'bitselect' 'tmp_2078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_826 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_14, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 444 'partselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln189_57 = icmp_eq  i7 %tmp_826, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 445 'icmp' 'icmp_ln189_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_827 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_14, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 446 'partselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.70ns)   --->   "%icmp_ln189_58 = icmp_eq  i8 %tmp_827, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 447 'icmp' 'icmp_ln189_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.70ns)   --->   "%icmp_ln189_59 = icmp_eq  i8 %tmp_827, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 448 'icmp' 'icmp_ln189_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln190_19 = sext i26 %mul_ln189_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 449 'sext' 'sext_ln190_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (2.73ns)   --->   "%mul_ln190_15 = mul i39 %sext_ln190_19, i39 %sext_ln190_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 450 'mul' 'mul_ln190_15' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_2080 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 451 'bitselect' 'tmp_2080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%trunc_ln189_14 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_15, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 452 'partselect' 'trunc_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_2081 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 453 'bitselect' 'tmp_2081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_2082 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 454 'bitselect' 'tmp_2082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln189_62 = trunc i39 %mul_ln190_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 455 'trunc' 'trunc_ln189_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.79ns)   --->   "%icmp_ln189_60 = icmp_ne  i17 %trunc_ln189_62, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 456 'icmp' 'icmp_ln189_60' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%or_ln189_45 = or i1 %tmp_2081, i1 %icmp_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 457 'or' 'or_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%and_ln189_105 = and i1 %or_ln189_45, i1 %tmp_2082" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 458 'and' 'and_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%zext_ln189_15 = zext i1 %and_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 459 'zext' 'zext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_15 = add i13 %trunc_ln189_14, i13 %zext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 460 'add' 'add_ln189_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_2084 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_15, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 461 'bitselect' 'tmp_2084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_828 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_15, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 462 'partselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.70ns)   --->   "%icmp_ln189_61 = icmp_eq  i7 %tmp_828, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 463 'icmp' 'icmp_ln189_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_829 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_15, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 464 'partselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln189_62 = icmp_eq  i8 %tmp_829, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 465 'icmp' 'icmp_ln189_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln189_63 = icmp_eq  i8 %tmp_829, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 466 'icmp' 'icmp_ln189_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln190_20 = sext i26 %mul_ln189_16" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 467 'sext' 'sext_ln190_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln190_21 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 468 'sext' 'sext_ln190_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (2.73ns)   --->   "%mul_ln190_16 = mul i39 %sext_ln190_20, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 469 'mul' 'mul_ln190_16' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_2103 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 470 'bitselect' 'tmp_2103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%trunc_ln189_15 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_16, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 471 'partselect' 'trunc_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_2104 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 472 'bitselect' 'tmp_2104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%tmp_2105 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 473 'bitselect' 'tmp_2105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln189_63 = trunc i39 %mul_ln190_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 474 'trunc' 'trunc_ln189_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.79ns)   --->   "%icmp_ln189_64 = icmp_ne  i17 %trunc_ln189_63, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 475 'icmp' 'icmp_ln189_64' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%or_ln189_48 = or i1 %tmp_2104, i1 %icmp_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 476 'or' 'or_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%and_ln189_112 = and i1 %or_ln189_48, i1 %tmp_2105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 477 'and' 'and_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_16)   --->   "%zext_ln189_16 = zext i1 %and_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 478 'zext' 'zext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_16 = add i13 %trunc_ln189_15, i13 %zext_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 479 'add' 'add_ln189_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_2107 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_16, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 480 'bitselect' 'tmp_2107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_836 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_16, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 481 'partselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.70ns)   --->   "%icmp_ln189_65 = icmp_eq  i7 %tmp_836, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 482 'icmp' 'icmp_ln189_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_837 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_16, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 483 'partselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln189_66 = icmp_eq  i8 %tmp_837, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 484 'icmp' 'icmp_ln189_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln189_67 = icmp_eq  i8 %tmp_837, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 485 'icmp' 'icmp_ln189_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln190_22 = sext i26 %mul_ln189_17" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 486 'sext' 'sext_ln190_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln190_23 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 487 'sext' 'sext_ln190_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (2.73ns)   --->   "%mul_ln190_17 = mul i39 %sext_ln190_22, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 488 'mul' 'mul_ln190_17' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_2109 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 489 'bitselect' 'tmp_2109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%trunc_ln189_16 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_17, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 490 'partselect' 'trunc_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_2110 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 491 'bitselect' 'tmp_2110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%tmp_2111 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 492 'bitselect' 'tmp_2111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln189_64 = trunc i39 %mul_ln190_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 493 'trunc' 'trunc_ln189_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.79ns)   --->   "%icmp_ln189_68 = icmp_ne  i17 %trunc_ln189_64, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 494 'icmp' 'icmp_ln189_68' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%or_ln189_51 = or i1 %tmp_2110, i1 %icmp_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 495 'or' 'or_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%and_ln189_119 = and i1 %or_ln189_51, i1 %tmp_2111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 496 'and' 'and_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_17)   --->   "%zext_ln189_17 = zext i1 %and_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 497 'zext' 'zext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_17 = add i13 %trunc_ln189_16, i13 %zext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 498 'add' 'add_ln189_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_2113 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_17, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 499 'bitselect' 'tmp_2113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_838 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_17, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 500 'partselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.70ns)   --->   "%icmp_ln189_69 = icmp_eq  i7 %tmp_838, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 501 'icmp' 'icmp_ln189_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_839 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_17, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 502 'partselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln189_70 = icmp_eq  i8 %tmp_839, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 503 'icmp' 'icmp_ln189_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln189_71 = icmp_eq  i8 %tmp_839, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 504 'icmp' 'icmp_ln189_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln190_24 = sext i26 %mul_ln189_18" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 505 'sext' 'sext_ln190_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (2.73ns)   --->   "%mul_ln190_18 = mul i39 %sext_ln190_24, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 506 'mul' 'mul_ln190_18' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_2132 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 507 'bitselect' 'tmp_2132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%trunc_ln189_17 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_18, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 508 'partselect' 'trunc_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_2133 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 509 'bitselect' 'tmp_2133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%tmp_2134 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 510 'bitselect' 'tmp_2134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln189_65 = trunc i39 %mul_ln190_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 511 'trunc' 'trunc_ln189_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.79ns)   --->   "%icmp_ln189_72 = icmp_ne  i17 %trunc_ln189_65, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 512 'icmp' 'icmp_ln189_72' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%or_ln189_54 = or i1 %tmp_2133, i1 %icmp_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 513 'or' 'or_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%and_ln189_126 = and i1 %or_ln189_54, i1 %tmp_2134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 514 'and' 'and_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_18)   --->   "%zext_ln189_18 = zext i1 %and_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 515 'zext' 'zext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_18 = add i13 %trunc_ln189_17, i13 %zext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 516 'add' 'add_ln189_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_2136 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_18, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 517 'bitselect' 'tmp_2136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_846 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_18, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 518 'partselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.70ns)   --->   "%icmp_ln189_73 = icmp_eq  i7 %tmp_846, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 519 'icmp' 'icmp_ln189_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_847 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_18, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 520 'partselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.70ns)   --->   "%icmp_ln189_74 = icmp_eq  i8 %tmp_847, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 521 'icmp' 'icmp_ln189_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln189_75 = icmp_eq  i8 %tmp_847, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 522 'icmp' 'icmp_ln189_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln190_25 = sext i26 %mul_ln189_19" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 523 'sext' 'sext_ln190_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (2.73ns)   --->   "%mul_ln190_19 = mul i39 %sext_ln190_25, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 524 'mul' 'mul_ln190_19' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_2138 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 525 'bitselect' 'tmp_2138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%trunc_ln189_18 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_19, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 526 'partselect' 'trunc_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_2139 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 527 'bitselect' 'tmp_2139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%tmp_2140 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 528 'bitselect' 'tmp_2140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln189_66 = trunc i39 %mul_ln190_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 529 'trunc' 'trunc_ln189_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.79ns)   --->   "%icmp_ln189_76 = icmp_ne  i17 %trunc_ln189_66, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 530 'icmp' 'icmp_ln189_76' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%or_ln189_57 = or i1 %tmp_2139, i1 %icmp_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 531 'or' 'or_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%and_ln189_133 = and i1 %or_ln189_57, i1 %tmp_2140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 532 'and' 'and_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_19)   --->   "%zext_ln189_19 = zext i1 %and_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 533 'zext' 'zext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_19 = add i13 %trunc_ln189_18, i13 %zext_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 534 'add' 'add_ln189_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_2142 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_19, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 535 'bitselect' 'tmp_2142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_848 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_19, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 536 'partselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.70ns)   --->   "%icmp_ln189_77 = icmp_eq  i7 %tmp_848, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 537 'icmp' 'icmp_ln189_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_849 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_19, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 538 'partselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.70ns)   --->   "%icmp_ln189_78 = icmp_eq  i8 %tmp_849, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 539 'icmp' 'icmp_ln189_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.70ns)   --->   "%icmp_ln189_79 = icmp_eq  i8 %tmp_849, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 540 'icmp' 'icmp_ln189_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln190_26 = sext i26 %mul_ln189_20" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 541 'sext' 'sext_ln190_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (2.73ns)   --->   "%mul_ln190_20 = mul i39 %sext_ln190_26, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 542 'mul' 'mul_ln190_20' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_2161 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 543 'bitselect' 'tmp_2161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%trunc_ln189_19 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_20, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 544 'partselect' 'trunc_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_2162 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 545 'bitselect' 'tmp_2162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%tmp_2163 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 546 'bitselect' 'tmp_2163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln189_67 = trunc i39 %mul_ln190_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 547 'trunc' 'trunc_ln189_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.79ns)   --->   "%icmp_ln189_80 = icmp_ne  i17 %trunc_ln189_67, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 548 'icmp' 'icmp_ln189_80' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%or_ln189_60 = or i1 %tmp_2162, i1 %icmp_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 549 'or' 'or_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%and_ln189_140 = and i1 %or_ln189_60, i1 %tmp_2163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 550 'and' 'and_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_20)   --->   "%zext_ln189_20 = zext i1 %and_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 551 'zext' 'zext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_20 = add i13 %trunc_ln189_19, i13 %zext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 552 'add' 'add_ln189_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_2165 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_20, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 553 'bitselect' 'tmp_2165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_856 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_20, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 554 'partselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.70ns)   --->   "%icmp_ln189_81 = icmp_eq  i7 %tmp_856, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 555 'icmp' 'icmp_ln189_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_857 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_20, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 556 'partselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.70ns)   --->   "%icmp_ln189_82 = icmp_eq  i8 %tmp_857, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 557 'icmp' 'icmp_ln189_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.70ns)   --->   "%icmp_ln189_83 = icmp_eq  i8 %tmp_857, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 558 'icmp' 'icmp_ln189_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln190_27 = sext i26 %mul_ln189_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 559 'sext' 'sext_ln190_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (2.73ns)   --->   "%mul_ln190_21 = mul i39 %sext_ln190_27, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 560 'mul' 'mul_ln190_21' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_2167 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 561 'bitselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%trunc_ln189_20 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_21, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 562 'partselect' 'trunc_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_2168 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 563 'bitselect' 'tmp_2168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%tmp_2169 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 564 'bitselect' 'tmp_2169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln189_68 = trunc i39 %mul_ln190_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 565 'trunc' 'trunc_ln189_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.79ns)   --->   "%icmp_ln189_84 = icmp_ne  i17 %trunc_ln189_68, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 566 'icmp' 'icmp_ln189_84' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%or_ln189_63 = or i1 %tmp_2168, i1 %icmp_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 567 'or' 'or_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%and_ln189_147 = and i1 %or_ln189_63, i1 %tmp_2169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 568 'and' 'and_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_21)   --->   "%zext_ln189_21 = zext i1 %and_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 569 'zext' 'zext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_21 = add i13 %trunc_ln189_20, i13 %zext_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 570 'add' 'add_ln189_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_2171 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_21, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 571 'bitselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_858 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_21, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 572 'partselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.70ns)   --->   "%icmp_ln189_85 = icmp_eq  i7 %tmp_858, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 573 'icmp' 'icmp_ln189_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_859 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_21, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 574 'partselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.70ns)   --->   "%icmp_ln189_86 = icmp_eq  i8 %tmp_859, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 575 'icmp' 'icmp_ln189_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.70ns)   --->   "%icmp_ln189_87 = icmp_eq  i8 %tmp_859, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 576 'icmp' 'icmp_ln189_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln190_28 = sext i26 %mul_ln189_22" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 577 'sext' 'sext_ln190_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (2.73ns)   --->   "%mul_ln190_22 = mul i39 %sext_ln190_28, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 578 'mul' 'mul_ln190_22' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_2190 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 579 'bitselect' 'tmp_2190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%trunc_ln189_21 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_22, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 580 'partselect' 'trunc_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_2191 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 581 'bitselect' 'tmp_2191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%tmp_2192 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 582 'bitselect' 'tmp_2192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln189_69 = trunc i39 %mul_ln190_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 583 'trunc' 'trunc_ln189_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.79ns)   --->   "%icmp_ln189_88 = icmp_ne  i17 %trunc_ln189_69, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 584 'icmp' 'icmp_ln189_88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%or_ln189_66 = or i1 %tmp_2191, i1 %icmp_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 585 'or' 'or_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%and_ln189_154 = and i1 %or_ln189_66, i1 %tmp_2192" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 586 'and' 'and_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_22)   --->   "%zext_ln189_22 = zext i1 %and_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 587 'zext' 'zext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_22 = add i13 %trunc_ln189_21, i13 %zext_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 588 'add' 'add_ln189_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_2194 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_22, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 589 'bitselect' 'tmp_2194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_866 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_22, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 590 'partselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.70ns)   --->   "%icmp_ln189_89 = icmp_eq  i7 %tmp_866, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 591 'icmp' 'icmp_ln189_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_867 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_22, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 592 'partselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.70ns)   --->   "%icmp_ln189_90 = icmp_eq  i8 %tmp_867, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 593 'icmp' 'icmp_ln189_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.70ns)   --->   "%icmp_ln189_91 = icmp_eq  i8 %tmp_867, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 594 'icmp' 'icmp_ln189_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln190_29 = sext i26 %mul_ln189_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 595 'sext' 'sext_ln190_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (2.73ns)   --->   "%mul_ln190_23 = mul i39 %sext_ln190_29, i39 %sext_ln190_23" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 596 'mul' 'mul_ln190_23' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_2196 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 597 'bitselect' 'tmp_2196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%trunc_ln189_22 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_23, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 598 'partselect' 'trunc_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_2197 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 599 'bitselect' 'tmp_2197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%tmp_2198 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 600 'bitselect' 'tmp_2198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln189_70 = trunc i39 %mul_ln190_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 601 'trunc' 'trunc_ln189_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.79ns)   --->   "%icmp_ln189_92 = icmp_ne  i17 %trunc_ln189_70, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 602 'icmp' 'icmp_ln189_92' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%or_ln189_69 = or i1 %tmp_2197, i1 %icmp_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 603 'or' 'or_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%and_ln189_161 = and i1 %or_ln189_69, i1 %tmp_2198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 604 'and' 'and_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_23)   --->   "%zext_ln189_23 = zext i1 %and_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 605 'zext' 'zext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_23 = add i13 %trunc_ln189_22, i13 %zext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 606 'add' 'add_ln189_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_2200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_23, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 607 'bitselect' 'tmp_2200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_868 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_23, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 608 'partselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.70ns)   --->   "%icmp_ln189_93 = icmp_eq  i7 %tmp_868, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 609 'icmp' 'icmp_ln189_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_869 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_23, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 610 'partselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.70ns)   --->   "%icmp_ln189_94 = icmp_eq  i8 %tmp_869, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 611 'icmp' 'icmp_ln189_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.70ns)   --->   "%icmp_ln189_95 = icmp_eq  i8 %tmp_869, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 612 'icmp' 'icmp_ln189_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln190_30 = sext i26 %mul_ln189_24" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 613 'sext' 'sext_ln190_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln190_31 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 614 'sext' 'sext_ln190_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (2.73ns)   --->   "%mul_ln190_24 = mul i39 %sext_ln190_30, i39 %sext_ln190_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 615 'mul' 'mul_ln190_24' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_2219 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 616 'bitselect' 'tmp_2219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%trunc_ln189_23 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_24, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 617 'partselect' 'trunc_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_2220 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 618 'bitselect' 'tmp_2220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%tmp_2221 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 619 'bitselect' 'tmp_2221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln189_71 = trunc i39 %mul_ln190_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 620 'trunc' 'trunc_ln189_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.79ns)   --->   "%icmp_ln189_96 = icmp_ne  i17 %trunc_ln189_71, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 621 'icmp' 'icmp_ln189_96' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%or_ln189_72 = or i1 %tmp_2220, i1 %icmp_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 622 'or' 'or_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%and_ln189_168 = and i1 %or_ln189_72, i1 %tmp_2221" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 623 'and' 'and_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_24)   --->   "%zext_ln189_24 = zext i1 %and_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 624 'zext' 'zext_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_24 = add i13 %trunc_ln189_23, i13 %zext_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 625 'add' 'add_ln189_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_2223 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_24, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 626 'bitselect' 'tmp_2223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_876 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_24, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 627 'partselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.70ns)   --->   "%icmp_ln189_97 = icmp_eq  i7 %tmp_876, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 628 'icmp' 'icmp_ln189_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_877 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_24, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 629 'partselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.70ns)   --->   "%icmp_ln189_98 = icmp_eq  i8 %tmp_877, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 630 'icmp' 'icmp_ln189_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.70ns)   --->   "%icmp_ln189_99 = icmp_eq  i8 %tmp_877, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 631 'icmp' 'icmp_ln189_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln190_32 = sext i26 %mul_ln189_25" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 632 'sext' 'sext_ln190_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln190_33 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 633 'sext' 'sext_ln190_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (2.73ns)   --->   "%mul_ln190_25 = mul i39 %sext_ln190_32, i39 %sext_ln190_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 634 'mul' 'mul_ln190_25' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_2225 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 635 'bitselect' 'tmp_2225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%trunc_ln189_24 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_25, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 636 'partselect' 'trunc_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_2226 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 637 'bitselect' 'tmp_2226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%tmp_2227 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 638 'bitselect' 'tmp_2227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln189_72 = trunc i39 %mul_ln190_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 639 'trunc' 'trunc_ln189_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.79ns)   --->   "%icmp_ln189_100 = icmp_ne  i17 %trunc_ln189_72, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 640 'icmp' 'icmp_ln189_100' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%or_ln189_75 = or i1 %tmp_2226, i1 %icmp_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 641 'or' 'or_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%and_ln189_175 = and i1 %or_ln189_75, i1 %tmp_2227" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 642 'and' 'and_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_25)   --->   "%zext_ln189_25 = zext i1 %and_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 643 'zext' 'zext_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_25 = add i13 %trunc_ln189_24, i13 %zext_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 644 'add' 'add_ln189_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_2229 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_25, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 645 'bitselect' 'tmp_2229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_878 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_25, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 646 'partselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.70ns)   --->   "%icmp_ln189_101 = icmp_eq  i7 %tmp_878, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 647 'icmp' 'icmp_ln189_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_879 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_25, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 648 'partselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln189_102 = icmp_eq  i8 %tmp_879, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 649 'icmp' 'icmp_ln189_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.70ns)   --->   "%icmp_ln189_103 = icmp_eq  i8 %tmp_879, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 650 'icmp' 'icmp_ln189_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln190_34 = sext i26 %mul_ln189_26" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 651 'sext' 'sext_ln190_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (2.73ns)   --->   "%mul_ln190_26 = mul i39 %sext_ln190_34, i39 %sext_ln190_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 652 'mul' 'mul_ln190_26' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_2248 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 653 'bitselect' 'tmp_2248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%trunc_ln189_25 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_26, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 654 'partselect' 'trunc_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_2249 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 655 'bitselect' 'tmp_2249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%tmp_2250 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 656 'bitselect' 'tmp_2250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln189_73 = trunc i39 %mul_ln190_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 657 'trunc' 'trunc_ln189_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.79ns)   --->   "%icmp_ln189_104 = icmp_ne  i17 %trunc_ln189_73, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 658 'icmp' 'icmp_ln189_104' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%or_ln189_78 = or i1 %tmp_2249, i1 %icmp_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 659 'or' 'or_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%and_ln189_182 = and i1 %or_ln189_78, i1 %tmp_2250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 660 'and' 'and_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_26)   --->   "%zext_ln189_26 = zext i1 %and_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 661 'zext' 'zext_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_26 = add i13 %trunc_ln189_25, i13 %zext_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 662 'add' 'add_ln189_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_2252 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_26, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 663 'bitselect' 'tmp_2252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_886 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_26, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 664 'partselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.70ns)   --->   "%icmp_ln189_105 = icmp_eq  i7 %tmp_886, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 665 'icmp' 'icmp_ln189_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_887 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_26, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 666 'partselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.70ns)   --->   "%icmp_ln189_106 = icmp_eq  i8 %tmp_887, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 667 'icmp' 'icmp_ln189_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.70ns)   --->   "%icmp_ln189_107 = icmp_eq  i8 %tmp_887, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 668 'icmp' 'icmp_ln189_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln190_35 = sext i26 %mul_ln189_27" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 669 'sext' 'sext_ln190_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (2.73ns)   --->   "%mul_ln190_27 = mul i39 %sext_ln190_35, i39 %sext_ln190_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 670 'mul' 'mul_ln190_27' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_2254 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 671 'bitselect' 'tmp_2254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%trunc_ln189_26 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_27, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 672 'partselect' 'trunc_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_2255 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 673 'bitselect' 'tmp_2255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%tmp_2256 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 674 'bitselect' 'tmp_2256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln189_74 = trunc i39 %mul_ln190_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 675 'trunc' 'trunc_ln189_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.79ns)   --->   "%icmp_ln189_108 = icmp_ne  i17 %trunc_ln189_74, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 676 'icmp' 'icmp_ln189_108' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%or_ln189_81 = or i1 %tmp_2255, i1 %icmp_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 677 'or' 'or_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%and_ln189_189 = and i1 %or_ln189_81, i1 %tmp_2256" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 678 'and' 'and_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_27)   --->   "%zext_ln189_27 = zext i1 %and_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 679 'zext' 'zext_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_27 = add i13 %trunc_ln189_26, i13 %zext_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 680 'add' 'add_ln189_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_2258 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_27, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 681 'bitselect' 'tmp_2258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_888 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_27, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 682 'partselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.70ns)   --->   "%icmp_ln189_109 = icmp_eq  i7 %tmp_888, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 683 'icmp' 'icmp_ln189_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_889 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_27, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 684 'partselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.70ns)   --->   "%icmp_ln189_110 = icmp_eq  i8 %tmp_889, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 685 'icmp' 'icmp_ln189_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.70ns)   --->   "%icmp_ln189_111 = icmp_eq  i8 %tmp_889, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 686 'icmp' 'icmp_ln189_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln190_36 = sext i26 %mul_ln189_28" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 687 'sext' 'sext_ln190_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (2.73ns)   --->   "%mul_ln190_28 = mul i39 %sext_ln190_36, i39 %sext_ln190_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 688 'mul' 'mul_ln190_28' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_2277 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 689 'bitselect' 'tmp_2277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%trunc_ln189_27 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_28, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 690 'partselect' 'trunc_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_2278 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 691 'bitselect' 'tmp_2278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%tmp_2279 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 692 'bitselect' 'tmp_2279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln189_75 = trunc i39 %mul_ln190_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 693 'trunc' 'trunc_ln189_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.79ns)   --->   "%icmp_ln189_112 = icmp_ne  i17 %trunc_ln189_75, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 694 'icmp' 'icmp_ln189_112' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%or_ln189_84 = or i1 %tmp_2278, i1 %icmp_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 695 'or' 'or_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%and_ln189_196 = and i1 %or_ln189_84, i1 %tmp_2279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 696 'and' 'and_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_28)   --->   "%zext_ln189_28 = zext i1 %and_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 697 'zext' 'zext_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_28 = add i13 %trunc_ln189_27, i13 %zext_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 698 'add' 'add_ln189_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_2281 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_28, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 699 'bitselect' 'tmp_2281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_896 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_28, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 700 'partselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.70ns)   --->   "%icmp_ln189_113 = icmp_eq  i7 %tmp_896, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 701 'icmp' 'icmp_ln189_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_28, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 702 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.70ns)   --->   "%icmp_ln189_114 = icmp_eq  i8 %tmp_897, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 703 'icmp' 'icmp_ln189_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.70ns)   --->   "%icmp_ln189_115 = icmp_eq  i8 %tmp_897, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 704 'icmp' 'icmp_ln189_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln190_37 = sext i26 %mul_ln189_29" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 705 'sext' 'sext_ln190_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (2.73ns)   --->   "%mul_ln190_29 = mul i39 %sext_ln190_37, i39 %sext_ln190_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 706 'mul' 'mul_ln190_29' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_2283 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 707 'bitselect' 'tmp_2283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%trunc_ln189_28 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_29, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 708 'partselect' 'trunc_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_2284 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 709 'bitselect' 'tmp_2284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%tmp_2285 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 710 'bitselect' 'tmp_2285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln189_76 = trunc i39 %mul_ln190_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 711 'trunc' 'trunc_ln189_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.79ns)   --->   "%icmp_ln189_116 = icmp_ne  i17 %trunc_ln189_76, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 712 'icmp' 'icmp_ln189_116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%or_ln189_87 = or i1 %tmp_2284, i1 %icmp_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 713 'or' 'or_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%and_ln189_203 = and i1 %or_ln189_87, i1 %tmp_2285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 714 'and' 'and_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_29)   --->   "%zext_ln189_29 = zext i1 %and_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 715 'zext' 'zext_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_29 = add i13 %trunc_ln189_28, i13 %zext_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 716 'add' 'add_ln189_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_2287 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_29, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 717 'bitselect' 'tmp_2287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_898 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_29, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 718 'partselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.70ns)   --->   "%icmp_ln189_117 = icmp_eq  i7 %tmp_898, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 719 'icmp' 'icmp_ln189_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_899 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_29, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 720 'partselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.70ns)   --->   "%icmp_ln189_118 = icmp_eq  i8 %tmp_899, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 721 'icmp' 'icmp_ln189_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.70ns)   --->   "%icmp_ln189_119 = icmp_eq  i8 %tmp_899, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 722 'icmp' 'icmp_ln189_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln190_38 = sext i26 %mul_ln189_30" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 723 'sext' 'sext_ln190_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (2.73ns)   --->   "%mul_ln190_30 = mul i39 %sext_ln190_38, i39 %sext_ln190_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 724 'mul' 'mul_ln190_30' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_2306 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 725 'bitselect' 'tmp_2306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%trunc_ln189_29 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_30, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 726 'partselect' 'trunc_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_2307 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 727 'bitselect' 'tmp_2307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%tmp_2308 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 728 'bitselect' 'tmp_2308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln189_77 = trunc i39 %mul_ln190_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 729 'trunc' 'trunc_ln189_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.79ns)   --->   "%icmp_ln189_120 = icmp_ne  i17 %trunc_ln189_77, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 730 'icmp' 'icmp_ln189_120' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%or_ln189_90 = or i1 %tmp_2307, i1 %icmp_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 731 'or' 'or_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%and_ln189_210 = and i1 %or_ln189_90, i1 %tmp_2308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 732 'and' 'and_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_30)   --->   "%zext_ln189_30 = zext i1 %and_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 733 'zext' 'zext_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_30 = add i13 %trunc_ln189_29, i13 %zext_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 734 'add' 'add_ln189_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_2310 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_30, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 735 'bitselect' 'tmp_2310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_906 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_30, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 736 'partselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.70ns)   --->   "%icmp_ln189_121 = icmp_eq  i7 %tmp_906, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 737 'icmp' 'icmp_ln189_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_907 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_30, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 738 'partselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.70ns)   --->   "%icmp_ln189_122 = icmp_eq  i8 %tmp_907, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 739 'icmp' 'icmp_ln189_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.70ns)   --->   "%icmp_ln189_123 = icmp_eq  i8 %tmp_907, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 740 'icmp' 'icmp_ln189_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln190_39 = sext i26 %mul_ln189_31" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 741 'sext' 'sext_ln190_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (2.73ns)   --->   "%mul_ln190_31 = mul i39 %sext_ln190_39, i39 %sext_ln190_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 742 'mul' 'mul_ln190_31' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_2312 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 743 'bitselect' 'tmp_2312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%trunc_ln189_30 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_31, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 744 'partselect' 'trunc_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_2313 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 745 'bitselect' 'tmp_2313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%tmp_2314 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 746 'bitselect' 'tmp_2314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln189_78 = trunc i39 %mul_ln190_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 747 'trunc' 'trunc_ln189_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.79ns)   --->   "%icmp_ln189_124 = icmp_ne  i17 %trunc_ln189_78, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 748 'icmp' 'icmp_ln189_124' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%or_ln189_93 = or i1 %tmp_2313, i1 %icmp_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 749 'or' 'or_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%and_ln189_217 = and i1 %or_ln189_93, i1 %tmp_2314" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 750 'and' 'and_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_31)   --->   "%zext_ln189_31 = zext i1 %and_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 751 'zext' 'zext_ln189_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_31 = add i13 %trunc_ln189_30, i13 %zext_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 752 'add' 'add_ln189_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_2316 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_31, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 753 'bitselect' 'tmp_2316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_908 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_31, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 754 'partselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.70ns)   --->   "%icmp_ln189_125 = icmp_eq  i7 %tmp_908, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 755 'icmp' 'icmp_ln189_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_909 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_31, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 756 'partselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.70ns)   --->   "%icmp_ln189_126 = icmp_eq  i8 %tmp_909, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 757 'icmp' 'icmp_ln189_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.70ns)   --->   "%icmp_ln189_127 = icmp_eq  i8 %tmp_909, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 758 'icmp' 'icmp_ln189_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln190_40 = sext i26 %mul_ln189_32" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 759 'sext' 'sext_ln190_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln190_41 = sext i13 %padding_mask_8_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 760 'sext' 'sext_ln190_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (2.73ns)   --->   "%mul_ln190_32 = mul i39 %sext_ln190_40, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 761 'mul' 'mul_ln190_32' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2335 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 762 'bitselect' 'tmp_2335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%trunc_ln189_31 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_32, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 763 'partselect' 'trunc_ln189_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%tmp_2336 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 764 'bitselect' 'tmp_2336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%tmp_2337 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 765 'bitselect' 'tmp_2337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln189_79 = trunc i39 %mul_ln190_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 766 'trunc' 'trunc_ln189_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.79ns)   --->   "%icmp_ln189_128 = icmp_ne  i17 %trunc_ln189_79, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 767 'icmp' 'icmp_ln189_128' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%or_ln189_96 = or i1 %tmp_2336, i1 %icmp_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 768 'or' 'or_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%and_ln189_224 = and i1 %or_ln189_96, i1 %tmp_2337" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 769 'and' 'and_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_32)   --->   "%zext_ln189_32 = zext i1 %and_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 770 'zext' 'zext_ln189_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_32 = add i13 %trunc_ln189_31, i13 %zext_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 771 'add' 'add_ln189_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_2339 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_32, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 772 'bitselect' 'tmp_2339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_916 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_32, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 773 'partselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.70ns)   --->   "%icmp_ln189_129 = icmp_eq  i7 %tmp_916, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 774 'icmp' 'icmp_ln189_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_917 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_32, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 775 'partselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.70ns)   --->   "%icmp_ln189_130 = icmp_eq  i8 %tmp_917, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 776 'icmp' 'icmp_ln189_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.70ns)   --->   "%icmp_ln189_131 = icmp_eq  i8 %tmp_917, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 777 'icmp' 'icmp_ln189_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln190_42 = sext i26 %mul_ln189_33" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 778 'sext' 'sext_ln190_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln190_43 = sext i13 %padding_mask_9_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 779 'sext' 'sext_ln190_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (2.73ns)   --->   "%mul_ln190_33 = mul i39 %sext_ln190_42, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 780 'mul' 'mul_ln190_33' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_2341 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 781 'bitselect' 'tmp_2341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%trunc_ln189_32 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_33, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 782 'partselect' 'trunc_ln189_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%tmp_2342 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 783 'bitselect' 'tmp_2342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%tmp_2343 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 784 'bitselect' 'tmp_2343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln189_80 = trunc i39 %mul_ln190_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 785 'trunc' 'trunc_ln189_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.79ns)   --->   "%icmp_ln189_132 = icmp_ne  i17 %trunc_ln189_80, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 786 'icmp' 'icmp_ln189_132' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%or_ln189_99 = or i1 %tmp_2342, i1 %icmp_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 787 'or' 'or_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%and_ln189_231 = and i1 %or_ln189_99, i1 %tmp_2343" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 788 'and' 'and_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_33)   --->   "%zext_ln189_33 = zext i1 %and_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 789 'zext' 'zext_ln189_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_33 = add i13 %trunc_ln189_32, i13 %zext_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 790 'add' 'add_ln189_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_2345 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_33, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 791 'bitselect' 'tmp_2345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_918 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_33, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 792 'partselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.70ns)   --->   "%icmp_ln189_133 = icmp_eq  i7 %tmp_918, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 793 'icmp' 'icmp_ln189_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_919 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_33, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 794 'partselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.70ns)   --->   "%icmp_ln189_134 = icmp_eq  i8 %tmp_919, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 795 'icmp' 'icmp_ln189_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.70ns)   --->   "%icmp_ln189_135 = icmp_eq  i8 %tmp_919, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 796 'icmp' 'icmp_ln189_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln190_44 = sext i26 %mul_ln189_34" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 797 'sext' 'sext_ln190_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (2.73ns)   --->   "%mul_ln190_34 = mul i39 %sext_ln190_44, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 798 'mul' 'mul_ln190_34' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_2364 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 799 'bitselect' 'tmp_2364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%trunc_ln189_33 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_34, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 800 'partselect' 'trunc_ln189_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%tmp_2365 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 801 'bitselect' 'tmp_2365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%tmp_2366 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 802 'bitselect' 'tmp_2366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln189_81 = trunc i39 %mul_ln190_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 803 'trunc' 'trunc_ln189_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.79ns)   --->   "%icmp_ln189_136 = icmp_ne  i17 %trunc_ln189_81, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 804 'icmp' 'icmp_ln189_136' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%or_ln189_102 = or i1 %tmp_2365, i1 %icmp_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 805 'or' 'or_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%and_ln189_238 = and i1 %or_ln189_102, i1 %tmp_2366" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 806 'and' 'and_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_34)   --->   "%zext_ln189_34 = zext i1 %and_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 807 'zext' 'zext_ln189_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_34 = add i13 %trunc_ln189_33, i13 %zext_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 808 'add' 'add_ln189_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_2368 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_34, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 809 'bitselect' 'tmp_2368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_926 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_34, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 810 'partselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln189_137 = icmp_eq  i7 %tmp_926, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 811 'icmp' 'icmp_ln189_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_927 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_34, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 812 'partselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.70ns)   --->   "%icmp_ln189_138 = icmp_eq  i8 %tmp_927, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 813 'icmp' 'icmp_ln189_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.70ns)   --->   "%icmp_ln189_139 = icmp_eq  i8 %tmp_927, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 814 'icmp' 'icmp_ln189_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln190_45 = sext i26 %mul_ln189_35" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 815 'sext' 'sext_ln190_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (2.73ns)   --->   "%mul_ln190_35 = mul i39 %sext_ln190_45, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 816 'mul' 'mul_ln190_35' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_2370 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 817 'bitselect' 'tmp_2370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%trunc_ln189_34 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_35, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 818 'partselect' 'trunc_ln189_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%tmp_2371 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 819 'bitselect' 'tmp_2371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%tmp_2372 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 820 'bitselect' 'tmp_2372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln189_82 = trunc i39 %mul_ln190_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 821 'trunc' 'trunc_ln189_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.79ns)   --->   "%icmp_ln189_140 = icmp_ne  i17 %trunc_ln189_82, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 822 'icmp' 'icmp_ln189_140' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%or_ln189_105 = or i1 %tmp_2371, i1 %icmp_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 823 'or' 'or_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%and_ln189_245 = and i1 %or_ln189_105, i1 %tmp_2372" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 824 'and' 'and_ln189_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_35)   --->   "%zext_ln189_35 = zext i1 %and_ln189_245" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 825 'zext' 'zext_ln189_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_35 = add i13 %trunc_ln189_34, i13 %zext_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 826 'add' 'add_ln189_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_2374 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_35, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 827 'bitselect' 'tmp_2374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_928 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_35, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 828 'partselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.70ns)   --->   "%icmp_ln189_141 = icmp_eq  i7 %tmp_928, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 829 'icmp' 'icmp_ln189_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_929 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_35, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 830 'partselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.70ns)   --->   "%icmp_ln189_142 = icmp_eq  i8 %tmp_929, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 831 'icmp' 'icmp_ln189_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.70ns)   --->   "%icmp_ln189_143 = icmp_eq  i8 %tmp_929, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 832 'icmp' 'icmp_ln189_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln190_46 = sext i26 %mul_ln189_36" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 833 'sext' 'sext_ln190_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (2.73ns)   --->   "%mul_ln190_36 = mul i39 %sext_ln190_46, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 834 'mul' 'mul_ln190_36' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_2393 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 835 'bitselect' 'tmp_2393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%trunc_ln189_35 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_36, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 836 'partselect' 'trunc_ln189_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%tmp_2394 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 837 'bitselect' 'tmp_2394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%tmp_2395 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 838 'bitselect' 'tmp_2395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln189_83 = trunc i39 %mul_ln190_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 839 'trunc' 'trunc_ln189_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.79ns)   --->   "%icmp_ln189_144 = icmp_ne  i17 %trunc_ln189_83, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 840 'icmp' 'icmp_ln189_144' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%or_ln189_108 = or i1 %tmp_2394, i1 %icmp_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 841 'or' 'or_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%and_ln189_252 = and i1 %or_ln189_108, i1 %tmp_2395" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 842 'and' 'and_ln189_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_36)   --->   "%zext_ln189_36 = zext i1 %and_ln189_252" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 843 'zext' 'zext_ln189_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_36 = add i13 %trunc_ln189_35, i13 %zext_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 844 'add' 'add_ln189_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_2397 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_36, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 845 'bitselect' 'tmp_2397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_936 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_36, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 846 'partselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.70ns)   --->   "%icmp_ln189_145 = icmp_eq  i7 %tmp_936, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 847 'icmp' 'icmp_ln189_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_937 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_36, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 848 'partselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.70ns)   --->   "%icmp_ln189_146 = icmp_eq  i8 %tmp_937, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 849 'icmp' 'icmp_ln189_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.70ns)   --->   "%icmp_ln189_147 = icmp_eq  i8 %tmp_937, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 850 'icmp' 'icmp_ln189_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln190_47 = sext i26 %mul_ln189_37" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 851 'sext' 'sext_ln190_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (2.73ns)   --->   "%mul_ln190_37 = mul i39 %sext_ln190_47, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 852 'mul' 'mul_ln190_37' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_2399 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 853 'bitselect' 'tmp_2399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%trunc_ln189_36 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_37, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 854 'partselect' 'trunc_ln189_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%tmp_2400 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 855 'bitselect' 'tmp_2400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%tmp_2401 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 856 'bitselect' 'tmp_2401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln189_84 = trunc i39 %mul_ln190_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 857 'trunc' 'trunc_ln189_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.79ns)   --->   "%icmp_ln189_148 = icmp_ne  i17 %trunc_ln189_84, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 858 'icmp' 'icmp_ln189_148' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%or_ln189_111 = or i1 %tmp_2400, i1 %icmp_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 859 'or' 'or_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%and_ln189_259 = and i1 %or_ln189_111, i1 %tmp_2401" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 860 'and' 'and_ln189_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_37)   --->   "%zext_ln189_37 = zext i1 %and_ln189_259" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 861 'zext' 'zext_ln189_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_37 = add i13 %trunc_ln189_36, i13 %zext_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 862 'add' 'add_ln189_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_2403 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_37, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 863 'bitselect' 'tmp_2403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_938 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_37, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 864 'partselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.70ns)   --->   "%icmp_ln189_149 = icmp_eq  i7 %tmp_938, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 865 'icmp' 'icmp_ln189_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_939 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_37, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 866 'partselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.70ns)   --->   "%icmp_ln189_150 = icmp_eq  i8 %tmp_939, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 867 'icmp' 'icmp_ln189_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.70ns)   --->   "%icmp_ln189_151 = icmp_eq  i8 %tmp_939, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 868 'icmp' 'icmp_ln189_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln190_48 = sext i26 %mul_ln189_38" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 869 'sext' 'sext_ln190_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (2.73ns)   --->   "%mul_ln190_38 = mul i39 %sext_ln190_48, i39 %sext_ln190_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 870 'mul' 'mul_ln190_38' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_2422 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 871 'bitselect' 'tmp_2422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%trunc_ln189_37 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_38, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 872 'partselect' 'trunc_ln189_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%tmp_2423 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 873 'bitselect' 'tmp_2423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%tmp_2424 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 874 'bitselect' 'tmp_2424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln189_85 = trunc i39 %mul_ln190_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 875 'trunc' 'trunc_ln189_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.79ns)   --->   "%icmp_ln189_152 = icmp_ne  i17 %trunc_ln189_85, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 876 'icmp' 'icmp_ln189_152' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%or_ln189_114 = or i1 %tmp_2423, i1 %icmp_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 877 'or' 'or_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%and_ln189_266 = and i1 %or_ln189_114, i1 %tmp_2424" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 878 'and' 'and_ln189_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_38)   --->   "%zext_ln189_38 = zext i1 %and_ln189_266" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 879 'zext' 'zext_ln189_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_38 = add i13 %trunc_ln189_37, i13 %zext_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 880 'add' 'add_ln189_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_2426 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_38, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 881 'bitselect' 'tmp_2426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_946 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_38, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 882 'partselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.70ns)   --->   "%icmp_ln189_153 = icmp_eq  i7 %tmp_946, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 883 'icmp' 'icmp_ln189_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_947 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_38, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 884 'partselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.70ns)   --->   "%icmp_ln189_154 = icmp_eq  i8 %tmp_947, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 885 'icmp' 'icmp_ln189_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.70ns)   --->   "%icmp_ln189_155 = icmp_eq  i8 %tmp_947, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 886 'icmp' 'icmp_ln189_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln190_49 = sext i26 %mul_ln189_39" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 887 'sext' 'sext_ln190_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (2.73ns)   --->   "%mul_ln190_39 = mul i39 %sext_ln190_49, i39 %sext_ln190_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 888 'mul' 'mul_ln190_39' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_2428 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 889 'bitselect' 'tmp_2428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%trunc_ln189_38 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_39, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 890 'partselect' 'trunc_ln189_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%tmp_2429 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 891 'bitselect' 'tmp_2429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%tmp_2430 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 892 'bitselect' 'tmp_2430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln189_86 = trunc i39 %mul_ln190_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 893 'trunc' 'trunc_ln189_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.79ns)   --->   "%icmp_ln189_156 = icmp_ne  i17 %trunc_ln189_86, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 894 'icmp' 'icmp_ln189_156' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%or_ln189_117 = or i1 %tmp_2429, i1 %icmp_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 895 'or' 'or_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%and_ln189_273 = and i1 %or_ln189_117, i1 %tmp_2430" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 896 'and' 'and_ln189_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_39)   --->   "%zext_ln189_39 = zext i1 %and_ln189_273" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 897 'zext' 'zext_ln189_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_39 = add i13 %trunc_ln189_38, i13 %zext_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 898 'add' 'add_ln189_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_2432 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_39, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 899 'bitselect' 'tmp_2432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_948 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_39, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 900 'partselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.70ns)   --->   "%icmp_ln189_157 = icmp_eq  i7 %tmp_948, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 901 'icmp' 'icmp_ln189_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_949 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_39, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 902 'partselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.70ns)   --->   "%icmp_ln189_158 = icmp_eq  i8 %tmp_949, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 903 'icmp' 'icmp_ln189_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.70ns)   --->   "%icmp_ln189_159 = icmp_eq  i8 %tmp_949, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 904 'icmp' 'icmp_ln189_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln190_50 = sext i26 %mul_ln189_40" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 905 'sext' 'sext_ln190_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln190_51 = sext i13 %padding_mask_10_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 906 'sext' 'sext_ln190_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (2.73ns)   --->   "%mul_ln190_40 = mul i39 %sext_ln190_50, i39 %sext_ln190_51" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 907 'mul' 'mul_ln190_40' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_2451 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 908 'bitselect' 'tmp_2451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%trunc_ln189_39 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_40, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 909 'partselect' 'trunc_ln189_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%tmp_2452 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 910 'bitselect' 'tmp_2452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%tmp_2453 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 911 'bitselect' 'tmp_2453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln189_87 = trunc i39 %mul_ln190_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 912 'trunc' 'trunc_ln189_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.79ns)   --->   "%icmp_ln189_160 = icmp_ne  i17 %trunc_ln189_87, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 913 'icmp' 'icmp_ln189_160' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%or_ln189_120 = or i1 %tmp_2452, i1 %icmp_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 914 'or' 'or_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%and_ln189_280 = and i1 %or_ln189_120, i1 %tmp_2453" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 915 'and' 'and_ln189_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_40)   --->   "%zext_ln189_40 = zext i1 %and_ln189_280" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 916 'zext' 'zext_ln189_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_40 = add i13 %trunc_ln189_39, i13 %zext_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 917 'add' 'add_ln189_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_2455 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_40, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 918 'bitselect' 'tmp_2455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_956 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_40, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 919 'partselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.70ns)   --->   "%icmp_ln189_161 = icmp_eq  i7 %tmp_956, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 920 'icmp' 'icmp_ln189_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_957 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_40, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 921 'partselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.70ns)   --->   "%icmp_ln189_162 = icmp_eq  i8 %tmp_957, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 922 'icmp' 'icmp_ln189_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.70ns)   --->   "%icmp_ln189_163 = icmp_eq  i8 %tmp_957, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 923 'icmp' 'icmp_ln189_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln190_52 = sext i26 %mul_ln189_41" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 924 'sext' 'sext_ln190_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln190_53 = sext i13 %padding_mask_11_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 925 'sext' 'sext_ln190_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (2.73ns)   --->   "%mul_ln190_41 = mul i39 %sext_ln190_52, i39 %sext_ln190_53" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 926 'mul' 'mul_ln190_41' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_2457 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 927 'bitselect' 'tmp_2457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%trunc_ln189_40 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_41, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 928 'partselect' 'trunc_ln189_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%tmp_2458 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 929 'bitselect' 'tmp_2458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%tmp_2459 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 930 'bitselect' 'tmp_2459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln189_88 = trunc i39 %mul_ln190_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 931 'trunc' 'trunc_ln189_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.79ns)   --->   "%icmp_ln189_164 = icmp_ne  i17 %trunc_ln189_88, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 932 'icmp' 'icmp_ln189_164' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%or_ln189_123 = or i1 %tmp_2458, i1 %icmp_ln189_164" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 933 'or' 'or_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%and_ln189_287 = and i1 %or_ln189_123, i1 %tmp_2459" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 934 'and' 'and_ln189_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_41)   --->   "%zext_ln189_41 = zext i1 %and_ln189_287" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 935 'zext' 'zext_ln189_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_41 = add i13 %trunc_ln189_40, i13 %zext_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 936 'add' 'add_ln189_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_2461 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_41, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 937 'bitselect' 'tmp_2461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_958 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_41, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 938 'partselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.70ns)   --->   "%icmp_ln189_165 = icmp_eq  i7 %tmp_958, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 939 'icmp' 'icmp_ln189_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_959 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_41, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 940 'partselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.70ns)   --->   "%icmp_ln189_166 = icmp_eq  i8 %tmp_959, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 941 'icmp' 'icmp_ln189_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.70ns)   --->   "%icmp_ln189_167 = icmp_eq  i8 %tmp_959, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 942 'icmp' 'icmp_ln189_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln190_54 = sext i26 %mul_ln189_42" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 943 'sext' 'sext_ln190_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (2.73ns)   --->   "%mul_ln190_42 = mul i39 %sext_ln190_54, i39 %sext_ln190_51" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 944 'mul' 'mul_ln190_42' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_2480 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 945 'bitselect' 'tmp_2480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%trunc_ln189_41 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_42, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 946 'partselect' 'trunc_ln189_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%tmp_2481 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 947 'bitselect' 'tmp_2481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%tmp_2482 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 948 'bitselect' 'tmp_2482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln189_89 = trunc i39 %mul_ln190_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 949 'trunc' 'trunc_ln189_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.79ns)   --->   "%icmp_ln189_168 = icmp_ne  i17 %trunc_ln189_89, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 950 'icmp' 'icmp_ln189_168' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%or_ln189_126 = or i1 %tmp_2481, i1 %icmp_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 951 'or' 'or_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%and_ln189_294 = and i1 %or_ln189_126, i1 %tmp_2482" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 952 'and' 'and_ln189_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_42)   --->   "%zext_ln189_42 = zext i1 %and_ln189_294" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 953 'zext' 'zext_ln189_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_42 = add i13 %trunc_ln189_41, i13 %zext_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 954 'add' 'add_ln189_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_2484 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_42, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 955 'bitselect' 'tmp_2484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_966 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_42, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 956 'partselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.70ns)   --->   "%icmp_ln189_169 = icmp_eq  i7 %tmp_966, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 957 'icmp' 'icmp_ln189_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_967 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_42, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 958 'partselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.70ns)   --->   "%icmp_ln189_170 = icmp_eq  i8 %tmp_967, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 959 'icmp' 'icmp_ln189_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.70ns)   --->   "%icmp_ln189_171 = icmp_eq  i8 %tmp_967, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 960 'icmp' 'icmp_ln189_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln190_55 = sext i26 %mul_ln189_43" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 961 'sext' 'sext_ln190_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (2.73ns)   --->   "%mul_ln190_43 = mul i39 %sext_ln190_55, i39 %sext_ln190_53" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 962 'mul' 'mul_ln190_43' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_2486 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 963 'bitselect' 'tmp_2486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%trunc_ln189_42 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_43, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 964 'partselect' 'trunc_ln189_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%tmp_2487 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 965 'bitselect' 'tmp_2487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%tmp_2488 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 966 'bitselect' 'tmp_2488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln189_90 = trunc i39 %mul_ln190_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 967 'trunc' 'trunc_ln189_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.79ns)   --->   "%icmp_ln189_172 = icmp_ne  i17 %trunc_ln189_90, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 968 'icmp' 'icmp_ln189_172' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%or_ln189_129 = or i1 %tmp_2487, i1 %icmp_ln189_172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 969 'or' 'or_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%and_ln189_301 = and i1 %or_ln189_129, i1 %tmp_2488" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 970 'and' 'and_ln189_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_43)   --->   "%zext_ln189_43 = zext i1 %and_ln189_301" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 971 'zext' 'zext_ln189_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_43 = add i13 %trunc_ln189_42, i13 %zext_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 972 'add' 'add_ln189_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_2490 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_43, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 973 'bitselect' 'tmp_2490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_968 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_43, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 974 'partselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.70ns)   --->   "%icmp_ln189_173 = icmp_eq  i7 %tmp_968, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 975 'icmp' 'icmp_ln189_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_969 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_43, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 976 'partselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.70ns)   --->   "%icmp_ln189_174 = icmp_eq  i8 %tmp_969, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 977 'icmp' 'icmp_ln189_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.70ns)   --->   "%icmp_ln189_175 = icmp_eq  i8 %tmp_969, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 978 'icmp' 'icmp_ln189_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln190_56 = sext i26 %mul_ln189_44" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 979 'sext' 'sext_ln190_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (2.73ns)   --->   "%mul_ln190_44 = mul i39 %sext_ln190_56, i39 %sext_ln190_51" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 980 'mul' 'mul_ln190_44' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_2509 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 981 'bitselect' 'tmp_2509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%trunc_ln189_43 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_44, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 982 'partselect' 'trunc_ln189_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%tmp_2510 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 983 'bitselect' 'tmp_2510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%tmp_2511 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 984 'bitselect' 'tmp_2511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln189_91 = trunc i39 %mul_ln190_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 985 'trunc' 'trunc_ln189_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.79ns)   --->   "%icmp_ln189_176 = icmp_ne  i17 %trunc_ln189_91, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 986 'icmp' 'icmp_ln189_176' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%or_ln189_132 = or i1 %tmp_2510, i1 %icmp_ln189_176" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 987 'or' 'or_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%and_ln189_308 = and i1 %or_ln189_132, i1 %tmp_2511" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 988 'and' 'and_ln189_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_44)   --->   "%zext_ln189_44 = zext i1 %and_ln189_308" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 989 'zext' 'zext_ln189_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_44 = add i13 %trunc_ln189_43, i13 %zext_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 990 'add' 'add_ln189_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_2513 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_44, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 991 'bitselect' 'tmp_2513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_976 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_44, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 992 'partselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.70ns)   --->   "%icmp_ln189_177 = icmp_eq  i7 %tmp_976, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 993 'icmp' 'icmp_ln189_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_977 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_44, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 994 'partselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.70ns)   --->   "%icmp_ln189_178 = icmp_eq  i8 %tmp_977, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 995 'icmp' 'icmp_ln189_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.70ns)   --->   "%icmp_ln189_179 = icmp_eq  i8 %tmp_977, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 996 'icmp' 'icmp_ln189_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln190_57 = sext i26 %mul_ln189_45" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 997 'sext' 'sext_ln190_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (2.73ns)   --->   "%mul_ln190_45 = mul i39 %sext_ln190_57, i39 %sext_ln190_53" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 998 'mul' 'mul_ln190_45' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_2515 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 999 'bitselect' 'tmp_2515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%trunc_ln189_44 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_45, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1000 'partselect' 'trunc_ln189_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%tmp_2516 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1001 'bitselect' 'tmp_2516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%tmp_2517 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1002 'bitselect' 'tmp_2517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln189_92 = trunc i39 %mul_ln190_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1003 'trunc' 'trunc_ln189_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.79ns)   --->   "%icmp_ln189_180 = icmp_ne  i17 %trunc_ln189_92, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1004 'icmp' 'icmp_ln189_180' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%or_ln189_135 = or i1 %tmp_2516, i1 %icmp_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1005 'or' 'or_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%and_ln189_315 = and i1 %or_ln189_135, i1 %tmp_2517" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1006 'and' 'and_ln189_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_45)   --->   "%zext_ln189_45 = zext i1 %and_ln189_315" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1007 'zext' 'zext_ln189_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_45 = add i13 %trunc_ln189_44, i13 %zext_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1008 'add' 'add_ln189_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_2519 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_45, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1009 'bitselect' 'tmp_2519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_978 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_45, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1010 'partselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.70ns)   --->   "%icmp_ln189_181 = icmp_eq  i7 %tmp_978, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1011 'icmp' 'icmp_ln189_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_979 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_45, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1012 'partselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.70ns)   --->   "%icmp_ln189_182 = icmp_eq  i8 %tmp_979, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1013 'icmp' 'icmp_ln189_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.70ns)   --->   "%icmp_ln189_183 = icmp_eq  i8 %tmp_979, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1014 'icmp' 'icmp_ln189_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln190_58 = sext i26 %mul_ln189_46" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1015 'sext' 'sext_ln190_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (2.73ns)   --->   "%mul_ln190_46 = mul i39 %sext_ln190_58, i39 %sext_ln190_51" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1016 'mul' 'mul_ln190_46' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_2538 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1017 'bitselect' 'tmp_2538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%trunc_ln189_45 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_46, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1018 'partselect' 'trunc_ln189_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%tmp_2539 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1019 'bitselect' 'tmp_2539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%tmp_2540 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1020 'bitselect' 'tmp_2540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln189_93 = trunc i39 %mul_ln190_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1021 'trunc' 'trunc_ln189_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.79ns)   --->   "%icmp_ln189_184 = icmp_ne  i17 %trunc_ln189_93, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1022 'icmp' 'icmp_ln189_184' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%or_ln189_138 = or i1 %tmp_2539, i1 %icmp_ln189_184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1023 'or' 'or_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%and_ln189_322 = and i1 %or_ln189_138, i1 %tmp_2540" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1024 'and' 'and_ln189_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_46)   --->   "%zext_ln189_46 = zext i1 %and_ln189_322" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1025 'zext' 'zext_ln189_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_46 = add i13 %trunc_ln189_45, i13 %zext_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1026 'add' 'add_ln189_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_2542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_46, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1027 'bitselect' 'tmp_2542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_986 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_46, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1028 'partselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.70ns)   --->   "%icmp_ln189_185 = icmp_eq  i7 %tmp_986, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1029 'icmp' 'icmp_ln189_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_987 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_46, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1030 'partselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.70ns)   --->   "%icmp_ln189_186 = icmp_eq  i8 %tmp_987, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1031 'icmp' 'icmp_ln189_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.70ns)   --->   "%icmp_ln189_187 = icmp_eq  i8 %tmp_987, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1032 'icmp' 'icmp_ln189_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln190_59 = sext i26 %mul_ln189_47" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1033 'sext' 'sext_ln190_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (2.73ns)   --->   "%mul_ln190_47 = mul i39 %sext_ln190_59, i39 %sext_ln190_53" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 1034 'mul' 'mul_ln190_47' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_2544 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1035 'bitselect' 'tmp_2544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%trunc_ln189_46 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_47, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1036 'partselect' 'trunc_ln189_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%tmp_2545 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1037 'bitselect' 'tmp_2545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%tmp_2546 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1038 'bitselect' 'tmp_2546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln189_94 = trunc i39 %mul_ln190_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1039 'trunc' 'trunc_ln189_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.79ns)   --->   "%icmp_ln189_188 = icmp_ne  i17 %trunc_ln189_94, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1040 'icmp' 'icmp_ln189_188' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%or_ln189_141 = or i1 %tmp_2545, i1 %icmp_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1041 'or' 'or_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%and_ln189_329 = and i1 %or_ln189_141, i1 %tmp_2546" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1042 'and' 'and_ln189_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_47)   --->   "%zext_ln189_47 = zext i1 %and_ln189_329" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1043 'zext' 'zext_ln189_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_47 = add i13 %trunc_ln189_46, i13 %zext_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1044 'add' 'add_ln189_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_2548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_47, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1045 'bitselect' 'tmp_2548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_988 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_47, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1046 'partselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.70ns)   --->   "%icmp_ln189_189 = icmp_eq  i7 %tmp_988, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1047 'icmp' 'icmp_ln189_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_989 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_47, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1048 'partselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.70ns)   --->   "%icmp_ln189_190 = icmp_eq  i8 %tmp_989, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1049 'icmp' 'icmp_ln189_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.70ns)   --->   "%icmp_ln189_191 = icmp_eq  i8 %tmp_989, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1050 'icmp' 'icmp_ln189_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.84>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_1874 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1051 'bitselect' 'tmp_1874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln189 = xor i1 %tmp_1875, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1052 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %tmp_1874, i1 %xor_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1053 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%select_ln189 = select i1 %and_ln189_1, i1 %icmp_ln189_2, i1 %icmp_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1054 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%tmp_1876 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1055 'bitselect' 'tmp_1876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189_192 = xor i1 %tmp_1876, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1056 'xor' 'xor_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %icmp_ln189_1, i1 %xor_ln189_192" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1057 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%select_ln189_1 = select i1 %and_ln189_1, i1 %and_ln189_2, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1058 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_3 = and i1 %and_ln189_1, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1059 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_1 = xor i1 %select_ln189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1060 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%or_ln189_1 = or i1 %tmp_1875, i1 %xor_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1061 'or' 'or_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1062 'xor' 'xor_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_4 = and i1 %or_ln189_1, i1 %xor_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1063 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %tmp_1875, i1 %select_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1064 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%or_ln189_144 = or i1 %and_ln189_3, i1 %and_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1065 'or' 'or_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%xor_ln189_3 = xor i1 %or_ln189_144, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1066 'xor' 'xor_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_6 = and i1 %tmp, i1 %xor_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1067 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_48)   --->   "%select_ln189_2 = select i1 %and_ln189_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1068 'select' 'select_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_2 = or i1 %and_ln189_4, i1 %and_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1069 'or' 'or_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_48 = select i1 %or_ln189_2, i13 %select_ln189_2, i13 %add_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1070 'select' 'masked_kernel_48' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%tmp_1880 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1071 'bitselect' 'tmp_1880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%xor_ln189_4 = xor i1 %tmp_1881, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1072 'xor' 'xor_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %tmp_1880, i1 %xor_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1073 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%select_ln189_4 = select i1 %and_ln189_8, i1 %icmp_ln189_6, i1 %icmp_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1074 'select' 'select_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%tmp_1882 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1075 'bitselect' 'tmp_1882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%xor_ln189_193 = xor i1 %tmp_1882, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1076 'xor' 'xor_ln189_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%and_ln189_9 = and i1 %icmp_ln189_5, i1 %xor_ln189_193" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1077 'and' 'and_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%select_ln189_5 = select i1 %and_ln189_8, i1 %and_ln189_9, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1078 'select' 'select_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_10 = and i1 %and_ln189_8, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1079 'and' 'and_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_5 = xor i1 %select_ln189_4, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1080 'xor' 'xor_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%or_ln189_4 = or i1 %tmp_1881, i1 %xor_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1081 'or' 'or_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_6 = xor i1 %tmp_1877, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1082 'xor' 'xor_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1083 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_11 = and i1 %or_ln189_4, i1 %xor_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1083 'and' 'and_ln189_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_12 = and i1 %tmp_1881, i1 %select_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1084 'and' 'and_ln189_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%or_ln189_145 = or i1 %and_ln189_10, i1 %and_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1085 'or' 'or_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%xor_ln189_7 = xor i1 %or_ln189_145, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1086 'xor' 'xor_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_13 = and i1 %tmp_1877, i1 %xor_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1087 'and' 'and_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel)   --->   "%select_ln189_6 = select i1 %and_ln189_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1088 'select' 'select_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1089 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_5 = or i1 %and_ln189_11, i1 %and_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1089 'or' 'or_ln189_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel = select i1 %or_ln189_5, i13 %select_ln189_6, i13 %add_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1090 'select' 'masked_kernel' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%tmp_1903 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1091 'bitselect' 'tmp_1903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%xor_ln189_8 = xor i1 %tmp_1904, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1092 'xor' 'xor_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_15 = and i1 %tmp_1903, i1 %xor_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1093 'and' 'and_ln189_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%select_ln189_8 = select i1 %and_ln189_15, i1 %icmp_ln189_10, i1 %icmp_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1094 'select' 'select_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%tmp_1905 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1095 'bitselect' 'tmp_1905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%xor_ln189_194 = xor i1 %tmp_1905, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1096 'xor' 'xor_ln189_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%and_ln189_16 = and i1 %icmp_ln189_9, i1 %xor_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1097 'and' 'and_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%select_ln189_9 = select i1 %and_ln189_15, i1 %and_ln189_16, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1098 'select' 'select_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_17 = and i1 %and_ln189_15, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1099 'and' 'and_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_9 = xor i1 %select_ln189_8, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1100 'xor' 'xor_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%or_ln189_7 = or i1 %tmp_1904, i1 %xor_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1101 'or' 'or_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_10 = xor i1 %tmp_1900, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1102 'xor' 'xor_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_18 = and i1 %or_ln189_7, i1 %xor_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1103 'and' 'and_ln189_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_19 = and i1 %tmp_1904, i1 %select_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1104 'and' 'and_ln189_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%or_ln189_146 = or i1 %and_ln189_17, i1 %and_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1105 'or' 'or_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%xor_ln189_11 = xor i1 %or_ln189_146, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1106 'xor' 'xor_ln189_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_20 = and i1 %tmp_1900, i1 %xor_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1107 'and' 'and_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_49)   --->   "%select_ln189_10 = select i1 %and_ln189_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1108 'select' 'select_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_8 = or i1 %and_ln189_18, i1 %and_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1109 'or' 'or_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_49 = select i1 %or_ln189_8, i13 %select_ln189_10, i13 %add_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1110 'select' 'masked_kernel_49' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%tmp_1909 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1111 'bitselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%xor_ln189_12 = xor i1 %tmp_1910, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1112 'xor' 'xor_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_22 = and i1 %tmp_1909, i1 %xor_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1113 'and' 'and_ln189_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%select_ln189_12 = select i1 %and_ln189_22, i1 %icmp_ln189_14, i1 %icmp_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1114 'select' 'select_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%tmp_1911 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1115 'bitselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%xor_ln189_195 = xor i1 %tmp_1911, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1116 'xor' 'xor_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%and_ln189_23 = and i1 %icmp_ln189_13, i1 %xor_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1117 'and' 'and_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%select_ln189_13 = select i1 %and_ln189_22, i1 %and_ln189_23, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1118 'select' 'select_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_24 = and i1 %and_ln189_22, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1119 'and' 'and_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_13 = xor i1 %select_ln189_12, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1120 'xor' 'xor_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%or_ln189_10 = or i1 %tmp_1910, i1 %xor_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1121 'or' 'or_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_14 = xor i1 %tmp_1906, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1122 'xor' 'xor_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_25 = and i1 %or_ln189_10, i1 %xor_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1123 'and' 'and_ln189_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_26 = and i1 %tmp_1910, i1 %select_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1124 'and' 'and_ln189_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%or_ln189_147 = or i1 %and_ln189_24, i1 %and_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1125 'or' 'or_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_15 = xor i1 %or_ln189_147, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1126 'xor' 'xor_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_27 = and i1 %tmp_1906, i1 %xor_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1127 'and' 'and_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_3)   --->   "%select_ln189_14 = select i1 %and_ln189_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1128 'select' 'select_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_25, i1 %and_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1129 'or' 'or_ln189_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_3 = select i1 %or_ln189_11, i13 %select_ln189_14, i13 %add_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1130 'select' 'masked_kernel_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%tmp_1932 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1131 'bitselect' 'tmp_1932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%xor_ln189_16 = xor i1 %tmp_1933, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1132 'xor' 'xor_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %tmp_1932, i1 %xor_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1133 'and' 'and_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%select_ln189_16 = select i1 %and_ln189_29, i1 %icmp_ln189_18, i1 %icmp_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1134 'select' 'select_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%tmp_1934 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1135 'bitselect' 'tmp_1934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%xor_ln189_196 = xor i1 %tmp_1934, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1136 'xor' 'xor_ln189_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%and_ln189_30 = and i1 %icmp_ln189_17, i1 %xor_ln189_196" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1137 'and' 'and_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%select_ln189_17 = select i1 %and_ln189_29, i1 %and_ln189_30, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1138 'select' 'select_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_31 = and i1 %and_ln189_29, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1139 'and' 'and_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_17 = xor i1 %select_ln189_16, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1140 'xor' 'xor_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%or_ln189_13 = or i1 %tmp_1933, i1 %xor_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1141 'or' 'or_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_18 = xor i1 %tmp_1929, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1142 'xor' 'xor_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_32 = and i1 %or_ln189_13, i1 %xor_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1143 'and' 'and_ln189_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_33 = and i1 %tmp_1933, i1 %select_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1144 'and' 'and_ln189_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%or_ln189_148 = or i1 %and_ln189_31, i1 %and_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1145 'or' 'or_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%xor_ln189_19 = xor i1 %or_ln189_148, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1146 'xor' 'xor_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_34 = and i1 %tmp_1929, i1 %xor_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1147 'and' 'and_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_50)   --->   "%select_ln189_18 = select i1 %and_ln189_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1148 'select' 'select_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_14 = or i1 %and_ln189_32, i1 %and_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1149 'or' 'or_ln189_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_50 = select i1 %or_ln189_14, i13 %select_ln189_18, i13 %add_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1150 'select' 'masked_kernel_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%tmp_1938 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1151 'bitselect' 'tmp_1938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%xor_ln189_20 = xor i1 %tmp_1939, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1152 'xor' 'xor_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_36 = and i1 %tmp_1938, i1 %xor_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1153 'and' 'and_ln189_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%select_ln189_20 = select i1 %and_ln189_36, i1 %icmp_ln189_22, i1 %icmp_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1154 'select' 'select_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%tmp_1940 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1155 'bitselect' 'tmp_1940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_197 = xor i1 %tmp_1940, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1156 'xor' 'xor_ln189_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%and_ln189_37 = and i1 %icmp_ln189_21, i1 %xor_ln189_197" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1157 'and' 'and_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%select_ln189_21 = select i1 %and_ln189_36, i1 %and_ln189_37, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1158 'select' 'select_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_38 = and i1 %and_ln189_36, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1159 'and' 'and_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_21 = xor i1 %select_ln189_20, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1160 'xor' 'xor_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%or_ln189_16 = or i1 %tmp_1939, i1 %xor_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1161 'or' 'or_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_22 = xor i1 %tmp_1935, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1162 'xor' 'xor_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_39 = and i1 %or_ln189_16, i1 %xor_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1163 'and' 'and_ln189_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %tmp_1939, i1 %select_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1164 'and' 'and_ln189_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%or_ln189_149 = or i1 %and_ln189_38, i1 %and_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1165 'or' 'or_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%xor_ln189_23 = xor i1 %or_ln189_149, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1166 'xor' 'xor_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_41 = and i1 %tmp_1935, i1 %xor_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1167 'and' 'and_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_5)   --->   "%select_ln189_22 = select i1 %and_ln189_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1168 'select' 'select_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1169 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_17 = or i1 %and_ln189_39, i1 %and_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1169 'or' 'or_ln189_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1170 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_5 = select i1 %or_ln189_17, i13 %select_ln189_22, i13 %add_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1170 'select' 'masked_kernel_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%tmp_1961 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1171 'bitselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%xor_ln189_24 = xor i1 %tmp_1962, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1172 'xor' 'xor_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1173 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_43 = and i1 %tmp_1961, i1 %xor_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1173 'and' 'and_ln189_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%select_ln189_24 = select i1 %and_ln189_43, i1 %icmp_ln189_26, i1 %icmp_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1174 'select' 'select_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%tmp_1963 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1175 'bitselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%xor_ln189_198 = xor i1 %tmp_1963, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1176 'xor' 'xor_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%and_ln189_44 = and i1 %icmp_ln189_25, i1 %xor_ln189_198" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1177 'and' 'and_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%select_ln189_25 = select i1 %and_ln189_43, i1 %and_ln189_44, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1178 'select' 'select_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1179 'and' 'and_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_25 = xor i1 %select_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1180 'xor' 'xor_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%or_ln189_19 = or i1 %tmp_1962, i1 %xor_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1181 'or' 'or_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_26 = xor i1 %tmp_1958, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1182 'xor' 'xor_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_46 = and i1 %or_ln189_19, i1 %xor_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1183 'and' 'and_ln189_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_47 = and i1 %tmp_1962, i1 %select_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1184 'and' 'and_ln189_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%or_ln189_150 = or i1 %and_ln189_45, i1 %and_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1185 'or' 'or_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%xor_ln189_27 = xor i1 %or_ln189_150, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1186 'xor' 'xor_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_48 = and i1 %tmp_1958, i1 %xor_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1187 'and' 'and_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_51)   --->   "%select_ln189_26 = select i1 %and_ln189_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1188 'select' 'select_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_46, i1 %and_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1189 'or' 'or_ln189_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_51 = select i1 %or_ln189_20, i13 %select_ln189_26, i13 %add_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1190 'select' 'masked_kernel_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%tmp_1967 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1191 'bitselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%xor_ln189_28 = xor i1 %tmp_1968, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1192 'xor' 'xor_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_50 = and i1 %tmp_1967, i1 %xor_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1193 'and' 'and_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%select_ln189_28 = select i1 %and_ln189_50, i1 %icmp_ln189_30, i1 %icmp_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1194 'select' 'select_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%tmp_1969 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1195 'bitselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%xor_ln189_199 = xor i1 %tmp_1969, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1196 'xor' 'xor_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%and_ln189_51 = and i1 %icmp_ln189_29, i1 %xor_ln189_199" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1197 'and' 'and_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%select_ln189_29 = select i1 %and_ln189_50, i1 %and_ln189_51, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1198 'select' 'select_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_52 = and i1 %and_ln189_50, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1199 'and' 'and_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_29 = xor i1 %select_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1200 'xor' 'xor_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%or_ln189_22 = or i1 %tmp_1968, i1 %xor_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1201 'or' 'or_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_30 = xor i1 %tmp_1964, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1202 'xor' 'xor_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_53 = and i1 %or_ln189_22, i1 %xor_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1203 'and' 'and_ln189_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_54 = and i1 %tmp_1968, i1 %select_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1204 'and' 'and_ln189_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%or_ln189_151 = or i1 %and_ln189_52, i1 %and_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1205 'or' 'or_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%xor_ln189_31 = xor i1 %or_ln189_151, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1206 'xor' 'xor_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_55 = and i1 %tmp_1964, i1 %xor_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1207 'and' 'and_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_7)   --->   "%select_ln189_30 = select i1 %and_ln189_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1208 'select' 'select_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_23 = or i1 %and_ln189_53, i1 %and_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1209 'or' 'or_ln189_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_7 = select i1 %or_ln189_23, i13 %select_ln189_30, i13 %add_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1210 'select' 'masked_kernel_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%tmp_1990 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1211 'bitselect' 'tmp_1990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%xor_ln189_32 = xor i1 %tmp_1991, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1212 'xor' 'xor_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_57 = and i1 %tmp_1990, i1 %xor_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1213 'and' 'and_ln189_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%select_ln189_32 = select i1 %and_ln189_57, i1 %icmp_ln189_34, i1 %icmp_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1214 'select' 'select_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%tmp_1992 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1215 'bitselect' 'tmp_1992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%xor_ln189_200 = xor i1 %tmp_1992, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1216 'xor' 'xor_ln189_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%and_ln189_58 = and i1 %icmp_ln189_33, i1 %xor_ln189_200" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1217 'and' 'and_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%select_ln189_33 = select i1 %and_ln189_57, i1 %and_ln189_58, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1218 'select' 'select_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_59 = and i1 %and_ln189_57, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1219 'and' 'and_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_33 = xor i1 %select_ln189_32, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1220 'xor' 'xor_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%or_ln189_25 = or i1 %tmp_1991, i1 %xor_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1221 'or' 'or_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_34 = xor i1 %tmp_1987, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1222 'xor' 'xor_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_60 = and i1 %or_ln189_25, i1 %xor_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1223 'and' 'and_ln189_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_61 = and i1 %tmp_1991, i1 %select_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1224 'and' 'and_ln189_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%or_ln189_152 = or i1 %and_ln189_59, i1 %and_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1225 'or' 'or_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%xor_ln189_35 = xor i1 %or_ln189_152, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1226 'xor' 'xor_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_62 = and i1 %tmp_1987, i1 %xor_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1227 'and' 'and_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_52)   --->   "%select_ln189_34 = select i1 %and_ln189_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1228 'select' 'select_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_26 = or i1 %and_ln189_60, i1 %and_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1229 'or' 'or_ln189_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_52 = select i1 %or_ln189_26, i13 %select_ln189_34, i13 %add_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1230 'select' 'masked_kernel_52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%tmp_1996 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1231 'bitselect' 'tmp_1996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%xor_ln189_36 = xor i1 %tmp_1997, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1232 'xor' 'xor_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_64 = and i1 %tmp_1996, i1 %xor_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1233 'and' 'and_ln189_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%select_ln189_36 = select i1 %and_ln189_64, i1 %icmp_ln189_38, i1 %icmp_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1234 'select' 'select_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%tmp_1998 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1235 'bitselect' 'tmp_1998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%xor_ln189_201 = xor i1 %tmp_1998, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1236 'xor' 'xor_ln189_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%and_ln189_65 = and i1 %icmp_ln189_37, i1 %xor_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1237 'and' 'and_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%select_ln189_37 = select i1 %and_ln189_64, i1 %and_ln189_65, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1238 'select' 'select_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_66 = and i1 %and_ln189_64, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1239 'and' 'and_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_37 = xor i1 %select_ln189_36, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1240 'xor' 'xor_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%or_ln189_28 = or i1 %tmp_1997, i1 %xor_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1241 'or' 'or_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_38 = xor i1 %tmp_1993, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1242 'xor' 'xor_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_67 = and i1 %or_ln189_28, i1 %xor_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1243 'and' 'and_ln189_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_68 = and i1 %tmp_1997, i1 %select_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1244 'and' 'and_ln189_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%or_ln189_153 = or i1 %and_ln189_66, i1 %and_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1245 'or' 'or_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%xor_ln189_39 = xor i1 %or_ln189_153, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1246 'xor' 'xor_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_69 = and i1 %tmp_1993, i1 %xor_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1247 'and' 'and_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_9)   --->   "%select_ln189_38 = select i1 %and_ln189_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1248 'select' 'select_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_29 = or i1 %and_ln189_67, i1 %and_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1249 'or' 'or_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_9 = select i1 %or_ln189_29, i13 %select_ln189_38, i13 %add_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1250 'select' 'masked_kernel_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%tmp_2019 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1251 'bitselect' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%xor_ln189_40 = xor i1 %tmp_2020, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1252 'xor' 'xor_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_71 = and i1 %tmp_2019, i1 %xor_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1253 'and' 'and_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%select_ln189_40 = select i1 %and_ln189_71, i1 %icmp_ln189_42, i1 %icmp_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1254 'select' 'select_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%tmp_2021 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1255 'bitselect' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%xor_ln189_202 = xor i1 %tmp_2021, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1256 'xor' 'xor_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%and_ln189_72 = and i1 %icmp_ln189_41, i1 %xor_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1257 'and' 'and_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%select_ln189_41 = select i1 %and_ln189_71, i1 %and_ln189_72, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1258 'select' 'select_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_73 = and i1 %and_ln189_71, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1259 'and' 'and_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_41 = xor i1 %select_ln189_40, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1260 'xor' 'xor_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%or_ln189_31 = or i1 %tmp_2020, i1 %xor_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1261 'or' 'or_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_42 = xor i1 %tmp_2016, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1262 'xor' 'xor_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_74 = and i1 %or_ln189_31, i1 %xor_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1263 'and' 'and_ln189_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_75 = and i1 %tmp_2020, i1 %select_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1264 'and' 'and_ln189_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%or_ln189_154 = or i1 %and_ln189_73, i1 %and_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1265 'or' 'or_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%xor_ln189_43 = xor i1 %or_ln189_154, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1266 'xor' 'xor_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_76 = and i1 %tmp_2016, i1 %xor_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1267 'and' 'and_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_53)   --->   "%select_ln189_42 = select i1 %and_ln189_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1268 'select' 'select_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_32 = or i1 %and_ln189_74, i1 %and_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1269 'or' 'or_ln189_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_53 = select i1 %or_ln189_32, i13 %select_ln189_42, i13 %add_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1270 'select' 'masked_kernel_53' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%tmp_2025 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1271 'bitselect' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%xor_ln189_44 = xor i1 %tmp_2026, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1272 'xor' 'xor_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_78 = and i1 %tmp_2025, i1 %xor_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1273 'and' 'and_ln189_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%select_ln189_44 = select i1 %and_ln189_78, i1 %icmp_ln189_46, i1 %icmp_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1274 'select' 'select_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%tmp_2027 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1275 'bitselect' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%xor_ln189_203 = xor i1 %tmp_2027, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1276 'xor' 'xor_ln189_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%and_ln189_79 = and i1 %icmp_ln189_45, i1 %xor_ln189_203" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1277 'and' 'and_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%select_ln189_45 = select i1 %and_ln189_78, i1 %and_ln189_79, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1278 'select' 'select_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_80 = and i1 %and_ln189_78, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1279 'and' 'and_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_45 = xor i1 %select_ln189_44, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1280 'xor' 'xor_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%or_ln189_34 = or i1 %tmp_2026, i1 %xor_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1281 'or' 'or_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_46 = xor i1 %tmp_2022, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1282 'xor' 'xor_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_81 = and i1 %or_ln189_34, i1 %xor_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1283 'and' 'and_ln189_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_82 = and i1 %tmp_2026, i1 %select_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1284 'and' 'and_ln189_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%or_ln189_155 = or i1 %and_ln189_80, i1 %and_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1285 'or' 'or_ln189_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%xor_ln189_47 = xor i1 %or_ln189_155, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1286 'xor' 'xor_ln189_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_83 = and i1 %tmp_2022, i1 %xor_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1287 'and' 'and_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_11)   --->   "%select_ln189_46 = select i1 %and_ln189_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1288 'select' 'select_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_35 = or i1 %and_ln189_81, i1 %and_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1289 'or' 'or_ln189_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_11 = select i1 %or_ln189_35, i13 %select_ln189_46, i13 %add_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1290 'select' 'masked_kernel_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%tmp_2048 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1291 'bitselect' 'tmp_2048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%xor_ln189_48 = xor i1 %tmp_2049, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1292 'xor' 'xor_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_85 = and i1 %tmp_2048, i1 %xor_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1293 'and' 'and_ln189_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%select_ln189_48 = select i1 %and_ln189_85, i1 %icmp_ln189_50, i1 %icmp_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1294 'select' 'select_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%tmp_2050 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1295 'bitselect' 'tmp_2050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%xor_ln189_204 = xor i1 %tmp_2050, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1296 'xor' 'xor_ln189_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%and_ln189_86 = and i1 %icmp_ln189_49, i1 %xor_ln189_204" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1297 'and' 'and_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%select_ln189_49 = select i1 %and_ln189_85, i1 %and_ln189_86, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1298 'select' 'select_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_87 = and i1 %and_ln189_85, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1299 'and' 'and_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_49 = xor i1 %select_ln189_48, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1300 'xor' 'xor_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%or_ln189_37 = or i1 %tmp_2049, i1 %xor_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1301 'or' 'or_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_50 = xor i1 %tmp_2045, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1302 'xor' 'xor_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_88 = and i1 %or_ln189_37, i1 %xor_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1303 'and' 'and_ln189_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_89 = and i1 %tmp_2049, i1 %select_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1304 'and' 'and_ln189_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%or_ln189_156 = or i1 %and_ln189_87, i1 %and_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1305 'or' 'or_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%xor_ln189_51 = xor i1 %or_ln189_156, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1306 'xor' 'xor_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_90 = and i1 %tmp_2045, i1 %xor_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1307 'and' 'and_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_54)   --->   "%select_ln189_50 = select i1 %and_ln189_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1308 'select' 'select_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_38 = or i1 %and_ln189_88, i1 %and_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1309 'or' 'or_ln189_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_54 = select i1 %or_ln189_38, i13 %select_ln189_50, i13 %add_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1310 'select' 'masked_kernel_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%tmp_2054 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1311 'bitselect' 'tmp_2054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%xor_ln189_52 = xor i1 %tmp_2055, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1312 'xor' 'xor_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_92 = and i1 %tmp_2054, i1 %xor_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1313 'and' 'and_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%select_ln189_52 = select i1 %and_ln189_92, i1 %icmp_ln189_54, i1 %icmp_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1314 'select' 'select_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%tmp_2056 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1315 'bitselect' 'tmp_2056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%xor_ln189_205 = xor i1 %tmp_2056, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1316 'xor' 'xor_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%and_ln189_93 = and i1 %icmp_ln189_53, i1 %xor_ln189_205" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1317 'and' 'and_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%select_ln189_53 = select i1 %and_ln189_92, i1 %and_ln189_93, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1318 'select' 'select_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_94 = and i1 %and_ln189_92, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1319 'and' 'and_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_53 = xor i1 %select_ln189_52, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1320 'xor' 'xor_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%or_ln189_40 = or i1 %tmp_2055, i1 %xor_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1321 'or' 'or_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_54 = xor i1 %tmp_2051, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1322 'xor' 'xor_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_95 = and i1 %or_ln189_40, i1 %xor_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1323 'and' 'and_ln189_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_96 = and i1 %tmp_2055, i1 %select_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1324 'and' 'and_ln189_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%or_ln189_157 = or i1 %and_ln189_94, i1 %and_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1325 'or' 'or_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%xor_ln189_55 = xor i1 %or_ln189_157, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1326 'xor' 'xor_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_97 = and i1 %tmp_2051, i1 %xor_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1327 'and' 'and_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_13)   --->   "%select_ln189_54 = select i1 %and_ln189_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1328 'select' 'select_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_41 = or i1 %and_ln189_95, i1 %and_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1329 'or' 'or_ln189_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1330 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_13 = select i1 %or_ln189_41, i13 %select_ln189_54, i13 %add_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1330 'select' 'masked_kernel_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%tmp_2077 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1331 'bitselect' 'tmp_2077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%xor_ln189_56 = xor i1 %tmp_2078, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1332 'xor' 'xor_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_99 = and i1 %tmp_2077, i1 %xor_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1333 'and' 'and_ln189_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%select_ln189_56 = select i1 %and_ln189_99, i1 %icmp_ln189_58, i1 %icmp_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1334 'select' 'select_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%tmp_2079 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1335 'bitselect' 'tmp_2079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%xor_ln189_206 = xor i1 %tmp_2079, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1336 'xor' 'xor_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%and_ln189_100 = and i1 %icmp_ln189_57, i1 %xor_ln189_206" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1337 'and' 'and_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%select_ln189_57 = select i1 %and_ln189_99, i1 %and_ln189_100, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1338 'select' 'select_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_101 = and i1 %and_ln189_99, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1339 'and' 'and_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_57 = xor i1 %select_ln189_56, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1340 'xor' 'xor_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%or_ln189_43 = or i1 %tmp_2078, i1 %xor_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1341 'or' 'or_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_58 = xor i1 %tmp_2074, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1342 'xor' 'xor_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1343 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_102 = and i1 %or_ln189_43, i1 %xor_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1343 'and' 'and_ln189_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_103 = and i1 %tmp_2078, i1 %select_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1344 'and' 'and_ln189_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%or_ln189_158 = or i1 %and_ln189_101, i1 %and_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1345 'or' 'or_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%xor_ln189_59 = xor i1 %or_ln189_158, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1346 'xor' 'xor_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_104 = and i1 %tmp_2074, i1 %xor_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1347 'and' 'and_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_55)   --->   "%select_ln189_58 = select i1 %and_ln189_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1348 'select' 'select_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_44 = or i1 %and_ln189_102, i1 %and_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1349 'or' 'or_ln189_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_55 = select i1 %or_ln189_44, i13 %select_ln189_58, i13 %add_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1350 'select' 'masked_kernel_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%tmp_2083 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1351 'bitselect' 'tmp_2083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%xor_ln189_60 = xor i1 %tmp_2084, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1352 'xor' 'xor_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_106 = and i1 %tmp_2083, i1 %xor_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1353 'and' 'and_ln189_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%select_ln189_60 = select i1 %and_ln189_106, i1 %icmp_ln189_62, i1 %icmp_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1354 'select' 'select_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%tmp_2085 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1355 'bitselect' 'tmp_2085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%xor_ln189_207 = xor i1 %tmp_2085, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1356 'xor' 'xor_ln189_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%and_ln189_107 = and i1 %icmp_ln189_61, i1 %xor_ln189_207" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1357 'and' 'and_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%select_ln189_61 = select i1 %and_ln189_106, i1 %and_ln189_107, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1358 'select' 'select_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_108 = and i1 %and_ln189_106, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1359 'and' 'and_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_61 = xor i1 %select_ln189_60, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1360 'xor' 'xor_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%or_ln189_46 = or i1 %tmp_2084, i1 %xor_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1361 'or' 'or_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_62 = xor i1 %tmp_2080, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1362 'xor' 'xor_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_109 = and i1 %or_ln189_46, i1 %xor_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1363 'and' 'and_ln189_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_110 = and i1 %tmp_2084, i1 %select_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1364 'and' 'and_ln189_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%or_ln189_159 = or i1 %and_ln189_108, i1 %and_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1365 'or' 'or_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%xor_ln189_63 = xor i1 %or_ln189_159, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1366 'xor' 'xor_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_111 = and i1 %tmp_2080, i1 %xor_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1367 'and' 'and_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_15)   --->   "%select_ln189_62 = select i1 %and_ln189_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1368 'select' 'select_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_47 = or i1 %and_ln189_109, i1 %and_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1369 'or' 'or_ln189_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_15 = select i1 %or_ln189_47, i13 %select_ln189_62, i13 %add_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1370 'select' 'masked_kernel_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%tmp_2106 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1371 'bitselect' 'tmp_2106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_113)   --->   "%xor_ln189_64 = xor i1 %tmp_2107, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1372 'xor' 'xor_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_113 = and i1 %tmp_2106, i1 %xor_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1373 'and' 'and_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%select_ln189_64 = select i1 %and_ln189_113, i1 %icmp_ln189_66, i1 %icmp_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1374 'select' 'select_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%tmp_2108 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_16, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1375 'bitselect' 'tmp_2108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%xor_ln189_208 = xor i1 %tmp_2108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1376 'xor' 'xor_ln189_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%and_ln189_114 = and i1 %icmp_ln189_65, i1 %xor_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1377 'and' 'and_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_117)   --->   "%select_ln189_65 = select i1 %and_ln189_113, i1 %and_ln189_114, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1378 'select' 'select_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_115 = and i1 %and_ln189_113, i1 %icmp_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1379 'and' 'and_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_65 = xor i1 %select_ln189_64, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1380 'xor' 'xor_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%or_ln189_49 = or i1 %tmp_2107, i1 %xor_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1381 'or' 'or_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_116)   --->   "%xor_ln189_66 = xor i1 %tmp_2103, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1382 'xor' 'xor_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_116 = and i1 %or_ln189_49, i1 %xor_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1383 'and' 'and_ln189_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1384 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_117 = and i1 %tmp_2107, i1 %select_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1384 'and' 'and_ln189_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%or_ln189_160 = or i1 %and_ln189_115, i1 %and_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1385 'or' 'or_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%xor_ln189_67 = xor i1 %or_ln189_160, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1386 'xor' 'xor_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_50)   --->   "%and_ln189_118 = and i1 %tmp_2103, i1 %xor_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1387 'and' 'and_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_56)   --->   "%select_ln189_66 = select i1 %and_ln189_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1388 'select' 'select_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_50 = or i1 %and_ln189_116, i1 %and_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1389 'or' 'or_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1390 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_56 = select i1 %or_ln189_50, i13 %select_ln189_66, i13 %add_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1390 'select' 'masked_kernel_56' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%tmp_2112 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1391 'bitselect' 'tmp_2112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_120)   --->   "%xor_ln189_68 = xor i1 %tmp_2113, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1392 'xor' 'xor_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_120 = and i1 %tmp_2112, i1 %xor_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1393 'and' 'and_ln189_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%select_ln189_68 = select i1 %and_ln189_120, i1 %icmp_ln189_70, i1 %icmp_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1394 'select' 'select_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%tmp_2114 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_17, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1395 'bitselect' 'tmp_2114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%xor_ln189_209 = xor i1 %tmp_2114, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1396 'xor' 'xor_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%and_ln189_121 = and i1 %icmp_ln189_69, i1 %xor_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1397 'and' 'and_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_124)   --->   "%select_ln189_69 = select i1 %and_ln189_120, i1 %and_ln189_121, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1398 'select' 'select_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_122 = and i1 %and_ln189_120, i1 %icmp_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1399 'and' 'and_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_69 = xor i1 %select_ln189_68, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1400 'xor' 'xor_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%or_ln189_52 = or i1 %tmp_2113, i1 %xor_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1401 'or' 'or_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_123)   --->   "%xor_ln189_70 = xor i1 %tmp_2109, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1402 'xor' 'xor_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_123 = and i1 %or_ln189_52, i1 %xor_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1403 'and' 'and_ln189_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_124 = and i1 %tmp_2113, i1 %select_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1404 'and' 'and_ln189_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%or_ln189_161 = or i1 %and_ln189_122, i1 %and_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1405 'or' 'or_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%xor_ln189_71 = xor i1 %or_ln189_161, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1406 'xor' 'xor_ln189_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_53)   --->   "%and_ln189_125 = and i1 %tmp_2109, i1 %xor_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1407 'and' 'and_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_17)   --->   "%select_ln189_70 = select i1 %and_ln189_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1408 'select' 'select_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_53 = or i1 %and_ln189_123, i1 %and_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1409 'or' 'or_ln189_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_17 = select i1 %or_ln189_53, i13 %select_ln189_70, i13 %add_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1410 'select' 'masked_kernel_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%tmp_2135 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1411 'bitselect' 'tmp_2135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_127)   --->   "%xor_ln189_72 = xor i1 %tmp_2136, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1412 'xor' 'xor_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_127 = and i1 %tmp_2135, i1 %xor_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1413 'and' 'and_ln189_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%select_ln189_72 = select i1 %and_ln189_127, i1 %icmp_ln189_74, i1 %icmp_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1414 'select' 'select_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%tmp_2137 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_18, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1415 'bitselect' 'tmp_2137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%xor_ln189_210 = xor i1 %tmp_2137, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1416 'xor' 'xor_ln189_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%and_ln189_128 = and i1 %icmp_ln189_73, i1 %xor_ln189_210" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1417 'and' 'and_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_131)   --->   "%select_ln189_73 = select i1 %and_ln189_127, i1 %and_ln189_128, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1418 'select' 'select_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_129 = and i1 %and_ln189_127, i1 %icmp_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1419 'and' 'and_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_73 = xor i1 %select_ln189_72, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1420 'xor' 'xor_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%or_ln189_55 = or i1 %tmp_2136, i1 %xor_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1421 'or' 'or_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_130)   --->   "%xor_ln189_74 = xor i1 %tmp_2132, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1422 'xor' 'xor_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_130 = and i1 %or_ln189_55, i1 %xor_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1423 'and' 'and_ln189_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_131 = and i1 %tmp_2136, i1 %select_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1424 'and' 'and_ln189_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%or_ln189_162 = or i1 %and_ln189_129, i1 %and_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1425 'or' 'or_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%xor_ln189_75 = xor i1 %or_ln189_162, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1426 'xor' 'xor_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_56)   --->   "%and_ln189_132 = and i1 %tmp_2132, i1 %xor_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1427 'and' 'and_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_57)   --->   "%select_ln189_74 = select i1 %and_ln189_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1428 'select' 'select_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_56 = or i1 %and_ln189_130, i1 %and_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1429 'or' 'or_ln189_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_57 = select i1 %or_ln189_56, i13 %select_ln189_74, i13 %add_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1430 'select' 'masked_kernel_57' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%tmp_2141 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1431 'bitselect' 'tmp_2141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_134)   --->   "%xor_ln189_76 = xor i1 %tmp_2142, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1432 'xor' 'xor_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_134 = and i1 %tmp_2141, i1 %xor_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1433 'and' 'and_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%select_ln189_76 = select i1 %and_ln189_134, i1 %icmp_ln189_78, i1 %icmp_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1434 'select' 'select_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%tmp_2143 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_19, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1435 'bitselect' 'tmp_2143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%xor_ln189_211 = xor i1 %tmp_2143, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1436 'xor' 'xor_ln189_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%and_ln189_135 = and i1 %icmp_ln189_77, i1 %xor_ln189_211" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1437 'and' 'and_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_138)   --->   "%select_ln189_77 = select i1 %and_ln189_134, i1 %and_ln189_135, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1438 'select' 'select_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_136 = and i1 %and_ln189_134, i1 %icmp_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1439 'and' 'and_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_77 = xor i1 %select_ln189_76, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1440 'xor' 'xor_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%or_ln189_58 = or i1 %tmp_2142, i1 %xor_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1441 'or' 'or_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_137)   --->   "%xor_ln189_78 = xor i1 %tmp_2138, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1442 'xor' 'xor_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_137 = and i1 %or_ln189_58, i1 %xor_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1443 'and' 'and_ln189_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_138 = and i1 %tmp_2142, i1 %select_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1444 'and' 'and_ln189_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%or_ln189_163 = or i1 %and_ln189_136, i1 %and_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1445 'or' 'or_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%xor_ln189_79 = xor i1 %or_ln189_163, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1446 'xor' 'xor_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_59)   --->   "%and_ln189_139 = and i1 %tmp_2138, i1 %xor_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1447 'and' 'and_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_19)   --->   "%select_ln189_78 = select i1 %and_ln189_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1448 'select' 'select_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_59 = or i1 %and_ln189_137, i1 %and_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1449 'or' 'or_ln189_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_19 = select i1 %or_ln189_59, i13 %select_ln189_78, i13 %add_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1450 'select' 'masked_kernel_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%tmp_2164 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1451 'bitselect' 'tmp_2164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_141)   --->   "%xor_ln189_80 = xor i1 %tmp_2165, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1452 'xor' 'xor_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_141 = and i1 %tmp_2164, i1 %xor_ln189_80" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1453 'and' 'and_ln189_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%select_ln189_80 = select i1 %and_ln189_141, i1 %icmp_ln189_82, i1 %icmp_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1454 'select' 'select_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%tmp_2166 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_20, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1455 'bitselect' 'tmp_2166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%xor_ln189_212 = xor i1 %tmp_2166, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1456 'xor' 'xor_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%and_ln189_142 = and i1 %icmp_ln189_81, i1 %xor_ln189_212" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1457 'and' 'and_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_145)   --->   "%select_ln189_81 = select i1 %and_ln189_141, i1 %and_ln189_142, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1458 'select' 'select_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_143 = and i1 %and_ln189_141, i1 %icmp_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1459 'and' 'and_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_81 = xor i1 %select_ln189_80, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1460 'xor' 'xor_ln189_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%or_ln189_61 = or i1 %tmp_2165, i1 %xor_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1461 'or' 'or_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_144)   --->   "%xor_ln189_82 = xor i1 %tmp_2161, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1462 'xor' 'xor_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1463 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_144 = and i1 %or_ln189_61, i1 %xor_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1463 'and' 'and_ln189_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_145 = and i1 %tmp_2165, i1 %select_ln189_81" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1464 'and' 'and_ln189_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%or_ln189_164 = or i1 %and_ln189_143, i1 %and_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1465 'or' 'or_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%xor_ln189_83 = xor i1 %or_ln189_164, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1466 'xor' 'xor_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_62)   --->   "%and_ln189_146 = and i1 %tmp_2161, i1 %xor_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1467 'and' 'and_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_58)   --->   "%select_ln189_82 = select i1 %and_ln189_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1468 'select' 'select_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_62 = or i1 %and_ln189_144, i1 %and_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1469 'or' 'or_ln189_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_58 = select i1 %or_ln189_62, i13 %select_ln189_82, i13 %add_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1470 'select' 'masked_kernel_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%tmp_2170 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1471 'bitselect' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_148)   --->   "%xor_ln189_84 = xor i1 %tmp_2171, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1472 'xor' 'xor_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_148 = and i1 %tmp_2170, i1 %xor_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1473 'and' 'and_ln189_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%select_ln189_84 = select i1 %and_ln189_148, i1 %icmp_ln189_86, i1 %icmp_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1474 'select' 'select_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%tmp_2172 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_21, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1475 'bitselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%xor_ln189_213 = xor i1 %tmp_2172, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1476 'xor' 'xor_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%and_ln189_149 = and i1 %icmp_ln189_85, i1 %xor_ln189_213" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1477 'and' 'and_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_152)   --->   "%select_ln189_85 = select i1 %and_ln189_148, i1 %and_ln189_149, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1478 'select' 'select_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_150 = and i1 %and_ln189_148, i1 %icmp_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1479 'and' 'and_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_85 = xor i1 %select_ln189_84, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1480 'xor' 'xor_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%or_ln189_64 = or i1 %tmp_2171, i1 %xor_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1481 'or' 'or_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_151)   --->   "%xor_ln189_86 = xor i1 %tmp_2167, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1482 'xor' 'xor_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_151 = and i1 %or_ln189_64, i1 %xor_ln189_86" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1483 'and' 'and_ln189_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_152 = and i1 %tmp_2171, i1 %select_ln189_85" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1484 'and' 'and_ln189_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%or_ln189_165 = or i1 %and_ln189_150, i1 %and_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1485 'or' 'or_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%xor_ln189_87 = xor i1 %or_ln189_165, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1486 'xor' 'xor_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_65)   --->   "%and_ln189_153 = and i1 %tmp_2167, i1 %xor_ln189_87" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1487 'and' 'and_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_21)   --->   "%select_ln189_86 = select i1 %and_ln189_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1488 'select' 'select_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_65 = or i1 %and_ln189_151, i1 %and_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1489 'or' 'or_ln189_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_21 = select i1 %or_ln189_65, i13 %select_ln189_86, i13 %add_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1490 'select' 'masked_kernel_21' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%tmp_2193 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1491 'bitselect' 'tmp_2193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_155)   --->   "%xor_ln189_88 = xor i1 %tmp_2194, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1492 'xor' 'xor_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_155 = and i1 %tmp_2193, i1 %xor_ln189_88" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1493 'and' 'and_ln189_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%select_ln189_88 = select i1 %and_ln189_155, i1 %icmp_ln189_90, i1 %icmp_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1494 'select' 'select_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%tmp_2195 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_22, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1495 'bitselect' 'tmp_2195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%xor_ln189_214 = xor i1 %tmp_2195, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1496 'xor' 'xor_ln189_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%and_ln189_156 = and i1 %icmp_ln189_89, i1 %xor_ln189_214" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1497 'and' 'and_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_159)   --->   "%select_ln189_89 = select i1 %and_ln189_155, i1 %and_ln189_156, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1498 'select' 'select_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_157 = and i1 %and_ln189_155, i1 %icmp_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1499 'and' 'and_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_89 = xor i1 %select_ln189_88, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1500 'xor' 'xor_ln189_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%or_ln189_67 = or i1 %tmp_2194, i1 %xor_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1501 'or' 'or_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_158)   --->   "%xor_ln189_90 = xor i1 %tmp_2190, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1502 'xor' 'xor_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_158 = and i1 %or_ln189_67, i1 %xor_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1503 'and' 'and_ln189_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_159 = and i1 %tmp_2194, i1 %select_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1504 'and' 'and_ln189_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%or_ln189_166 = or i1 %and_ln189_157, i1 %and_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1505 'or' 'or_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%xor_ln189_91 = xor i1 %or_ln189_166, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1506 'xor' 'xor_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_68)   --->   "%and_ln189_160 = and i1 %tmp_2190, i1 %xor_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1507 'and' 'and_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_59)   --->   "%select_ln189_90 = select i1 %and_ln189_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1508 'select' 'select_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_68 = or i1 %and_ln189_158, i1 %and_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1509 'or' 'or_ln189_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_59 = select i1 %or_ln189_68, i13 %select_ln189_90, i13 %add_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1510 'select' 'masked_kernel_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%tmp_2199 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1511 'bitselect' 'tmp_2199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_162)   --->   "%xor_ln189_92 = xor i1 %tmp_2200, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1512 'xor' 'xor_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_162 = and i1 %tmp_2199, i1 %xor_ln189_92" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1513 'and' 'and_ln189_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%select_ln189_92 = select i1 %and_ln189_162, i1 %icmp_ln189_94, i1 %icmp_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1514 'select' 'select_ln189_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%tmp_2201 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_23, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1515 'bitselect' 'tmp_2201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%xor_ln189_215 = xor i1 %tmp_2201, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1516 'xor' 'xor_ln189_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%and_ln189_163 = and i1 %icmp_ln189_93, i1 %xor_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1517 'and' 'and_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_166)   --->   "%select_ln189_93 = select i1 %and_ln189_162, i1 %and_ln189_163, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1518 'select' 'select_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_164 = and i1 %and_ln189_162, i1 %icmp_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1519 'and' 'and_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_93 = xor i1 %select_ln189_92, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1520 'xor' 'xor_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%or_ln189_70 = or i1 %tmp_2200, i1 %xor_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1521 'or' 'or_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_165)   --->   "%xor_ln189_94 = xor i1 %tmp_2196, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1522 'xor' 'xor_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_165 = and i1 %or_ln189_70, i1 %xor_ln189_94" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1523 'and' 'and_ln189_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_166 = and i1 %tmp_2200, i1 %select_ln189_93" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1524 'and' 'and_ln189_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%or_ln189_167 = or i1 %and_ln189_164, i1 %and_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1525 'or' 'or_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%xor_ln189_95 = xor i1 %or_ln189_167, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1526 'xor' 'xor_ln189_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_71)   --->   "%and_ln189_167 = and i1 %tmp_2196, i1 %xor_ln189_95" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1527 'and' 'and_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_23)   --->   "%select_ln189_94 = select i1 %and_ln189_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1528 'select' 'select_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_71 = or i1 %and_ln189_165, i1 %and_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1529 'or' 'or_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_23 = select i1 %or_ln189_71, i13 %select_ln189_94, i13 %add_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1530 'select' 'masked_kernel_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%tmp_2222 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1531 'bitselect' 'tmp_2222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_169)   --->   "%xor_ln189_96 = xor i1 %tmp_2223, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1532 'xor' 'xor_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_169 = and i1 %tmp_2222, i1 %xor_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1533 'and' 'and_ln189_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%select_ln189_96 = select i1 %and_ln189_169, i1 %icmp_ln189_98, i1 %icmp_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1534 'select' 'select_ln189_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%tmp_2224 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_24, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1535 'bitselect' 'tmp_2224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%xor_ln189_216 = xor i1 %tmp_2224, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1536 'xor' 'xor_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%and_ln189_170 = and i1 %icmp_ln189_97, i1 %xor_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1537 'and' 'and_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_173)   --->   "%select_ln189_97 = select i1 %and_ln189_169, i1 %and_ln189_170, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1538 'select' 'select_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_171 = and i1 %and_ln189_169, i1 %icmp_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1539 'and' 'and_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_97 = xor i1 %select_ln189_96, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1540 'xor' 'xor_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%or_ln189_73 = or i1 %tmp_2223, i1 %xor_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1541 'or' 'or_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_172)   --->   "%xor_ln189_98 = xor i1 %tmp_2219, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1542 'xor' 'xor_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_172 = and i1 %or_ln189_73, i1 %xor_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1543 'and' 'and_ln189_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_173 = and i1 %tmp_2223, i1 %select_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1544 'and' 'and_ln189_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%or_ln189_168 = or i1 %and_ln189_171, i1 %and_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1545 'or' 'or_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%xor_ln189_99 = xor i1 %or_ln189_168, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1546 'xor' 'xor_ln189_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_74)   --->   "%and_ln189_174 = and i1 %tmp_2219, i1 %xor_ln189_99" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1547 'and' 'and_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_60)   --->   "%select_ln189_98 = select i1 %and_ln189_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1548 'select' 'select_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_74 = or i1 %and_ln189_172, i1 %and_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1549 'or' 'or_ln189_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_60 = select i1 %or_ln189_74, i13 %select_ln189_98, i13 %add_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1550 'select' 'masked_kernel_60' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%tmp_2228 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1551 'bitselect' 'tmp_2228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_176)   --->   "%xor_ln189_100 = xor i1 %tmp_2229, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1552 'xor' 'xor_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1553 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_176 = and i1 %tmp_2228, i1 %xor_ln189_100" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1553 'and' 'and_ln189_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%select_ln189_100 = select i1 %and_ln189_176, i1 %icmp_ln189_102, i1 %icmp_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1554 'select' 'select_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%tmp_2230 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_25, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1555 'bitselect' 'tmp_2230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%xor_ln189_217 = xor i1 %tmp_2230, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1556 'xor' 'xor_ln189_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%and_ln189_177 = and i1 %icmp_ln189_101, i1 %xor_ln189_217" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1557 'and' 'and_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_180)   --->   "%select_ln189_101 = select i1 %and_ln189_176, i1 %and_ln189_177, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1558 'select' 'select_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_178 = and i1 %and_ln189_176, i1 %icmp_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1559 'and' 'and_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_101 = xor i1 %select_ln189_100, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1560 'xor' 'xor_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%or_ln189_76 = or i1 %tmp_2229, i1 %xor_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1561 'or' 'or_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_179)   --->   "%xor_ln189_102 = xor i1 %tmp_2225, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1562 'xor' 'xor_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_179 = and i1 %or_ln189_76, i1 %xor_ln189_102" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1563 'and' 'and_ln189_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1564 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_180 = and i1 %tmp_2229, i1 %select_ln189_101" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1564 'and' 'and_ln189_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%or_ln189_169 = or i1 %and_ln189_178, i1 %and_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1565 'or' 'or_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%xor_ln189_103 = xor i1 %or_ln189_169, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1566 'xor' 'xor_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_77)   --->   "%and_ln189_181 = and i1 %tmp_2225, i1 %xor_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1567 'and' 'and_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_25)   --->   "%select_ln189_102 = select i1 %and_ln189_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1568 'select' 'select_ln189_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_77 = or i1 %and_ln189_179, i1 %and_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1569 'or' 'or_ln189_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_25 = select i1 %or_ln189_77, i13 %select_ln189_102, i13 %add_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1570 'select' 'masked_kernel_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%tmp_2251 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1571 'bitselect' 'tmp_2251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_183)   --->   "%xor_ln189_104 = xor i1 %tmp_2252, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1572 'xor' 'xor_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_183 = and i1 %tmp_2251, i1 %xor_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1573 'and' 'and_ln189_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%select_ln189_104 = select i1 %and_ln189_183, i1 %icmp_ln189_106, i1 %icmp_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1574 'select' 'select_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%tmp_2253 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_26, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1575 'bitselect' 'tmp_2253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%xor_ln189_218 = xor i1 %tmp_2253, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1576 'xor' 'xor_ln189_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%and_ln189_184 = and i1 %icmp_ln189_105, i1 %xor_ln189_218" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1577 'and' 'and_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_187)   --->   "%select_ln189_105 = select i1 %and_ln189_183, i1 %and_ln189_184, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1578 'select' 'select_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_185 = and i1 %and_ln189_183, i1 %icmp_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1579 'and' 'and_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_105 = xor i1 %select_ln189_104, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1580 'xor' 'xor_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%or_ln189_79 = or i1 %tmp_2252, i1 %xor_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1581 'or' 'or_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_186)   --->   "%xor_ln189_106 = xor i1 %tmp_2248, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1582 'xor' 'xor_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_186 = and i1 %or_ln189_79, i1 %xor_ln189_106" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1583 'and' 'and_ln189_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1584 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_187 = and i1 %tmp_2252, i1 %select_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1584 'and' 'and_ln189_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%or_ln189_170 = or i1 %and_ln189_185, i1 %and_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1585 'or' 'or_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%xor_ln189_107 = xor i1 %or_ln189_170, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1586 'xor' 'xor_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_80)   --->   "%and_ln189_188 = and i1 %tmp_2248, i1 %xor_ln189_107" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1587 'and' 'and_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_61)   --->   "%select_ln189_106 = select i1 %and_ln189_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1588 'select' 'select_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1589 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_80 = or i1 %and_ln189_186, i1 %and_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1589 'or' 'or_ln189_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_61 = select i1 %or_ln189_80, i13 %select_ln189_106, i13 %add_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1590 'select' 'masked_kernel_61' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%tmp_2257 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1591 'bitselect' 'tmp_2257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_190)   --->   "%xor_ln189_108 = xor i1 %tmp_2258, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1592 'xor' 'xor_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_190 = and i1 %tmp_2257, i1 %xor_ln189_108" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1593 'and' 'and_ln189_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%select_ln189_108 = select i1 %and_ln189_190, i1 %icmp_ln189_110, i1 %icmp_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1594 'select' 'select_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%tmp_2259 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_27, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1595 'bitselect' 'tmp_2259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%xor_ln189_219 = xor i1 %tmp_2259, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1596 'xor' 'xor_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%and_ln189_191 = and i1 %icmp_ln189_109, i1 %xor_ln189_219" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1597 'and' 'and_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_194)   --->   "%select_ln189_109 = select i1 %and_ln189_190, i1 %and_ln189_191, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1598 'select' 'select_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_192 = and i1 %and_ln189_190, i1 %icmp_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1599 'and' 'and_ln189_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_109 = xor i1 %select_ln189_108, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1600 'xor' 'xor_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%or_ln189_82 = or i1 %tmp_2258, i1 %xor_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1601 'or' 'or_ln189_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_193)   --->   "%xor_ln189_110 = xor i1 %tmp_2254, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1602 'xor' 'xor_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_193 = and i1 %or_ln189_82, i1 %xor_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1603 'and' 'and_ln189_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1604 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_194 = and i1 %tmp_2258, i1 %select_ln189_109" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1604 'and' 'and_ln189_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%or_ln189_171 = or i1 %and_ln189_192, i1 %and_ln189_194" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1605 'or' 'or_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%xor_ln189_111 = xor i1 %or_ln189_171, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1606 'xor' 'xor_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_83)   --->   "%and_ln189_195 = and i1 %tmp_2254, i1 %xor_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1607 'and' 'and_ln189_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_27)   --->   "%select_ln189_110 = select i1 %and_ln189_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1608 'select' 'select_ln189_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_83 = or i1 %and_ln189_193, i1 %and_ln189_195" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1609 'or' 'or_ln189_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_27 = select i1 %or_ln189_83, i13 %select_ln189_110, i13 %add_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1610 'select' 'masked_kernel_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%tmp_2280 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1611 'bitselect' 'tmp_2280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_197)   --->   "%xor_ln189_112 = xor i1 %tmp_2281, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1612 'xor' 'xor_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_197 = and i1 %tmp_2280, i1 %xor_ln189_112" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1613 'and' 'and_ln189_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%select_ln189_112 = select i1 %and_ln189_197, i1 %icmp_ln189_114, i1 %icmp_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1614 'select' 'select_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%tmp_2282 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_28, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1615 'bitselect' 'tmp_2282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%xor_ln189_220 = xor i1 %tmp_2282, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1616 'xor' 'xor_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%and_ln189_198 = and i1 %icmp_ln189_113, i1 %xor_ln189_220" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1617 'and' 'and_ln189_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_201)   --->   "%select_ln189_113 = select i1 %and_ln189_197, i1 %and_ln189_198, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1618 'select' 'select_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_199 = and i1 %and_ln189_197, i1 %icmp_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1619 'and' 'and_ln189_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_113 = xor i1 %select_ln189_112, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1620 'xor' 'xor_ln189_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%or_ln189_85 = or i1 %tmp_2281, i1 %xor_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1621 'or' 'or_ln189_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_200)   --->   "%xor_ln189_114 = xor i1 %tmp_2277, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1622 'xor' 'xor_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_200 = and i1 %or_ln189_85, i1 %xor_ln189_114" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1623 'and' 'and_ln189_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_201 = and i1 %tmp_2281, i1 %select_ln189_113" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1624 'and' 'and_ln189_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%or_ln189_172 = or i1 %and_ln189_199, i1 %and_ln189_201" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1625 'or' 'or_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%xor_ln189_115 = xor i1 %or_ln189_172, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1626 'xor' 'xor_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_86)   --->   "%and_ln189_202 = and i1 %tmp_2277, i1 %xor_ln189_115" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1627 'and' 'and_ln189_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_62)   --->   "%select_ln189_114 = select i1 %and_ln189_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1628 'select' 'select_ln189_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_86 = or i1 %and_ln189_200, i1 %and_ln189_202" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1629 'or' 'or_ln189_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_62 = select i1 %or_ln189_86, i13 %select_ln189_114, i13 %add_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1630 'select' 'masked_kernel_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%tmp_2286 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1631 'bitselect' 'tmp_2286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_204)   --->   "%xor_ln189_116 = xor i1 %tmp_2287, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1632 'xor' 'xor_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_204 = and i1 %tmp_2286, i1 %xor_ln189_116" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1633 'and' 'and_ln189_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%select_ln189_116 = select i1 %and_ln189_204, i1 %icmp_ln189_118, i1 %icmp_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1634 'select' 'select_ln189_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%tmp_2288 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_29, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1635 'bitselect' 'tmp_2288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%xor_ln189_221 = xor i1 %tmp_2288, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1636 'xor' 'xor_ln189_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%and_ln189_205 = and i1 %icmp_ln189_117, i1 %xor_ln189_221" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1637 'and' 'and_ln189_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_208)   --->   "%select_ln189_117 = select i1 %and_ln189_204, i1 %and_ln189_205, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1638 'select' 'select_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_206 = and i1 %and_ln189_204, i1 %icmp_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1639 'and' 'and_ln189_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_117 = xor i1 %select_ln189_116, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1640 'xor' 'xor_ln189_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%or_ln189_88 = or i1 %tmp_2287, i1 %xor_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1641 'or' 'or_ln189_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_207)   --->   "%xor_ln189_118 = xor i1 %tmp_2283, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1642 'xor' 'xor_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_207 = and i1 %or_ln189_88, i1 %xor_ln189_118" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1643 'and' 'and_ln189_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1644 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_208 = and i1 %tmp_2287, i1 %select_ln189_117" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1644 'and' 'and_ln189_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%or_ln189_173 = or i1 %and_ln189_206, i1 %and_ln189_208" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1645 'or' 'or_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%xor_ln189_119 = xor i1 %or_ln189_173, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1646 'xor' 'xor_ln189_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_89)   --->   "%and_ln189_209 = and i1 %tmp_2283, i1 %xor_ln189_119" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1647 'and' 'and_ln189_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_29)   --->   "%select_ln189_118 = select i1 %and_ln189_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1648 'select' 'select_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_89 = or i1 %and_ln189_207, i1 %and_ln189_209" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1649 'or' 'or_ln189_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_29 = select i1 %or_ln189_89, i13 %select_ln189_118, i13 %add_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1650 'select' 'masked_kernel_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%tmp_2309 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1651 'bitselect' 'tmp_2309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_211)   --->   "%xor_ln189_120 = xor i1 %tmp_2310, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1652 'xor' 'xor_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_211 = and i1 %tmp_2309, i1 %xor_ln189_120" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1653 'and' 'and_ln189_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%select_ln189_120 = select i1 %and_ln189_211, i1 %icmp_ln189_122, i1 %icmp_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1654 'select' 'select_ln189_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%tmp_2311 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_30, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1655 'bitselect' 'tmp_2311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%xor_ln189_222 = xor i1 %tmp_2311, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1656 'xor' 'xor_ln189_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%and_ln189_212 = and i1 %icmp_ln189_121, i1 %xor_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1657 'and' 'and_ln189_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_215)   --->   "%select_ln189_121 = select i1 %and_ln189_211, i1 %and_ln189_212, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1658 'select' 'select_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_213 = and i1 %and_ln189_211, i1 %icmp_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1659 'and' 'and_ln189_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_121 = xor i1 %select_ln189_120, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1660 'xor' 'xor_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%or_ln189_91 = or i1 %tmp_2310, i1 %xor_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1661 'or' 'or_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_214)   --->   "%xor_ln189_122 = xor i1 %tmp_2306, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1662 'xor' 'xor_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_214 = and i1 %or_ln189_91, i1 %xor_ln189_122" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1663 'and' 'and_ln189_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_215 = and i1 %tmp_2310, i1 %select_ln189_121" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1664 'and' 'and_ln189_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%or_ln189_174 = or i1 %and_ln189_213, i1 %and_ln189_215" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1665 'or' 'or_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%xor_ln189_123 = xor i1 %or_ln189_174, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1666 'xor' 'xor_ln189_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_92)   --->   "%and_ln189_216 = and i1 %tmp_2306, i1 %xor_ln189_123" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1667 'and' 'and_ln189_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_63)   --->   "%select_ln189_122 = select i1 %and_ln189_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1668 'select' 'select_ln189_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_92 = or i1 %and_ln189_214, i1 %and_ln189_216" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1669 'or' 'or_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_63 = select i1 %or_ln189_92, i13 %select_ln189_122, i13 %add_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1670 'select' 'masked_kernel_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%tmp_2315 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1671 'bitselect' 'tmp_2315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_218)   --->   "%xor_ln189_124 = xor i1 %tmp_2316, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1672 'xor' 'xor_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1673 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_218 = and i1 %tmp_2315, i1 %xor_ln189_124" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1673 'and' 'and_ln189_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%select_ln189_124 = select i1 %and_ln189_218, i1 %icmp_ln189_126, i1 %icmp_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1674 'select' 'select_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%tmp_2317 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_31, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1675 'bitselect' 'tmp_2317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%xor_ln189_223 = xor i1 %tmp_2317, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1676 'xor' 'xor_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%and_ln189_219 = and i1 %icmp_ln189_125, i1 %xor_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1677 'and' 'and_ln189_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_222)   --->   "%select_ln189_125 = select i1 %and_ln189_218, i1 %and_ln189_219, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1678 'select' 'select_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_220 = and i1 %and_ln189_218, i1 %icmp_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1679 'and' 'and_ln189_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_125 = xor i1 %select_ln189_124, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1680 'xor' 'xor_ln189_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%or_ln189_94 = or i1 %tmp_2316, i1 %xor_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1681 'or' 'or_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_221)   --->   "%xor_ln189_126 = xor i1 %tmp_2312, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1682 'xor' 'xor_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_221 = and i1 %or_ln189_94, i1 %xor_ln189_126" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1683 'and' 'and_ln189_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_222 = and i1 %tmp_2316, i1 %select_ln189_125" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1684 'and' 'and_ln189_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%or_ln189_175 = or i1 %and_ln189_220, i1 %and_ln189_222" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1685 'or' 'or_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%xor_ln189_127 = xor i1 %or_ln189_175, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1686 'xor' 'xor_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_95)   --->   "%and_ln189_223 = and i1 %tmp_2312, i1 %xor_ln189_127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1687 'and' 'and_ln189_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_31)   --->   "%select_ln189_126 = select i1 %and_ln189_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1688 'select' 'select_ln189_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1689 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_95 = or i1 %and_ln189_221, i1 %and_ln189_223" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1689 'or' 'or_ln189_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_31 = select i1 %or_ln189_95, i13 %select_ln189_126, i13 %add_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1690 'select' 'masked_kernel_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_225)   --->   "%tmp_2338 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1691 'bitselect' 'tmp_2338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_225)   --->   "%xor_ln189_128 = xor i1 %tmp_2339, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1692 'xor' 'xor_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1693 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_225 = and i1 %tmp_2338, i1 %xor_ln189_128" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1693 'and' 'and_ln189_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%select_ln189_128 = select i1 %and_ln189_225, i1 %icmp_ln189_130, i1 %icmp_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1694 'select' 'select_ln189_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%tmp_2340 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_32, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1695 'bitselect' 'tmp_2340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%xor_ln189_224 = xor i1 %tmp_2340, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1696 'xor' 'xor_ln189_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%and_ln189_226 = and i1 %icmp_ln189_129, i1 %xor_ln189_224" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1697 'and' 'and_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_229)   --->   "%select_ln189_129 = select i1 %and_ln189_225, i1 %and_ln189_226, i1 %icmp_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1698 'select' 'select_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%and_ln189_227 = and i1 %and_ln189_225, i1 %icmp_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1699 'and' 'and_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%xor_ln189_129 = xor i1 %select_ln189_128, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1700 'xor' 'xor_ln189_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%or_ln189_97 = or i1 %tmp_2339, i1 %xor_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1701 'or' 'or_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_228)   --->   "%xor_ln189_130 = xor i1 %tmp_2335, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1702 'xor' 'xor_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_228 = and i1 %or_ln189_97, i1 %xor_ln189_130" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1703 'and' 'and_ln189_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_229 = and i1 %tmp_2339, i1 %select_ln189_129" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1704 'and' 'and_ln189_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%or_ln189_176 = or i1 %and_ln189_227, i1 %and_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1705 'or' 'or_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%xor_ln189_131 = xor i1 %or_ln189_176, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1706 'xor' 'xor_ln189_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_98)   --->   "%and_ln189_230 = and i1 %tmp_2335, i1 %xor_ln189_131" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1707 'and' 'and_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_64)   --->   "%select_ln189_130 = select i1 %and_ln189_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1708 'select' 'select_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1709 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_98 = or i1 %and_ln189_228, i1 %and_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1709 'or' 'or_ln189_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_64 = select i1 %or_ln189_98, i13 %select_ln189_130, i13 %add_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1710 'select' 'masked_kernel_64' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_232)   --->   "%tmp_2344 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1711 'bitselect' 'tmp_2344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_232)   --->   "%xor_ln189_132 = xor i1 %tmp_2345, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1712 'xor' 'xor_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_232 = and i1 %tmp_2344, i1 %xor_ln189_132" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1713 'and' 'and_ln189_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%select_ln189_132 = select i1 %and_ln189_232, i1 %icmp_ln189_134, i1 %icmp_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1714 'select' 'select_ln189_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%tmp_2346 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_33, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1715 'bitselect' 'tmp_2346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%xor_ln189_225 = xor i1 %tmp_2346, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1716 'xor' 'xor_ln189_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%and_ln189_233 = and i1 %icmp_ln189_133, i1 %xor_ln189_225" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1717 'and' 'and_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_236)   --->   "%select_ln189_133 = select i1 %and_ln189_232, i1 %and_ln189_233, i1 %icmp_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1718 'select' 'select_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%and_ln189_234 = and i1 %and_ln189_232, i1 %icmp_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1719 'and' 'and_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%xor_ln189_133 = xor i1 %select_ln189_132, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1720 'xor' 'xor_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%or_ln189_100 = or i1 %tmp_2345, i1 %xor_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1721 'or' 'or_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_235)   --->   "%xor_ln189_134 = xor i1 %tmp_2341, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1722 'xor' 'xor_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_235 = and i1 %or_ln189_100, i1 %xor_ln189_134" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1723 'and' 'and_ln189_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_236 = and i1 %tmp_2345, i1 %select_ln189_133" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1724 'and' 'and_ln189_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%or_ln189_177 = or i1 %and_ln189_234, i1 %and_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1725 'or' 'or_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%xor_ln189_135 = xor i1 %or_ln189_177, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1726 'xor' 'xor_ln189_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_101)   --->   "%and_ln189_237 = and i1 %tmp_2341, i1 %xor_ln189_135" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1727 'and' 'and_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_33)   --->   "%select_ln189_134 = select i1 %and_ln189_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1728 'select' 'select_ln189_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_101 = or i1 %and_ln189_235, i1 %and_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1729 'or' 'or_ln189_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1730 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_33 = select i1 %or_ln189_101, i13 %select_ln189_134, i13 %add_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1730 'select' 'masked_kernel_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_239)   --->   "%tmp_2367 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1731 'bitselect' 'tmp_2367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_239)   --->   "%xor_ln189_136 = xor i1 %tmp_2368, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1732 'xor' 'xor_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_239 = and i1 %tmp_2367, i1 %xor_ln189_136" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1733 'and' 'and_ln189_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%select_ln189_136 = select i1 %and_ln189_239, i1 %icmp_ln189_138, i1 %icmp_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1734 'select' 'select_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%tmp_2369 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_34, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1735 'bitselect' 'tmp_2369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%xor_ln189_226 = xor i1 %tmp_2369, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1736 'xor' 'xor_ln189_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%and_ln189_240 = and i1 %icmp_ln189_137, i1 %xor_ln189_226" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1737 'and' 'and_ln189_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_243)   --->   "%select_ln189_137 = select i1 %and_ln189_239, i1 %and_ln189_240, i1 %icmp_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1738 'select' 'select_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%and_ln189_241 = and i1 %and_ln189_239, i1 %icmp_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1739 'and' 'and_ln189_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%xor_ln189_137 = xor i1 %select_ln189_136, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1740 'xor' 'xor_ln189_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%or_ln189_103 = or i1 %tmp_2368, i1 %xor_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1741 'or' 'or_ln189_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_242)   --->   "%xor_ln189_138 = xor i1 %tmp_2364, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1742 'xor' 'xor_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_242 = and i1 %or_ln189_103, i1 %xor_ln189_138" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1743 'and' 'and_ln189_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_243 = and i1 %tmp_2368, i1 %select_ln189_137" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1744 'and' 'and_ln189_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%or_ln189_178 = or i1 %and_ln189_241, i1 %and_ln189_243" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1745 'or' 'or_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%xor_ln189_139 = xor i1 %or_ln189_178, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1746 'xor' 'xor_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_104)   --->   "%and_ln189_244 = and i1 %tmp_2364, i1 %xor_ln189_139" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1747 'and' 'and_ln189_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_65)   --->   "%select_ln189_138 = select i1 %and_ln189_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1748 'select' 'select_ln189_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_104 = or i1 %and_ln189_242, i1 %and_ln189_244" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1749 'or' 'or_ln189_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_65 = select i1 %or_ln189_104, i13 %select_ln189_138, i13 %add_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1750 'select' 'masked_kernel_65' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_246)   --->   "%tmp_2373 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1751 'bitselect' 'tmp_2373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_246)   --->   "%xor_ln189_140 = xor i1 %tmp_2374, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1752 'xor' 'xor_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_246 = and i1 %tmp_2373, i1 %xor_ln189_140" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1753 'and' 'and_ln189_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%select_ln189_140 = select i1 %and_ln189_246, i1 %icmp_ln189_142, i1 %icmp_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1754 'select' 'select_ln189_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%tmp_2375 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_35, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1755 'bitselect' 'tmp_2375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%xor_ln189_227 = xor i1 %tmp_2375, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1756 'xor' 'xor_ln189_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%and_ln189_247 = and i1 %icmp_ln189_141, i1 %xor_ln189_227" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1757 'and' 'and_ln189_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_250)   --->   "%select_ln189_141 = select i1 %and_ln189_246, i1 %and_ln189_247, i1 %icmp_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1758 'select' 'select_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%and_ln189_248 = and i1 %and_ln189_246, i1 %icmp_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1759 'and' 'and_ln189_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%xor_ln189_141 = xor i1 %select_ln189_140, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1760 'xor' 'xor_ln189_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%or_ln189_106 = or i1 %tmp_2374, i1 %xor_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1761 'or' 'or_ln189_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_249)   --->   "%xor_ln189_142 = xor i1 %tmp_2370, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1762 'xor' 'xor_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_249 = and i1 %or_ln189_106, i1 %xor_ln189_142" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1763 'and' 'and_ln189_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_250 = and i1 %tmp_2374, i1 %select_ln189_141" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1764 'and' 'and_ln189_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%or_ln189_179 = or i1 %and_ln189_248, i1 %and_ln189_250" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1765 'or' 'or_ln189_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%xor_ln189_143 = xor i1 %or_ln189_179, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1766 'xor' 'xor_ln189_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_107)   --->   "%and_ln189_251 = and i1 %tmp_2370, i1 %xor_ln189_143" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1767 'and' 'and_ln189_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_35)   --->   "%select_ln189_142 = select i1 %and_ln189_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1768 'select' 'select_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1769 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_107 = or i1 %and_ln189_249, i1 %and_ln189_251" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1769 'or' 'or_ln189_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1770 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_35 = select i1 %or_ln189_107, i13 %select_ln189_142, i13 %add_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1770 'select' 'masked_kernel_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_253)   --->   "%tmp_2396 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1771 'bitselect' 'tmp_2396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_253)   --->   "%xor_ln189_144 = xor i1 %tmp_2397, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1772 'xor' 'xor_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1773 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_253 = and i1 %tmp_2396, i1 %xor_ln189_144" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1773 'and' 'and_ln189_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%select_ln189_144 = select i1 %and_ln189_253, i1 %icmp_ln189_146, i1 %icmp_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1774 'select' 'select_ln189_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%tmp_2398 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_36, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1775 'bitselect' 'tmp_2398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%xor_ln189_228 = xor i1 %tmp_2398, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1776 'xor' 'xor_ln189_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%and_ln189_254 = and i1 %icmp_ln189_145, i1 %xor_ln189_228" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1777 'and' 'and_ln189_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_257)   --->   "%select_ln189_145 = select i1 %and_ln189_253, i1 %and_ln189_254, i1 %icmp_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1778 'select' 'select_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%and_ln189_255 = and i1 %and_ln189_253, i1 %icmp_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1779 'and' 'and_ln189_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%xor_ln189_145 = xor i1 %select_ln189_144, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1780 'xor' 'xor_ln189_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%or_ln189_109 = or i1 %tmp_2397, i1 %xor_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1781 'or' 'or_ln189_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_256)   --->   "%xor_ln189_146 = xor i1 %tmp_2393, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1782 'xor' 'xor_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_256 = and i1 %or_ln189_109, i1 %xor_ln189_146" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1783 'and' 'and_ln189_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_257 = and i1 %tmp_2397, i1 %select_ln189_145" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1784 'and' 'and_ln189_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%or_ln189_180 = or i1 %and_ln189_255, i1 %and_ln189_257" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1785 'or' 'or_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%xor_ln189_147 = xor i1 %or_ln189_180, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1786 'xor' 'xor_ln189_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_110)   --->   "%and_ln189_258 = and i1 %tmp_2393, i1 %xor_ln189_147" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1787 'and' 'and_ln189_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_66)   --->   "%select_ln189_146 = select i1 %and_ln189_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1788 'select' 'select_ln189_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1789 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_110 = or i1 %and_ln189_256, i1 %and_ln189_258" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1789 'or' 'or_ln189_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_66 = select i1 %or_ln189_110, i13 %select_ln189_146, i13 %add_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1790 'select' 'masked_kernel_66' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_260)   --->   "%tmp_2402 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1791 'bitselect' 'tmp_2402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_260)   --->   "%xor_ln189_148 = xor i1 %tmp_2403, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1792 'xor' 'xor_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_260 = and i1 %tmp_2402, i1 %xor_ln189_148" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1793 'and' 'and_ln189_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%select_ln189_148 = select i1 %and_ln189_260, i1 %icmp_ln189_150, i1 %icmp_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1794 'select' 'select_ln189_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%tmp_2404 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_37, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1795 'bitselect' 'tmp_2404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%xor_ln189_229 = xor i1 %tmp_2404, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1796 'xor' 'xor_ln189_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%and_ln189_261 = and i1 %icmp_ln189_149, i1 %xor_ln189_229" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1797 'and' 'and_ln189_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_264)   --->   "%select_ln189_149 = select i1 %and_ln189_260, i1 %and_ln189_261, i1 %icmp_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1798 'select' 'select_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%and_ln189_262 = and i1 %and_ln189_260, i1 %icmp_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1799 'and' 'and_ln189_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%xor_ln189_149 = xor i1 %select_ln189_148, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1800 'xor' 'xor_ln189_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%or_ln189_112 = or i1 %tmp_2403, i1 %xor_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1801 'or' 'or_ln189_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_263)   --->   "%xor_ln189_150 = xor i1 %tmp_2399, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1802 'xor' 'xor_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_263 = and i1 %or_ln189_112, i1 %xor_ln189_150" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1803 'and' 'and_ln189_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_264 = and i1 %tmp_2403, i1 %select_ln189_149" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1804 'and' 'and_ln189_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%or_ln189_181 = or i1 %and_ln189_262, i1 %and_ln189_264" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1805 'or' 'or_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%xor_ln189_151 = xor i1 %or_ln189_181, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1806 'xor' 'xor_ln189_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_113)   --->   "%and_ln189_265 = and i1 %tmp_2399, i1 %xor_ln189_151" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1807 'and' 'and_ln189_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_37)   --->   "%select_ln189_150 = select i1 %and_ln189_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1808 'select' 'select_ln189_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_113 = or i1 %and_ln189_263, i1 %and_ln189_265" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1809 'or' 'or_ln189_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1810 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_37 = select i1 %or_ln189_113, i13 %select_ln189_150, i13 %add_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1810 'select' 'masked_kernel_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_267)   --->   "%tmp_2425 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1811 'bitselect' 'tmp_2425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_267)   --->   "%xor_ln189_152 = xor i1 %tmp_2426, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1812 'xor' 'xor_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_267 = and i1 %tmp_2425, i1 %xor_ln189_152" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1813 'and' 'and_ln189_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%select_ln189_152 = select i1 %and_ln189_267, i1 %icmp_ln189_154, i1 %icmp_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1814 'select' 'select_ln189_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%tmp_2427 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_38, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1815 'bitselect' 'tmp_2427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%xor_ln189_230 = xor i1 %tmp_2427, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1816 'xor' 'xor_ln189_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%and_ln189_268 = and i1 %icmp_ln189_153, i1 %xor_ln189_230" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1817 'and' 'and_ln189_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_271)   --->   "%select_ln189_153 = select i1 %and_ln189_267, i1 %and_ln189_268, i1 %icmp_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1818 'select' 'select_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%and_ln189_269 = and i1 %and_ln189_267, i1 %icmp_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1819 'and' 'and_ln189_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%xor_ln189_153 = xor i1 %select_ln189_152, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1820 'xor' 'xor_ln189_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%or_ln189_115 = or i1 %tmp_2426, i1 %xor_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1821 'or' 'or_ln189_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_270)   --->   "%xor_ln189_154 = xor i1 %tmp_2422, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1822 'xor' 'xor_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_270 = and i1 %or_ln189_115, i1 %xor_ln189_154" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1823 'and' 'and_ln189_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_271 = and i1 %tmp_2426, i1 %select_ln189_153" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1824 'and' 'and_ln189_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%or_ln189_182 = or i1 %and_ln189_269, i1 %and_ln189_271" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1825 'or' 'or_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%xor_ln189_155 = xor i1 %or_ln189_182, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1826 'xor' 'xor_ln189_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_116)   --->   "%and_ln189_272 = and i1 %tmp_2422, i1 %xor_ln189_155" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1827 'and' 'and_ln189_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_67)   --->   "%select_ln189_154 = select i1 %and_ln189_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1828 'select' 'select_ln189_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_116 = or i1 %and_ln189_270, i1 %and_ln189_272" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1829 'or' 'or_ln189_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_67 = select i1 %or_ln189_116, i13 %select_ln189_154, i13 %add_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1830 'select' 'masked_kernel_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_274)   --->   "%tmp_2431 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1831 'bitselect' 'tmp_2431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_274)   --->   "%xor_ln189_156 = xor i1 %tmp_2432, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1832 'xor' 'xor_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_274 = and i1 %tmp_2431, i1 %xor_ln189_156" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1833 'and' 'and_ln189_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%select_ln189_156 = select i1 %and_ln189_274, i1 %icmp_ln189_158, i1 %icmp_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1834 'select' 'select_ln189_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%tmp_2433 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_39, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1835 'bitselect' 'tmp_2433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%xor_ln189_231 = xor i1 %tmp_2433, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1836 'xor' 'xor_ln189_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%and_ln189_275 = and i1 %icmp_ln189_157, i1 %xor_ln189_231" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1837 'and' 'and_ln189_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_278)   --->   "%select_ln189_157 = select i1 %and_ln189_274, i1 %and_ln189_275, i1 %icmp_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1838 'select' 'select_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%and_ln189_276 = and i1 %and_ln189_274, i1 %icmp_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1839 'and' 'and_ln189_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%xor_ln189_157 = xor i1 %select_ln189_156, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1840 'xor' 'xor_ln189_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%or_ln189_118 = or i1 %tmp_2432, i1 %xor_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1841 'or' 'or_ln189_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_277)   --->   "%xor_ln189_158 = xor i1 %tmp_2428, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1842 'xor' 'xor_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_277 = and i1 %or_ln189_118, i1 %xor_ln189_158" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1843 'and' 'and_ln189_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1844 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_278 = and i1 %tmp_2432, i1 %select_ln189_157" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1844 'and' 'and_ln189_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%or_ln189_183 = or i1 %and_ln189_276, i1 %and_ln189_278" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1845 'or' 'or_ln189_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%xor_ln189_159 = xor i1 %or_ln189_183, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1846 'xor' 'xor_ln189_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_119)   --->   "%and_ln189_279 = and i1 %tmp_2428, i1 %xor_ln189_159" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1847 'and' 'and_ln189_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_39)   --->   "%select_ln189_158 = select i1 %and_ln189_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1848 'select' 'select_ln189_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1849 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_119 = or i1 %and_ln189_277, i1 %and_ln189_279" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1849 'or' 'or_ln189_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1850 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_39 = select i1 %or_ln189_119, i13 %select_ln189_158, i13 %add_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1850 'select' 'masked_kernel_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_281)   --->   "%tmp_2454 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1851 'bitselect' 'tmp_2454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_281)   --->   "%xor_ln189_160 = xor i1 %tmp_2455, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1852 'xor' 'xor_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_281 = and i1 %tmp_2454, i1 %xor_ln189_160" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1853 'and' 'and_ln189_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%select_ln189_160 = select i1 %and_ln189_281, i1 %icmp_ln189_162, i1 %icmp_ln189_163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1854 'select' 'select_ln189_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%tmp_2456 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_40, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1855 'bitselect' 'tmp_2456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%xor_ln189_232 = xor i1 %tmp_2456, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1856 'xor' 'xor_ln189_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%and_ln189_282 = and i1 %icmp_ln189_161, i1 %xor_ln189_232" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1857 'and' 'and_ln189_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_285)   --->   "%select_ln189_161 = select i1 %and_ln189_281, i1 %and_ln189_282, i1 %icmp_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1858 'select' 'select_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%and_ln189_283 = and i1 %and_ln189_281, i1 %icmp_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1859 'and' 'and_ln189_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%xor_ln189_161 = xor i1 %select_ln189_160, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1860 'xor' 'xor_ln189_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%or_ln189_121 = or i1 %tmp_2455, i1 %xor_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1861 'or' 'or_ln189_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_284)   --->   "%xor_ln189_162 = xor i1 %tmp_2451, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1862 'xor' 'xor_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1863 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_284 = and i1 %or_ln189_121, i1 %xor_ln189_162" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1863 'and' 'and_ln189_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_285 = and i1 %tmp_2455, i1 %select_ln189_161" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1864 'and' 'and_ln189_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%or_ln189_184 = or i1 %and_ln189_283, i1 %and_ln189_285" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1865 'or' 'or_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%xor_ln189_163 = xor i1 %or_ln189_184, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1866 'xor' 'xor_ln189_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_122)   --->   "%and_ln189_286 = and i1 %tmp_2451, i1 %xor_ln189_163" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1867 'and' 'and_ln189_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_68)   --->   "%select_ln189_162 = select i1 %and_ln189_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1868 'select' 'select_ln189_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_122 = or i1 %and_ln189_284, i1 %and_ln189_286" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1869 'or' 'or_ln189_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_68 = select i1 %or_ln189_122, i13 %select_ln189_162, i13 %add_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1870 'select' 'masked_kernel_68' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_288)   --->   "%tmp_2460 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1871 'bitselect' 'tmp_2460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_288)   --->   "%xor_ln189_164 = xor i1 %tmp_2461, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1872 'xor' 'xor_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_288 = and i1 %tmp_2460, i1 %xor_ln189_164" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1873 'and' 'and_ln189_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%select_ln189_164 = select i1 %and_ln189_288, i1 %icmp_ln189_166, i1 %icmp_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1874 'select' 'select_ln189_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%tmp_2462 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_41, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1875 'bitselect' 'tmp_2462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%xor_ln189_233 = xor i1 %tmp_2462, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1876 'xor' 'xor_ln189_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%and_ln189_289 = and i1 %icmp_ln189_165, i1 %xor_ln189_233" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1877 'and' 'and_ln189_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_292)   --->   "%select_ln189_165 = select i1 %and_ln189_288, i1 %and_ln189_289, i1 %icmp_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1878 'select' 'select_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%and_ln189_290 = and i1 %and_ln189_288, i1 %icmp_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1879 'and' 'and_ln189_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%xor_ln189_165 = xor i1 %select_ln189_164, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1880 'xor' 'xor_ln189_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%or_ln189_124 = or i1 %tmp_2461, i1 %xor_ln189_165" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1881 'or' 'or_ln189_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_291)   --->   "%xor_ln189_166 = xor i1 %tmp_2457, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1882 'xor' 'xor_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1883 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_291 = and i1 %or_ln189_124, i1 %xor_ln189_166" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1883 'and' 'and_ln189_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_292 = and i1 %tmp_2461, i1 %select_ln189_165" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1884 'and' 'and_ln189_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%or_ln189_185 = or i1 %and_ln189_290, i1 %and_ln189_292" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1885 'or' 'or_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%xor_ln189_167 = xor i1 %or_ln189_185, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1886 'xor' 'xor_ln189_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_125)   --->   "%and_ln189_293 = and i1 %tmp_2457, i1 %xor_ln189_167" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1887 'and' 'and_ln189_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_41)   --->   "%select_ln189_166 = select i1 %and_ln189_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1888 'select' 'select_ln189_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_125 = or i1 %and_ln189_291, i1 %and_ln189_293" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1889 'or' 'or_ln189_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_41 = select i1 %or_ln189_125, i13 %select_ln189_166, i13 %add_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1890 'select' 'masked_kernel_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_295)   --->   "%tmp_2483 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1891 'bitselect' 'tmp_2483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_295)   --->   "%xor_ln189_168 = xor i1 %tmp_2484, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1892 'xor' 'xor_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_295 = and i1 %tmp_2483, i1 %xor_ln189_168" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1893 'and' 'and_ln189_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%select_ln189_168 = select i1 %and_ln189_295, i1 %icmp_ln189_170, i1 %icmp_ln189_171" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1894 'select' 'select_ln189_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%tmp_2485 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_42, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1895 'bitselect' 'tmp_2485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%xor_ln189_234 = xor i1 %tmp_2485, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1896 'xor' 'xor_ln189_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%and_ln189_296 = and i1 %icmp_ln189_169, i1 %xor_ln189_234" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1897 'and' 'and_ln189_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_299)   --->   "%select_ln189_169 = select i1 %and_ln189_295, i1 %and_ln189_296, i1 %icmp_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1898 'select' 'select_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%and_ln189_297 = and i1 %and_ln189_295, i1 %icmp_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1899 'and' 'and_ln189_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%xor_ln189_169 = xor i1 %select_ln189_168, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1900 'xor' 'xor_ln189_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%or_ln189_127 = or i1 %tmp_2484, i1 %xor_ln189_169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1901 'or' 'or_ln189_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_298)   --->   "%xor_ln189_170 = xor i1 %tmp_2480, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1902 'xor' 'xor_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_298 = and i1 %or_ln189_127, i1 %xor_ln189_170" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1903 'and' 'and_ln189_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_299 = and i1 %tmp_2484, i1 %select_ln189_169" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1904 'and' 'and_ln189_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%or_ln189_186 = or i1 %and_ln189_297, i1 %and_ln189_299" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1905 'or' 'or_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%xor_ln189_171 = xor i1 %or_ln189_186, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1906 'xor' 'xor_ln189_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_128)   --->   "%and_ln189_300 = and i1 %tmp_2480, i1 %xor_ln189_171" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1907 'and' 'and_ln189_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_69)   --->   "%select_ln189_170 = select i1 %and_ln189_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1908 'select' 'select_ln189_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_128 = or i1 %and_ln189_298, i1 %and_ln189_300" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1909 'or' 'or_ln189_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_69 = select i1 %or_ln189_128, i13 %select_ln189_170, i13 %add_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1910 'select' 'masked_kernel_69' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_302)   --->   "%tmp_2489 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1911 'bitselect' 'tmp_2489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_302)   --->   "%xor_ln189_172 = xor i1 %tmp_2490, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1912 'xor' 'xor_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_302 = and i1 %tmp_2489, i1 %xor_ln189_172" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1913 'and' 'and_ln189_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%select_ln189_172 = select i1 %and_ln189_302, i1 %icmp_ln189_174, i1 %icmp_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1914 'select' 'select_ln189_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%tmp_2491 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_43, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1915 'bitselect' 'tmp_2491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%xor_ln189_235 = xor i1 %tmp_2491, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1916 'xor' 'xor_ln189_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%and_ln189_303 = and i1 %icmp_ln189_173, i1 %xor_ln189_235" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1917 'and' 'and_ln189_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_306)   --->   "%select_ln189_173 = select i1 %and_ln189_302, i1 %and_ln189_303, i1 %icmp_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1918 'select' 'select_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%and_ln189_304 = and i1 %and_ln189_302, i1 %icmp_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1919 'and' 'and_ln189_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%xor_ln189_173 = xor i1 %select_ln189_172, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1920 'xor' 'xor_ln189_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%or_ln189_130 = or i1 %tmp_2490, i1 %xor_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1921 'or' 'or_ln189_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_305)   --->   "%xor_ln189_174 = xor i1 %tmp_2486, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1922 'xor' 'xor_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_305 = and i1 %or_ln189_130, i1 %xor_ln189_174" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1923 'and' 'and_ln189_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_306 = and i1 %tmp_2490, i1 %select_ln189_173" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1924 'and' 'and_ln189_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%or_ln189_187 = or i1 %and_ln189_304, i1 %and_ln189_306" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1925 'or' 'or_ln189_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%xor_ln189_175 = xor i1 %or_ln189_187, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1926 'xor' 'xor_ln189_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_131)   --->   "%and_ln189_307 = and i1 %tmp_2486, i1 %xor_ln189_175" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1927 'and' 'and_ln189_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_43)   --->   "%select_ln189_174 = select i1 %and_ln189_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1928 'select' 'select_ln189_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_131 = or i1 %and_ln189_305, i1 %and_ln189_307" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1929 'or' 'or_ln189_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_43 = select i1 %or_ln189_131, i13 %select_ln189_174, i13 %add_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1930 'select' 'masked_kernel_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_309)   --->   "%tmp_2512 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1931 'bitselect' 'tmp_2512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_309)   --->   "%xor_ln189_176 = xor i1 %tmp_2513, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1932 'xor' 'xor_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_309 = and i1 %tmp_2512, i1 %xor_ln189_176" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1933 'and' 'and_ln189_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%select_ln189_176 = select i1 %and_ln189_309, i1 %icmp_ln189_178, i1 %icmp_ln189_179" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1934 'select' 'select_ln189_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%tmp_2514 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_44, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1935 'bitselect' 'tmp_2514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%xor_ln189_236 = xor i1 %tmp_2514, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1936 'xor' 'xor_ln189_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%and_ln189_310 = and i1 %icmp_ln189_177, i1 %xor_ln189_236" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1937 'and' 'and_ln189_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_313)   --->   "%select_ln189_177 = select i1 %and_ln189_309, i1 %and_ln189_310, i1 %icmp_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1938 'select' 'select_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%and_ln189_311 = and i1 %and_ln189_309, i1 %icmp_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1939 'and' 'and_ln189_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%xor_ln189_177 = xor i1 %select_ln189_176, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1940 'xor' 'xor_ln189_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%or_ln189_133 = or i1 %tmp_2513, i1 %xor_ln189_177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1941 'or' 'or_ln189_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_312)   --->   "%xor_ln189_178 = xor i1 %tmp_2509, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1942 'xor' 'xor_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_312 = and i1 %or_ln189_133, i1 %xor_ln189_178" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1943 'and' 'and_ln189_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_313 = and i1 %tmp_2513, i1 %select_ln189_177" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1944 'and' 'and_ln189_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%or_ln189_188 = or i1 %and_ln189_311, i1 %and_ln189_313" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1945 'or' 'or_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%xor_ln189_179 = xor i1 %or_ln189_188, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1946 'xor' 'xor_ln189_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_134)   --->   "%and_ln189_314 = and i1 %tmp_2509, i1 %xor_ln189_179" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1947 'and' 'and_ln189_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_70)   --->   "%select_ln189_178 = select i1 %and_ln189_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1948 'select' 'select_ln189_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_134 = or i1 %and_ln189_312, i1 %and_ln189_314" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1949 'or' 'or_ln189_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1950 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_70 = select i1 %or_ln189_134, i13 %select_ln189_178, i13 %add_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1950 'select' 'masked_kernel_70' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_316)   --->   "%tmp_2518 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1951 'bitselect' 'tmp_2518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_316)   --->   "%xor_ln189_180 = xor i1 %tmp_2519, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1952 'xor' 'xor_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_316 = and i1 %tmp_2518, i1 %xor_ln189_180" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1953 'and' 'and_ln189_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%select_ln189_180 = select i1 %and_ln189_316, i1 %icmp_ln189_182, i1 %icmp_ln189_183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1954 'select' 'select_ln189_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%tmp_2520 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_45, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1955 'bitselect' 'tmp_2520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%xor_ln189_237 = xor i1 %tmp_2520, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1956 'xor' 'xor_ln189_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%and_ln189_317 = and i1 %icmp_ln189_181, i1 %xor_ln189_237" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1957 'and' 'and_ln189_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_320)   --->   "%select_ln189_181 = select i1 %and_ln189_316, i1 %and_ln189_317, i1 %icmp_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1958 'select' 'select_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%and_ln189_318 = and i1 %and_ln189_316, i1 %icmp_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1959 'and' 'and_ln189_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%xor_ln189_181 = xor i1 %select_ln189_180, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1960 'xor' 'xor_ln189_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%or_ln189_136 = or i1 %tmp_2519, i1 %xor_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1961 'or' 'or_ln189_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_319)   --->   "%xor_ln189_182 = xor i1 %tmp_2515, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1962 'xor' 'xor_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_319 = and i1 %or_ln189_136, i1 %xor_ln189_182" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1963 'and' 'and_ln189_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_320 = and i1 %tmp_2519, i1 %select_ln189_181" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1964 'and' 'and_ln189_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%or_ln189_189 = or i1 %and_ln189_318, i1 %and_ln189_320" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1965 'or' 'or_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%xor_ln189_183 = xor i1 %or_ln189_189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1966 'xor' 'xor_ln189_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_137)   --->   "%and_ln189_321 = and i1 %tmp_2515, i1 %xor_ln189_183" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1967 'and' 'and_ln189_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_45)   --->   "%select_ln189_182 = select i1 %and_ln189_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1968 'select' 'select_ln189_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_137 = or i1 %and_ln189_319, i1 %and_ln189_321" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1969 'or' 'or_ln189_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_45 = select i1 %or_ln189_137, i13 %select_ln189_182, i13 %add_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1970 'select' 'masked_kernel_45' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_323)   --->   "%tmp_2541 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1971 'bitselect' 'tmp_2541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_323)   --->   "%xor_ln189_184 = xor i1 %tmp_2542, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1972 'xor' 'xor_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_323 = and i1 %tmp_2541, i1 %xor_ln189_184" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1973 'and' 'and_ln189_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%select_ln189_184 = select i1 %and_ln189_323, i1 %icmp_ln189_186, i1 %icmp_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1974 'select' 'select_ln189_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%tmp_2543 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_46, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1975 'bitselect' 'tmp_2543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%xor_ln189_238 = xor i1 %tmp_2543, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1976 'xor' 'xor_ln189_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%and_ln189_324 = and i1 %icmp_ln189_185, i1 %xor_ln189_238" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1977 'and' 'and_ln189_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_327)   --->   "%select_ln189_185 = select i1 %and_ln189_323, i1 %and_ln189_324, i1 %icmp_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1978 'select' 'select_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%and_ln189_325 = and i1 %and_ln189_323, i1 %icmp_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1979 'and' 'and_ln189_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%xor_ln189_185 = xor i1 %select_ln189_184, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1980 'xor' 'xor_ln189_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%or_ln189_139 = or i1 %tmp_2542, i1 %xor_ln189_185" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1981 'or' 'or_ln189_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_326)   --->   "%xor_ln189_186 = xor i1 %tmp_2538, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1982 'xor' 'xor_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_326 = and i1 %or_ln189_139, i1 %xor_ln189_186" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1983 'and' 'and_ln189_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_327 = and i1 %tmp_2542, i1 %select_ln189_185" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1984 'and' 'and_ln189_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%or_ln189_190 = or i1 %and_ln189_325, i1 %and_ln189_327" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1985 'or' 'or_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%xor_ln189_187 = xor i1 %or_ln189_190, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1986 'xor' 'xor_ln189_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_140)   --->   "%and_ln189_328 = and i1 %tmp_2538, i1 %xor_ln189_187" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1987 'and' 'and_ln189_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_71)   --->   "%select_ln189_186 = select i1 %and_ln189_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1988 'select' 'select_ln189_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_140 = or i1 %and_ln189_326, i1 %and_ln189_328" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1989 'or' 'or_ln189_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_71 = select i1 %or_ln189_140, i13 %select_ln189_186, i13 %add_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1990 'select' 'masked_kernel_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_330)   --->   "%tmp_2547 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1991 'bitselect' 'tmp_2547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_330)   --->   "%xor_ln189_188 = xor i1 %tmp_2548, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1992 'xor' 'xor_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_330 = and i1 %tmp_2547, i1 %xor_ln189_188" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1993 'and' 'and_ln189_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%select_ln189_188 = select i1 %and_ln189_330, i1 %icmp_ln189_190, i1 %icmp_ln189_191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1994 'select' 'select_ln189_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%tmp_2549 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_47, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1995 'bitselect' 'tmp_2549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%xor_ln189_239 = xor i1 %tmp_2549, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1996 'xor' 'xor_ln189_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%and_ln189_331 = and i1 %icmp_ln189_189, i1 %xor_ln189_239" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1997 'and' 'and_ln189_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_334)   --->   "%select_ln189_189 = select i1 %and_ln189_330, i1 %and_ln189_331, i1 %icmp_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1998 'select' 'select_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%and_ln189_332 = and i1 %and_ln189_330, i1 %icmp_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1999 'and' 'and_ln189_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%xor_ln189_189 = xor i1 %select_ln189_188, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2000 'xor' 'xor_ln189_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%or_ln189_142 = or i1 %tmp_2548, i1 %xor_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2001 'or' 'or_ln189_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_333)   --->   "%xor_ln189_190 = xor i1 %tmp_2544, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2002 'xor' 'xor_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_333 = and i1 %or_ln189_142, i1 %xor_ln189_190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2003 'and' 'and_ln189_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_334 = and i1 %tmp_2548, i1 %select_ln189_189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2004 'and' 'and_ln189_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%or_ln189_191 = or i1 %and_ln189_332, i1 %and_ln189_334" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2005 'or' 'or_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%xor_ln189_191 = xor i1 %or_ln189_191, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2006 'xor' 'xor_ln189_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_143)   --->   "%and_ln189_335 = and i1 %tmp_2544, i1 %xor_ln189_191" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2007 'and' 'and_ln189_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_47)   --->   "%select_ln189_190 = select i1 %and_ln189_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2008 'select' 'select_ln189_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_143 = or i1 %and_ln189_333, i1 %and_ln189_335" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2009 'or' 'or_ln189_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_47 = select i1 %or_ln189_143, i13 %select_ln189_190, i13 %add_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2010 'select' 'masked_kernel_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i13 %masked_kernel_48" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2011 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2012 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2013 [1/1] (0.75ns)   --->   "%sum_480 = add i13 %masked_kernel, i13 %masked_kernel_48" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2013 'add' 'sum_480' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2014 [1/1] (0.75ns)   --->   "%add_ln191 = add i14 %sext_ln191_1, i14 %sext_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2014 'add' 'add_ln191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_1883 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2015 'bitselect' 'tmp_1883' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_1884 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_480, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2016 'bitselect' 'tmp_1884' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%xor_ln191 = xor i1 %tmp_1883, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2017 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%and_ln191 = and i1 %tmp_1884, i1 %xor_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2018 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%xor_ln191_1 = xor i1 %tmp_1883, i1 %tmp_1884" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2019 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node sum_481)   --->   "%select_ln191 = select i1 %and_ln191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2020 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2021 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_481 = select i1 %xor_ln191_1, i13 %select_ln191, i13 %sum_480" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2021 'select' 'sum_481' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2022 [1/1] (0.00ns)   --->   "%tmp_754 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_481, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2022 'partselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2023 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i11 %tmp_754" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2023 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_1885 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_481, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2024 'bitselect' 'tmp_1885' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2025 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i13 %sum_481" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2025 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_767 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2026 'bitconcatenate' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2027 [1/1] (0.71ns)   --->   "%icmp_ln193 = icmp_eq  i9 %tmp_767, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2027 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2028 [1/1] (0.73ns)   --->   "%add_ln193 = add i12 %sext_ln193, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2028 'add' 'add_ln193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln193 = select i1 %icmp_ln193, i12 %sext_ln193, i12 %add_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2029 'select' 'select_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2030 [1/1] (0.29ns) (out node of the LUT)   --->   "%index = select i1 %tmp_1885, i12 %select_ln193, i12 %sext_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2030 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2031 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i12 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2031 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_1886 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2032 'bitselect' 'tmp_1886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2033 [1/1] (0.30ns)   --->   "%index_48 = select i1 %tmp_1886, i11 0, i11 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2033 'select' 'index_48' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i11 %index_48" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2034 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_1887 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_48, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2035 'bitselect' 'tmp_1887' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2036 [1/1] (0.30ns)   --->   "%index_49 = select i1 %tmp_1887, i10 1023, i10 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2036 'select' 'index_49' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_49" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2037 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2038 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2038 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2039 [2/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2039 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i13 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2040 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2041 'sext' 'sext_ln191_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2042 [1/1] (0.75ns)   --->   "%sum_483 = add i13 %masked_kernel_3, i13 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2042 'add' 'sum_483' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2043 [1/1] (0.75ns)   --->   "%add_ln191_1 = add i14 %sext_ln191_3, i14 %sext_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2043 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_1912 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_1, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2044 'bitselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_1913 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_483, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2045 'bitselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%xor_ln191_2 = xor i1 %tmp_1912, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2046 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%and_ln191_1 = and i1 %tmp_1913, i1 %xor_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2047 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%xor_ln191_3 = xor i1 %tmp_1912, i1 %tmp_1913" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2048 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node sum_484)   --->   "%select_ln191_2 = select i1 %and_ln191_1, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2049 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2050 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_484 = select i1 %xor_ln191_3, i13 %select_ln191_2, i13 %sum_483" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2050 'select' 'sum_484' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_756 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_484, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2051 'partselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i11 %tmp_756" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2052 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node index_50)   --->   "%tmp_1914 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_484, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2053 'bitselect' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2054 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i13 %sum_484" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2054 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_776 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_3, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2055 'bitconcatenate' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2056 [1/1] (0.71ns)   --->   "%icmp_ln193_1 = icmp_eq  i9 %tmp_776, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2056 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2057 [1/1] (0.73ns)   --->   "%add_ln193_1 = add i12 %sext_ln193_1, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2057 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node index_50)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i12 %sext_ln193_1, i12 %add_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2058 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2059 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_50 = select i1 %tmp_1914, i12 %select_ln193_1, i12 %sext_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2059 'select' 'index_50' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i12 %index_50" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2060 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_1915 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_50, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2061 'bitselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2062 [1/1] (0.30ns)   --->   "%index_51 = select i1 %tmp_1915, i11 0, i11 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2062 'select' 'index_51' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i11 %index_51" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2063 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_1916 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_51, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2064 'bitselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2065 [1/1] (0.30ns)   --->   "%index_52 = select i1 %tmp_1916, i10 1023, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2065 'select' 'index_52' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_52" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2066 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2067 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2067 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2068 [2/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2068 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i13 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2069 'sext' 'sext_ln191_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2070 'sext' 'sext_ln191_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2071 [1/1] (0.75ns)   --->   "%sum_486 = add i13 %masked_kernel_5, i13 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2071 'add' 'sum_486' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2072 [1/1] (0.75ns)   --->   "%add_ln191_2 = add i14 %sext_ln191_5, i14 %sext_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2072 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_1941 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_2, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2073 'bitselect' 'tmp_1941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_1942 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_486, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2074 'bitselect' 'tmp_1942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%xor_ln191_4 = xor i1 %tmp_1941, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2075 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%and_ln191_2 = and i1 %tmp_1942, i1 %xor_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2076 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%xor_ln191_5 = xor i1 %tmp_1941, i1 %tmp_1942" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2077 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node sum_487)   --->   "%select_ln191_4 = select i1 %and_ln191_2, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2078 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2079 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_487 = select i1 %xor_ln191_5, i13 %select_ln191_4, i13 %sum_486" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2079 'select' 'sum_487' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_758 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_487, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2080 'partselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i11 %tmp_758" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2081 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node index_53)   --->   "%tmp_1943 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_487, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2082 'bitselect' 'tmp_1943' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i13 %sum_487" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2083 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_785 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_6, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2084 'bitconcatenate' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2085 [1/1] (0.71ns)   --->   "%icmp_ln193_2 = icmp_eq  i9 %tmp_785, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2085 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2086 [1/1] (0.73ns)   --->   "%add_ln193_2 = add i12 %sext_ln193_2, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2086 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node index_53)   --->   "%select_ln193_2 = select i1 %icmp_ln193_2, i12 %sext_ln193_2, i12 %add_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2087 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2088 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_53 = select i1 %tmp_1943, i12 %select_ln193_2, i12 %sext_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2088 'select' 'index_53' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i12 %index_53" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2089 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_1944 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_53, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2090 'bitselect' 'tmp_1944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2091 [1/1] (0.30ns)   --->   "%index_54 = select i1 %tmp_1944, i11 0, i11 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2091 'select' 'index_54' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i11 %index_54" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2092 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_1945 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_54, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2093 'bitselect' 'tmp_1945' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2094 [1/1] (0.30ns)   --->   "%index_55 = select i1 %tmp_1945, i10 1023, i10 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2094 'select' 'index_55' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_55" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2095 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2096 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2096 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2097 [2/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2097 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i13 %masked_kernel_51" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2098 'sext' 'sext_ln191_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2099 'sext' 'sext_ln191_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2100 [1/1] (0.75ns)   --->   "%sum_489 = add i13 %masked_kernel_7, i13 %masked_kernel_51" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2100 'add' 'sum_489' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2101 [1/1] (0.75ns)   --->   "%add_ln191_3 = add i14 %sext_ln191_7, i14 %sext_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2101 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_1970 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_3, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2102 'bitselect' 'tmp_1970' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_1971 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_489, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2103 'bitselect' 'tmp_1971' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%xor_ln191_6 = xor i1 %tmp_1970, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2104 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%and_ln191_3 = and i1 %tmp_1971, i1 %xor_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2105 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%xor_ln191_7 = xor i1 %tmp_1970, i1 %tmp_1971" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2106 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node sum_490)   --->   "%select_ln191_6 = select i1 %and_ln191_3, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2107 'select' 'select_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2108 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_490 = select i1 %xor_ln191_7, i13 %select_ln191_6, i13 %sum_489" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2108 'select' 'sum_490' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_760 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_490, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2109 'partselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i11 %tmp_760" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2110 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node index_56)   --->   "%tmp_1972 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_490, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2111 'bitselect' 'tmp_1972' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i13 %sum_490" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2112 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_794 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_9, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2113 'bitconcatenate' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2114 [1/1] (0.71ns)   --->   "%icmp_ln193_3 = icmp_eq  i9 %tmp_794, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2114 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2115 [1/1] (0.73ns)   --->   "%add_ln193_3 = add i12 %sext_ln193_3, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2115 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node index_56)   --->   "%select_ln193_3 = select i1 %icmp_ln193_3, i12 %sext_ln193_3, i12 %add_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2116 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2117 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_56 = select i1 %tmp_1972, i12 %select_ln193_3, i12 %sext_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2117 'select' 'index_56' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2118 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i12 %index_56" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2118 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_1973 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_56, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2119 'bitselect' 'tmp_1973' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2120 [1/1] (0.30ns)   --->   "%index_57 = select i1 %tmp_1973, i11 0, i11 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2120 'select' 'index_57' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i11 %index_57" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2121 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_1974 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_57, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2122 'bitselect' 'tmp_1974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2123 [1/1] (0.30ns)   --->   "%index_58 = select i1 %tmp_1974, i10 1023, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2123 'select' 'index_58' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_58" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2124 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2125 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2125 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2126 [2/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2126 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i13 %masked_kernel_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2127 'sext' 'sext_ln191_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2128 'sext' 'sext_ln191_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2129 [1/1] (0.75ns)   --->   "%sum_492 = add i13 %masked_kernel_9, i13 %masked_kernel_52" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2129 'add' 'sum_492' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2130 [1/1] (0.75ns)   --->   "%add_ln191_4 = add i14 %sext_ln191_9, i14 %sext_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2130 'add' 'add_ln191_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2131 [1/1] (0.00ns)   --->   "%tmp_1999 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_4, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2131 'bitselect' 'tmp_1999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_2000 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_492, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2132 'bitselect' 'tmp_2000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%xor_ln191_8 = xor i1 %tmp_1999, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2133 'xor' 'xor_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%and_ln191_4 = and i1 %tmp_2000, i1 %xor_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2134 'and' 'and_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%xor_ln191_9 = xor i1 %tmp_1999, i1 %tmp_2000" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2135 'xor' 'xor_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node sum_493)   --->   "%select_ln191_8 = select i1 %and_ln191_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2136 'select' 'select_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2137 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_493 = select i1 %xor_ln191_9, i13 %select_ln191_8, i13 %sum_492" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2137 'select' 'sum_493' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_762 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_493, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2138 'partselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln193_4 = sext i11 %tmp_762" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2139 'sext' 'sext_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node index_59)   --->   "%tmp_2001 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_493, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2140 'bitselect' 'tmp_2001' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2141 [1/1] (0.00ns)   --->   "%trunc_ln193_12 = trunc i13 %sum_493" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2141 'trunc' 'trunc_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_803 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_12, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2142 'bitconcatenate' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2143 [1/1] (0.71ns)   --->   "%icmp_ln193_4 = icmp_eq  i9 %tmp_803, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2143 'icmp' 'icmp_ln193_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2144 [1/1] (0.73ns)   --->   "%add_ln193_4 = add i12 %sext_ln193_4, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2144 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node index_59)   --->   "%select_ln193_4 = select i1 %icmp_ln193_4, i12 %sext_ln193_4, i12 %add_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2145 'select' 'select_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2146 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_59 = select i1 %tmp_2001, i12 %select_ln193_4, i12 %sext_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2146 'select' 'index_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln193_13 = trunc i12 %index_59" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2147 'trunc' 'trunc_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2148 [1/1] (0.00ns)   --->   "%tmp_2002 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_59, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2148 'bitselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2149 [1/1] (0.30ns)   --->   "%index_60 = select i1 %tmp_2002, i11 0, i11 %trunc_ln193_13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2149 'select' 'index_60' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln193_14 = trunc i11 %index_60" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2150 'trunc' 'trunc_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_2003 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_60, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2151 'bitselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2152 [1/1] (0.30ns)   --->   "%index_61 = select i1 %tmp_2003, i10 1023, i10 %trunc_ln193_14" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2152 'select' 'index_61' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i10 %index_61" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2153 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2154 [1/1] (0.00ns)   --->   "%inv_table_addr_4 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2154 'getelementptr' 'inv_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2155 [2/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2155 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i13 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2156 'sext' 'sext_ln191_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2157 'sext' 'sext_ln191_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2158 [1/1] (0.75ns)   --->   "%sum_495 = add i13 %masked_kernel_11, i13 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2158 'add' 'sum_495' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2159 [1/1] (0.75ns)   --->   "%add_ln191_5 = add i14 %sext_ln191_11, i14 %sext_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2159 'add' 'add_ln191_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_2028 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_5, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2160 'bitselect' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_2029 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_495, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2161 'bitselect' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%xor_ln191_10 = xor i1 %tmp_2028, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2162 'xor' 'xor_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%and_ln191_5 = and i1 %tmp_2029, i1 %xor_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2163 'and' 'and_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%xor_ln191_11 = xor i1 %tmp_2028, i1 %tmp_2029" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2164 'xor' 'xor_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node sum_496)   --->   "%select_ln191_10 = select i1 %and_ln191_5, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2165 'select' 'select_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2166 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_496 = select i1 %xor_ln191_11, i13 %select_ln191_10, i13 %sum_495" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2166 'select' 'sum_496' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_764 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_496, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2167 'partselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln193_5 = sext i11 %tmp_764" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2168 'sext' 'sext_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node index_62)   --->   "%tmp_2030 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_496, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2169 'bitselect' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln193_15 = trunc i13 %sum_496" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2170 'trunc' 'trunc_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2171 [1/1] (0.00ns)   --->   "%tmp_812 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_15, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2171 'bitconcatenate' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2172 [1/1] (0.71ns)   --->   "%icmp_ln193_5 = icmp_eq  i9 %tmp_812, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2172 'icmp' 'icmp_ln193_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2173 [1/1] (0.73ns)   --->   "%add_ln193_5 = add i12 %sext_ln193_5, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2173 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node index_62)   --->   "%select_ln193_5 = select i1 %icmp_ln193_5, i12 %sext_ln193_5, i12 %add_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2174 'select' 'select_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2175 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_62 = select i1 %tmp_2030, i12 %select_ln193_5, i12 %sext_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2175 'select' 'index_62' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2176 [1/1] (0.00ns)   --->   "%trunc_ln193_16 = trunc i12 %index_62" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2176 'trunc' 'trunc_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_2031 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_62, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2177 'bitselect' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2178 [1/1] (0.30ns)   --->   "%index_63 = select i1 %tmp_2031, i11 0, i11 %trunc_ln193_16" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2178 'select' 'index_63' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln193_17 = trunc i11 %index_63" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2179 'trunc' 'trunc_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_2032 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_63, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2180 'bitselect' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2181 [1/1] (0.30ns)   --->   "%index_64 = select i1 %tmp_2032, i10 1023, i10 %trunc_ln193_17" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2181 'select' 'index_64' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln196_5 = zext i10 %index_64" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2182 'zext' 'zext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2183 [1/1] (0.00ns)   --->   "%inv_table_addr_5 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2183 'getelementptr' 'inv_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2184 [2/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2184 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i13 %masked_kernel_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2185 'sext' 'sext_ln191_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2186 'sext' 'sext_ln191_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2187 [1/1] (0.75ns)   --->   "%sum_498 = add i13 %masked_kernel_13, i13 %masked_kernel_54" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2187 'add' 'sum_498' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2188 [1/1] (0.75ns)   --->   "%add_ln191_6 = add i14 %sext_ln191_13, i14 %sext_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2188 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_2057 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_6, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2189 'bitselect' 'tmp_2057' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_2058 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_498, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2190 'bitselect' 'tmp_2058' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%xor_ln191_12 = xor i1 %tmp_2057, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2191 'xor' 'xor_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%and_ln191_6 = and i1 %tmp_2058, i1 %xor_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2192 'and' 'and_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%xor_ln191_13 = xor i1 %tmp_2057, i1 %tmp_2058" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2193 'xor' 'xor_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node sum_499)   --->   "%select_ln191_12 = select i1 %and_ln191_6, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2194 'select' 'select_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2195 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_499 = select i1 %xor_ln191_13, i13 %select_ln191_12, i13 %sum_498" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2195 'select' 'sum_499' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2196 [1/1] (0.00ns)   --->   "%tmp_766 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_499, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2196 'partselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln193_6 = sext i11 %tmp_766" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2197 'sext' 'sext_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node index_65)   --->   "%tmp_2059 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_499, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2198 'bitselect' 'tmp_2059' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln193_18 = trunc i13 %sum_499" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2199 'trunc' 'trunc_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_821 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_18, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2200 'bitconcatenate' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2201 [1/1] (0.71ns)   --->   "%icmp_ln193_6 = icmp_eq  i9 %tmp_821, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2201 'icmp' 'icmp_ln193_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2202 [1/1] (0.73ns)   --->   "%add_ln193_6 = add i12 %sext_ln193_6, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2202 'add' 'add_ln193_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node index_65)   --->   "%select_ln193_6 = select i1 %icmp_ln193_6, i12 %sext_ln193_6, i12 %add_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2203 'select' 'select_ln193_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2204 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_65 = select i1 %tmp_2059, i12 %select_ln193_6, i12 %sext_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2204 'select' 'index_65' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln193_19 = trunc i12 %index_65" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2205 'trunc' 'trunc_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_2060 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_65, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2206 'bitselect' 'tmp_2060' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2207 [1/1] (0.30ns)   --->   "%index_66 = select i1 %tmp_2060, i11 0, i11 %trunc_ln193_19" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2207 'select' 'index_66' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln193_20 = trunc i11 %index_66" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2208 'trunc' 'trunc_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_2061 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_66, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2209 'bitselect' 'tmp_2061' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2210 [1/1] (0.30ns)   --->   "%index_67 = select i1 %tmp_2061, i10 1023, i10 %trunc_ln193_20" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2210 'select' 'index_67' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln196_6 = zext i10 %index_67" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2211 'zext' 'zext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2212 [1/1] (0.00ns)   --->   "%inv_table_addr_6 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2212 'getelementptr' 'inv_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2213 [2/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2213 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i13 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2214 'sext' 'sext_ln191_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2215 'sext' 'sext_ln191_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2216 [1/1] (0.75ns)   --->   "%sum_501 = add i13 %masked_kernel_15, i13 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2216 'add' 'sum_501' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2217 [1/1] (0.75ns)   --->   "%add_ln191_7 = add i14 %sext_ln191_15, i14 %sext_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2217 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_2086 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_7, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2218 'bitselect' 'tmp_2086' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_2087 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_501, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2219 'bitselect' 'tmp_2087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%xor_ln191_14 = xor i1 %tmp_2086, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2220 'xor' 'xor_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%and_ln191_7 = and i1 %tmp_2087, i1 %xor_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2221 'and' 'and_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%xor_ln191_15 = xor i1 %tmp_2086, i1 %tmp_2087" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2222 'xor' 'xor_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node sum_502)   --->   "%select_ln191_14 = select i1 %and_ln191_7, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2223 'select' 'select_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2224 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_502 = select i1 %xor_ln191_15, i13 %select_ln191_14, i13 %sum_501" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2224 'select' 'sum_502' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_830 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_502, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2225 'partselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln193_7 = sext i11 %tmp_830" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2226 'sext' 'sext_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node index_68)   --->   "%tmp_2088 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_502, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2227 'bitselect' 'tmp_2088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln193_21 = trunc i13 %sum_502" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2228 'trunc' 'trunc_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_831 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_21, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2229 'bitconcatenate' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2230 [1/1] (0.71ns)   --->   "%icmp_ln193_7 = icmp_eq  i9 %tmp_831, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2230 'icmp' 'icmp_ln193_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2231 [1/1] (0.73ns)   --->   "%add_ln193_7 = add i12 %sext_ln193_7, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2231 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node index_68)   --->   "%select_ln193_7 = select i1 %icmp_ln193_7, i12 %sext_ln193_7, i12 %add_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2232 'select' 'select_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2233 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_68 = select i1 %tmp_2088, i12 %select_ln193_7, i12 %sext_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2233 'select' 'index_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln193_22 = trunc i12 %index_68" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2234 'trunc' 'trunc_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_2089 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_68, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2235 'bitselect' 'tmp_2089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2236 [1/1] (0.30ns)   --->   "%index_69 = select i1 %tmp_2089, i11 0, i11 %trunc_ln193_22" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2236 'select' 'index_69' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2237 [1/1] (0.00ns)   --->   "%trunc_ln193_23 = trunc i11 %index_69" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2237 'trunc' 'trunc_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_2090 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_69, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2238 'bitselect' 'tmp_2090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2239 [1/1] (0.30ns)   --->   "%index_70 = select i1 %tmp_2090, i10 1023, i10 %trunc_ln193_23" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2239 'select' 'index_70' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln196_7 = zext i10 %index_70" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2240 'zext' 'zext_ln196_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2241 [1/1] (0.00ns)   --->   "%inv_table_addr_7 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2241 'getelementptr' 'inv_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2242 [2/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2242 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i13 %masked_kernel_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2243 'sext' 'sext_ln191_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln191_17 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2244 'sext' 'sext_ln191_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2245 [1/1] (0.75ns)   --->   "%sum_504 = add i13 %masked_kernel_17, i13 %masked_kernel_56" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2245 'add' 'sum_504' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2246 [1/1] (0.75ns)   --->   "%add_ln191_8 = add i14 %sext_ln191_17, i14 %sext_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2246 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_2115 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_8, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2247 'bitselect' 'tmp_2115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_2116 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_504, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2248 'bitselect' 'tmp_2116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%xor_ln191_16 = xor i1 %tmp_2115, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2249 'xor' 'xor_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%and_ln191_8 = and i1 %tmp_2116, i1 %xor_ln191_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2250 'and' 'and_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%xor_ln191_17 = xor i1 %tmp_2115, i1 %tmp_2116" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2251 'xor' 'xor_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node sum_505)   --->   "%select_ln191_16 = select i1 %and_ln191_8, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2252 'select' 'select_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2253 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_505 = select i1 %xor_ln191_17, i13 %select_ln191_16, i13 %sum_504" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2253 'select' 'sum_505' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_840 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_505, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2254 'partselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln193_8 = sext i11 %tmp_840" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2255 'sext' 'sext_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node index_71)   --->   "%tmp_2117 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_505, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2256 'bitselect' 'tmp_2117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2257 [1/1] (0.00ns)   --->   "%trunc_ln193_24 = trunc i13 %sum_505" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2257 'trunc' 'trunc_ln193_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_841 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_24, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2258 'bitconcatenate' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2259 [1/1] (0.71ns)   --->   "%icmp_ln193_8 = icmp_eq  i9 %tmp_841, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2259 'icmp' 'icmp_ln193_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2260 [1/1] (0.73ns)   --->   "%add_ln193_8 = add i12 %sext_ln193_8, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2260 'add' 'add_ln193_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node index_71)   --->   "%select_ln193_8 = select i1 %icmp_ln193_8, i12 %sext_ln193_8, i12 %add_ln193_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2261 'select' 'select_ln193_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2262 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_71 = select i1 %tmp_2117, i12 %select_ln193_8, i12 %sext_ln193_8" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2262 'select' 'index_71' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln193_25 = trunc i12 %index_71" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2263 'trunc' 'trunc_ln193_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_2118 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_71, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2264 'bitselect' 'tmp_2118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2265 [1/1] (0.30ns)   --->   "%index_72 = select i1 %tmp_2118, i11 0, i11 %trunc_ln193_25" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2265 'select' 'index_72' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln193_26 = trunc i11 %index_72" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2266 'trunc' 'trunc_ln193_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_2119 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_72, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2267 'bitselect' 'tmp_2119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2268 [1/1] (0.30ns)   --->   "%index_73 = select i1 %tmp_2119, i10 1023, i10 %trunc_ln193_26" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2268 'select' 'index_73' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2269 [1/1] (0.00ns)   --->   "%zext_ln196_8 = zext i10 %index_73" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2269 'zext' 'zext_ln196_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2270 [1/1] (0.00ns)   --->   "%inv_table_addr_8 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2270 'getelementptr' 'inv_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2271 [2/2] (1.17ns)   --->   "%denom_8 = load i10 %inv_table_addr_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2271 'load' 'denom_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i13 %masked_kernel_57" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2272 'sext' 'sext_ln191_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln191_19 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2273 'sext' 'sext_ln191_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2274 [1/1] (0.75ns)   --->   "%sum_507 = add i13 %masked_kernel_19, i13 %masked_kernel_57" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2274 'add' 'sum_507' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2275 [1/1] (0.75ns)   --->   "%add_ln191_9 = add i14 %sext_ln191_19, i14 %sext_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2275 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_2144 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_9, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2276 'bitselect' 'tmp_2144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2277 [1/1] (0.00ns)   --->   "%tmp_2145 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_507, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2277 'bitselect' 'tmp_2145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%xor_ln191_18 = xor i1 %tmp_2144, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2278 'xor' 'xor_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%and_ln191_9 = and i1 %tmp_2145, i1 %xor_ln191_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2279 'and' 'and_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%xor_ln191_19 = xor i1 %tmp_2144, i1 %tmp_2145" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2280 'xor' 'xor_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node sum_508)   --->   "%select_ln191_18 = select i1 %and_ln191_9, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2281 'select' 'select_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2282 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_508 = select i1 %xor_ln191_19, i13 %select_ln191_18, i13 %sum_507" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2282 'select' 'sum_508' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_850 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_508, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2283 'partselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln193_9 = sext i11 %tmp_850" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2284 'sext' 'sext_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node index_74)   --->   "%tmp_2146 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_508, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2285 'bitselect' 'tmp_2146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln193_27 = trunc i13 %sum_508" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2286 'trunc' 'trunc_ln193_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_851 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_27, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2287 'bitconcatenate' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2288 [1/1] (0.71ns)   --->   "%icmp_ln193_9 = icmp_eq  i9 %tmp_851, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2288 'icmp' 'icmp_ln193_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2289 [1/1] (0.73ns)   --->   "%add_ln193_9 = add i12 %sext_ln193_9, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2289 'add' 'add_ln193_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node index_74)   --->   "%select_ln193_9 = select i1 %icmp_ln193_9, i12 %sext_ln193_9, i12 %add_ln193_9" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2290 'select' 'select_ln193_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2291 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_74 = select i1 %tmp_2146, i12 %select_ln193_9, i12 %sext_ln193_9" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2291 'select' 'index_74' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln193_28 = trunc i12 %index_74" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2292 'trunc' 'trunc_ln193_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_2147 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_74, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2293 'bitselect' 'tmp_2147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2294 [1/1] (0.30ns)   --->   "%index_75 = select i1 %tmp_2147, i11 0, i11 %trunc_ln193_28" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2294 'select' 'index_75' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2295 [1/1] (0.00ns)   --->   "%trunc_ln193_29 = trunc i11 %index_75" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2295 'trunc' 'trunc_ln193_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_2148 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_75, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2296 'bitselect' 'tmp_2148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2297 [1/1] (0.30ns)   --->   "%index_76 = select i1 %tmp_2148, i10 1023, i10 %trunc_ln193_29" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2297 'select' 'index_76' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln196_9 = zext i10 %index_76" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2298 'zext' 'zext_ln196_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2299 [1/1] (0.00ns)   --->   "%inv_table_addr_9 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2299 'getelementptr' 'inv_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2300 [2/2] (1.17ns)   --->   "%denom_9 = load i10 %inv_table_addr_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2300 'load' 'denom_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln191_20 = sext i13 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2301 'sext' 'sext_ln191_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln191_21 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2302 'sext' 'sext_ln191_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2303 [1/1] (0.75ns)   --->   "%sum_510 = add i13 %masked_kernel_21, i13 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2303 'add' 'sum_510' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2304 [1/1] (0.75ns)   --->   "%add_ln191_10 = add i14 %sext_ln191_21, i14 %sext_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2304 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_2173 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_10, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2305 'bitselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_2174 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_510, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2306 'bitselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%xor_ln191_20 = xor i1 %tmp_2173, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2307 'xor' 'xor_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%and_ln191_10 = and i1 %tmp_2174, i1 %xor_ln191_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2308 'and' 'and_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%xor_ln191_21 = xor i1 %tmp_2173, i1 %tmp_2174" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2309 'xor' 'xor_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node sum_511)   --->   "%select_ln191_20 = select i1 %and_ln191_10, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2310 'select' 'select_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2311 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_511 = select i1 %xor_ln191_21, i13 %select_ln191_20, i13 %sum_510" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2311 'select' 'sum_511' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_860 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_511, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2312 'partselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln193_10 = sext i11 %tmp_860" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2313 'sext' 'sext_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node index_77)   --->   "%tmp_2175 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_511, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2314 'bitselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln193_30 = trunc i13 %sum_511" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2315 'trunc' 'trunc_ln193_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_861 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_30, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2316 'bitconcatenate' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2317 [1/1] (0.71ns)   --->   "%icmp_ln193_10 = icmp_eq  i9 %tmp_861, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2317 'icmp' 'icmp_ln193_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2318 [1/1] (0.73ns)   --->   "%add_ln193_10 = add i12 %sext_ln193_10, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2318 'add' 'add_ln193_10' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node index_77)   --->   "%select_ln193_10 = select i1 %icmp_ln193_10, i12 %sext_ln193_10, i12 %add_ln193_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2319 'select' 'select_ln193_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2320 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_77 = select i1 %tmp_2175, i12 %select_ln193_10, i12 %sext_ln193_10" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2320 'select' 'index_77' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2321 [1/1] (0.00ns)   --->   "%trunc_ln193_31 = trunc i12 %index_77" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2321 'trunc' 'trunc_ln193_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_2176 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_77, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2322 'bitselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2323 [1/1] (0.30ns)   --->   "%index_78 = select i1 %tmp_2176, i11 0, i11 %trunc_ln193_31" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2323 'select' 'index_78' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2324 [1/1] (0.00ns)   --->   "%trunc_ln193_32 = trunc i11 %index_78" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2324 'trunc' 'trunc_ln193_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_2177 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_78, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2325 'bitselect' 'tmp_2177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2326 [1/1] (0.30ns)   --->   "%index_79 = select i1 %tmp_2177, i10 1023, i10 %trunc_ln193_32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2326 'select' 'index_79' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln196_10 = zext i10 %index_79" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2327 'zext' 'zext_ln196_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2328 [1/1] (0.00ns)   --->   "%inv_table_addr_10 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2328 'getelementptr' 'inv_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2329 [2/2] (1.17ns)   --->   "%denom_10 = load i10 %inv_table_addr_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2329 'load' 'denom_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln191_22 = sext i13 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2330 'sext' 'sext_ln191_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln191_23 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2331 'sext' 'sext_ln191_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2332 [1/1] (0.75ns)   --->   "%sum_513 = add i13 %masked_kernel_23, i13 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2332 'add' 'sum_513' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2333 [1/1] (0.75ns)   --->   "%add_ln191_11 = add i14 %sext_ln191_23, i14 %sext_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2333 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_2202 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_11, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2334 'bitselect' 'tmp_2202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_2203 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_513, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2335 'bitselect' 'tmp_2203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%xor_ln191_22 = xor i1 %tmp_2202, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2336 'xor' 'xor_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%and_ln191_11 = and i1 %tmp_2203, i1 %xor_ln191_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2337 'and' 'and_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%xor_ln191_23 = xor i1 %tmp_2202, i1 %tmp_2203" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2338 'xor' 'xor_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node sum_514)   --->   "%select_ln191_22 = select i1 %and_ln191_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2339 'select' 'select_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2340 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_514 = select i1 %xor_ln191_23, i13 %select_ln191_22, i13 %sum_513" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2340 'select' 'sum_514' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_870 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_514, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2341 'partselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln193_11 = sext i11 %tmp_870" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2342 'sext' 'sext_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node index_80)   --->   "%tmp_2204 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_514, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2343 'bitselect' 'tmp_2204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2344 [1/1] (0.00ns)   --->   "%trunc_ln193_33 = trunc i13 %sum_514" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2344 'trunc' 'trunc_ln193_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_871 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_33, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2345 'bitconcatenate' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2346 [1/1] (0.71ns)   --->   "%icmp_ln193_11 = icmp_eq  i9 %tmp_871, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2346 'icmp' 'icmp_ln193_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2347 [1/1] (0.73ns)   --->   "%add_ln193_11 = add i12 %sext_ln193_11, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2347 'add' 'add_ln193_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node index_80)   --->   "%select_ln193_11 = select i1 %icmp_ln193_11, i12 %sext_ln193_11, i12 %add_ln193_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2348 'select' 'select_ln193_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2349 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_80 = select i1 %tmp_2204, i12 %select_ln193_11, i12 %sext_ln193_11" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2349 'select' 'index_80' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln193_34 = trunc i12 %index_80" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2350 'trunc' 'trunc_ln193_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_2205 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_80, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2351 'bitselect' 'tmp_2205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2352 [1/1] (0.30ns)   --->   "%index_81 = select i1 %tmp_2205, i11 0, i11 %trunc_ln193_34" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2352 'select' 'index_81' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2353 [1/1] (0.00ns)   --->   "%trunc_ln193_35 = trunc i11 %index_81" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2353 'trunc' 'trunc_ln193_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_2206 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_81, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2354 'bitselect' 'tmp_2206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2355 [1/1] (0.30ns)   --->   "%index_82 = select i1 %tmp_2206, i10 1023, i10 %trunc_ln193_35" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2355 'select' 'index_82' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln196_11 = zext i10 %index_82" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2356 'zext' 'zext_ln196_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2357 [1/1] (0.00ns)   --->   "%inv_table_addr_11 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2357 'getelementptr' 'inv_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2358 [2/2] (1.17ns)   --->   "%denom_11 = load i10 %inv_table_addr_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2358 'load' 'denom_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln191_24 = sext i13 %masked_kernel_60" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2359 'sext' 'sext_ln191_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln191_25 = sext i13 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2360 'sext' 'sext_ln191_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2361 [1/1] (0.75ns)   --->   "%sum_516 = add i13 %masked_kernel_25, i13 %masked_kernel_60" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2361 'add' 'sum_516' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2362 [1/1] (0.75ns)   --->   "%add_ln191_12 = add i14 %sext_ln191_25, i14 %sext_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2362 'add' 'add_ln191_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2363 [1/1] (0.00ns)   --->   "%tmp_2231 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_12, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2363 'bitselect' 'tmp_2231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_2232 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_516, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2364 'bitselect' 'tmp_2232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%xor_ln191_24 = xor i1 %tmp_2231, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2365 'xor' 'xor_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%and_ln191_12 = and i1 %tmp_2232, i1 %xor_ln191_24" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2366 'and' 'and_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%xor_ln191_25 = xor i1 %tmp_2231, i1 %tmp_2232" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2367 'xor' 'xor_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node sum_517)   --->   "%select_ln191_24 = select i1 %and_ln191_12, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2368 'select' 'select_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2369 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_517 = select i1 %xor_ln191_25, i13 %select_ln191_24, i13 %sum_516" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2369 'select' 'sum_517' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_880 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_517, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2370 'partselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln193_12 = sext i11 %tmp_880" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2371 'sext' 'sext_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node index_83)   --->   "%tmp_2233 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_517, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2372 'bitselect' 'tmp_2233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2373 [1/1] (0.00ns)   --->   "%trunc_ln193_36 = trunc i13 %sum_517" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2373 'trunc' 'trunc_ln193_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_881 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_36, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2374 'bitconcatenate' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2375 [1/1] (0.71ns)   --->   "%icmp_ln193_12 = icmp_eq  i9 %tmp_881, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2375 'icmp' 'icmp_ln193_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2376 [1/1] (0.73ns)   --->   "%add_ln193_12 = add i12 %sext_ln193_12, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2376 'add' 'add_ln193_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node index_83)   --->   "%select_ln193_12 = select i1 %icmp_ln193_12, i12 %sext_ln193_12, i12 %add_ln193_12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2377 'select' 'select_ln193_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2378 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_83 = select i1 %tmp_2233, i12 %select_ln193_12, i12 %sext_ln193_12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2378 'select' 'index_83' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2379 [1/1] (0.00ns)   --->   "%trunc_ln193_37 = trunc i12 %index_83" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2379 'trunc' 'trunc_ln193_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_2234 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_83, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2380 'bitselect' 'tmp_2234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2381 [1/1] (0.30ns)   --->   "%index_84 = select i1 %tmp_2234, i11 0, i11 %trunc_ln193_37" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2381 'select' 'index_84' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln193_38 = trunc i11 %index_84" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2382 'trunc' 'trunc_ln193_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_2235 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_84, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2383 'bitselect' 'tmp_2235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2384 [1/1] (0.30ns)   --->   "%index_85 = select i1 %tmp_2235, i10 1023, i10 %trunc_ln193_38" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2384 'select' 'index_85' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln196_12 = zext i10 %index_85" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2385 'zext' 'zext_ln196_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2386 [1/1] (0.00ns)   --->   "%inv_table_addr_12 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2386 'getelementptr' 'inv_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2387 [2/2] (1.17ns)   --->   "%denom_12 = load i10 %inv_table_addr_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2387 'load' 'denom_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln191_26 = sext i13 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2388 'sext' 'sext_ln191_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln191_27 = sext i13 %masked_kernel_27" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2389 'sext' 'sext_ln191_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2390 [1/1] (0.75ns)   --->   "%sum_519 = add i13 %masked_kernel_27, i13 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2390 'add' 'sum_519' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2391 [1/1] (0.75ns)   --->   "%add_ln191_13 = add i14 %sext_ln191_27, i14 %sext_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2391 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_2260 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_13, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2392 'bitselect' 'tmp_2260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_2261 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_519, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2393 'bitselect' 'tmp_2261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%xor_ln191_26 = xor i1 %tmp_2260, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2394 'xor' 'xor_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%and_ln191_13 = and i1 %tmp_2261, i1 %xor_ln191_26" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2395 'and' 'and_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%xor_ln191_27 = xor i1 %tmp_2260, i1 %tmp_2261" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2396 'xor' 'xor_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node sum_520)   --->   "%select_ln191_26 = select i1 %and_ln191_13, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2397 'select' 'select_ln191_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2398 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_520 = select i1 %xor_ln191_27, i13 %select_ln191_26, i13 %sum_519" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2398 'select' 'sum_520' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_890 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_520, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2399 'partselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln193_13 = sext i11 %tmp_890" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2400 'sext' 'sext_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node index_86)   --->   "%tmp_2262 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_520, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2401 'bitselect' 'tmp_2262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln193_39 = trunc i13 %sum_520" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2402 'trunc' 'trunc_ln193_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_891 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_39, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2403 'bitconcatenate' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2404 [1/1] (0.71ns)   --->   "%icmp_ln193_13 = icmp_eq  i9 %tmp_891, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2404 'icmp' 'icmp_ln193_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2405 [1/1] (0.73ns)   --->   "%add_ln193_13 = add i12 %sext_ln193_13, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2405 'add' 'add_ln193_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node index_86)   --->   "%select_ln193_13 = select i1 %icmp_ln193_13, i12 %sext_ln193_13, i12 %add_ln193_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2406 'select' 'select_ln193_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2407 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_86 = select i1 %tmp_2262, i12 %select_ln193_13, i12 %sext_ln193_13" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2407 'select' 'index_86' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln193_40 = trunc i12 %index_86" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2408 'trunc' 'trunc_ln193_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_2263 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_86, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2409 'bitselect' 'tmp_2263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2410 [1/1] (0.30ns)   --->   "%index_87 = select i1 %tmp_2263, i11 0, i11 %trunc_ln193_40" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2410 'select' 'index_87' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln193_41 = trunc i11 %index_87" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2411 'trunc' 'trunc_ln193_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_2264 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_87, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2412 'bitselect' 'tmp_2264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2413 [1/1] (0.30ns)   --->   "%index_88 = select i1 %tmp_2264, i10 1023, i10 %trunc_ln193_41" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2413 'select' 'index_88' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln196_13 = zext i10 %index_88" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2414 'zext' 'zext_ln196_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2415 [1/1] (0.00ns)   --->   "%inv_table_addr_13 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2415 'getelementptr' 'inv_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2416 [2/2] (1.17ns)   --->   "%denom_13 = load i10 %inv_table_addr_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2416 'load' 'denom_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln191_28 = sext i13 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2417 'sext' 'sext_ln191_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln191_29 = sext i13 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2418 'sext' 'sext_ln191_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2419 [1/1] (0.75ns)   --->   "%sum_522 = add i13 %masked_kernel_29, i13 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2419 'add' 'sum_522' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2420 [1/1] (0.75ns)   --->   "%add_ln191_14 = add i14 %sext_ln191_29, i14 %sext_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2420 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_2289 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_14, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2421 'bitselect' 'tmp_2289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_2290 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_522, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2422 'bitselect' 'tmp_2290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%xor_ln191_28 = xor i1 %tmp_2289, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2423 'xor' 'xor_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%and_ln191_14 = and i1 %tmp_2290, i1 %xor_ln191_28" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2424 'and' 'and_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%xor_ln191_29 = xor i1 %tmp_2289, i1 %tmp_2290" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2425 'xor' 'xor_ln191_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node sum_523)   --->   "%select_ln191_28 = select i1 %and_ln191_14, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2426 'select' 'select_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2427 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_523 = select i1 %xor_ln191_29, i13 %select_ln191_28, i13 %sum_522" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2427 'select' 'sum_523' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_900 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_523, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2428 'partselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln193_14 = sext i11 %tmp_900" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2429 'sext' 'sext_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node index_89)   --->   "%tmp_2291 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_523, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2430 'bitselect' 'tmp_2291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln193_42 = trunc i13 %sum_523" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2431 'trunc' 'trunc_ln193_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2432 [1/1] (0.00ns)   --->   "%tmp_901 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_42, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2432 'bitconcatenate' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2433 [1/1] (0.71ns)   --->   "%icmp_ln193_14 = icmp_eq  i9 %tmp_901, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2433 'icmp' 'icmp_ln193_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2434 [1/1] (0.73ns)   --->   "%add_ln193_14 = add i12 %sext_ln193_14, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2434 'add' 'add_ln193_14' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node index_89)   --->   "%select_ln193_14 = select i1 %icmp_ln193_14, i12 %sext_ln193_14, i12 %add_ln193_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2435 'select' 'select_ln193_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2436 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_89 = select i1 %tmp_2291, i12 %select_ln193_14, i12 %sext_ln193_14" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2436 'select' 'index_89' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln193_43 = trunc i12 %index_89" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2437 'trunc' 'trunc_ln193_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_2292 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_89, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2438 'bitselect' 'tmp_2292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2439 [1/1] (0.30ns)   --->   "%index_90 = select i1 %tmp_2292, i11 0, i11 %trunc_ln193_43" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2439 'select' 'index_90' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2440 [1/1] (0.00ns)   --->   "%trunc_ln193_44 = trunc i11 %index_90" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2440 'trunc' 'trunc_ln193_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2441 [1/1] (0.00ns)   --->   "%tmp_2293 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_90, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2441 'bitselect' 'tmp_2293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2442 [1/1] (0.30ns)   --->   "%index_91 = select i1 %tmp_2293, i10 1023, i10 %trunc_ln193_44" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2442 'select' 'index_91' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln196_14 = zext i10 %index_91" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2443 'zext' 'zext_ln196_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2444 [1/1] (0.00ns)   --->   "%inv_table_addr_14 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2444 'getelementptr' 'inv_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2445 [2/2] (1.17ns)   --->   "%denom_14 = load i10 %inv_table_addr_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2445 'load' 'denom_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln191_30 = sext i13 %masked_kernel_63" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2446 'sext' 'sext_ln191_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln191_31 = sext i13 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2447 'sext' 'sext_ln191_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2448 [1/1] (0.75ns)   --->   "%sum_525 = add i13 %masked_kernel_31, i13 %masked_kernel_63" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2448 'add' 'sum_525' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2449 [1/1] (0.75ns)   --->   "%add_ln191_15 = add i14 %sext_ln191_31, i14 %sext_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2449 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2450 [1/1] (0.00ns)   --->   "%tmp_2318 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_15, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2450 'bitselect' 'tmp_2318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_2319 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_525, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2451 'bitselect' 'tmp_2319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%xor_ln191_30 = xor i1 %tmp_2318, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2452 'xor' 'xor_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%and_ln191_15 = and i1 %tmp_2319, i1 %xor_ln191_30" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2453 'and' 'and_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%xor_ln191_31 = xor i1 %tmp_2318, i1 %tmp_2319" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2454 'xor' 'xor_ln191_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node sum_526)   --->   "%select_ln191_30 = select i1 %and_ln191_15, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2455 'select' 'select_ln191_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2456 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_526 = select i1 %xor_ln191_31, i13 %select_ln191_30, i13 %sum_525" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2456 'select' 'sum_526' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_910 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_526, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2457 'partselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln193_15 = sext i11 %tmp_910" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2458 'sext' 'sext_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node index_92)   --->   "%tmp_2320 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_526, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2459 'bitselect' 'tmp_2320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln193_45 = trunc i13 %sum_526" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2460 'trunc' 'trunc_ln193_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_911 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_45, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2461 'bitconcatenate' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2462 [1/1] (0.71ns)   --->   "%icmp_ln193_15 = icmp_eq  i9 %tmp_911, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2462 'icmp' 'icmp_ln193_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2463 [1/1] (0.73ns)   --->   "%add_ln193_15 = add i12 %sext_ln193_15, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2463 'add' 'add_ln193_15' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node index_92)   --->   "%select_ln193_15 = select i1 %icmp_ln193_15, i12 %sext_ln193_15, i12 %add_ln193_15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2464 'select' 'select_ln193_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2465 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_92 = select i1 %tmp_2320, i12 %select_ln193_15, i12 %sext_ln193_15" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2465 'select' 'index_92' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2466 [1/1] (0.00ns)   --->   "%trunc_ln193_46 = trunc i12 %index_92" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2466 'trunc' 'trunc_ln193_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_2321 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_92, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2467 'bitselect' 'tmp_2321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2468 [1/1] (0.30ns)   --->   "%index_93 = select i1 %tmp_2321, i11 0, i11 %trunc_ln193_46" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2468 'select' 'index_93' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2469 [1/1] (0.00ns)   --->   "%trunc_ln193_47 = trunc i11 %index_93" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2469 'trunc' 'trunc_ln193_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_2322 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_93, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2470 'bitselect' 'tmp_2322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2471 [1/1] (0.30ns)   --->   "%index_94 = select i1 %tmp_2322, i10 1023, i10 %trunc_ln193_47" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2471 'select' 'index_94' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln196_15 = zext i10 %index_94" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2472 'zext' 'zext_ln196_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (0.00ns)   --->   "%inv_table_addr_15 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2473 'getelementptr' 'inv_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2474 [2/2] (1.17ns)   --->   "%denom_15 = load i10 %inv_table_addr_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2474 'load' 'denom_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln191_32 = sext i13 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2475 'sext' 'sext_ln191_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln191_33 = sext i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2476 'sext' 'sext_ln191_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2477 [1/1] (0.75ns)   --->   "%sum_528 = add i13 %masked_kernel_33, i13 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2477 'add' 'sum_528' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2478 [1/1] (0.75ns)   --->   "%add_ln191_16 = add i14 %sext_ln191_33, i14 %sext_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2478 'add' 'add_ln191_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_2347 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_16, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2479 'bitselect' 'tmp_2347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_2348 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_528, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2480 'bitselect' 'tmp_2348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%xor_ln191_32 = xor i1 %tmp_2347, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2481 'xor' 'xor_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%and_ln191_16 = and i1 %tmp_2348, i1 %xor_ln191_32" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2482 'and' 'and_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%xor_ln191_33 = xor i1 %tmp_2347, i1 %tmp_2348" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2483 'xor' 'xor_ln191_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node sum_529)   --->   "%select_ln191_32 = select i1 %and_ln191_16, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2484 'select' 'select_ln191_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2485 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_529 = select i1 %xor_ln191_33, i13 %select_ln191_32, i13 %sum_528" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2485 'select' 'sum_529' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_920 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_529, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2486 'partselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln193_16 = sext i11 %tmp_920" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2487 'sext' 'sext_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node index_95)   --->   "%tmp_2349 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_529, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2488 'bitselect' 'tmp_2349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln193_48 = trunc i13 %sum_529" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2489 'trunc' 'trunc_ln193_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_921 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_48, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2490 'bitconcatenate' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2491 [1/1] (0.71ns)   --->   "%icmp_ln193_16 = icmp_eq  i9 %tmp_921, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2491 'icmp' 'icmp_ln193_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2492 [1/1] (0.73ns)   --->   "%add_ln193_16 = add i12 %sext_ln193_16, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2492 'add' 'add_ln193_16' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node index_95)   --->   "%select_ln193_16 = select i1 %icmp_ln193_16, i12 %sext_ln193_16, i12 %add_ln193_16" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2493 'select' 'select_ln193_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2494 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_95 = select i1 %tmp_2349, i12 %select_ln193_16, i12 %sext_ln193_16" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2494 'select' 'index_95' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln193_49 = trunc i12 %index_95" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2495 'trunc' 'trunc_ln193_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_2350 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_95, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2496 'bitselect' 'tmp_2350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2497 [1/1] (0.30ns)   --->   "%index_96 = select i1 %tmp_2350, i11 0, i11 %trunc_ln193_49" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2497 'select' 'index_96' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln193_50 = trunc i11 %index_96" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2498 'trunc' 'trunc_ln193_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_2351 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_96, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2499 'bitselect' 'tmp_2351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2500 [1/1] (0.30ns)   --->   "%index_97 = select i1 %tmp_2351, i10 1023, i10 %trunc_ln193_50" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2500 'select' 'index_97' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln196_16 = zext i10 %index_97" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2501 'zext' 'zext_ln196_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2502 [1/1] (0.00ns)   --->   "%inv_table_addr_16 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2502 'getelementptr' 'inv_table_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2503 [2/2] (1.17ns)   --->   "%denom_16 = load i10 %inv_table_addr_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2503 'load' 'denom_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln191_34 = sext i13 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2504 'sext' 'sext_ln191_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln191_35 = sext i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2505 'sext' 'sext_ln191_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2506 [1/1] (0.75ns)   --->   "%sum_531 = add i13 %masked_kernel_35, i13 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2506 'add' 'sum_531' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2507 [1/1] (0.75ns)   --->   "%add_ln191_17 = add i14 %sext_ln191_35, i14 %sext_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2507 'add' 'add_ln191_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_2376 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_17, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2508 'bitselect' 'tmp_2376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_2377 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_531, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2509 'bitselect' 'tmp_2377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%xor_ln191_34 = xor i1 %tmp_2376, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2510 'xor' 'xor_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%and_ln191_17 = and i1 %tmp_2377, i1 %xor_ln191_34" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2511 'and' 'and_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%xor_ln191_35 = xor i1 %tmp_2376, i1 %tmp_2377" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2512 'xor' 'xor_ln191_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node sum_532)   --->   "%select_ln191_34 = select i1 %and_ln191_17, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2513 'select' 'select_ln191_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2514 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_532 = select i1 %xor_ln191_35, i13 %select_ln191_34, i13 %sum_531" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2514 'select' 'sum_532' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_930 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_532, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2515 'partselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln193_17 = sext i11 %tmp_930" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2516 'sext' 'sext_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node index_98)   --->   "%tmp_2378 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_532, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2517 'bitselect' 'tmp_2378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2518 [1/1] (0.00ns)   --->   "%trunc_ln193_51 = trunc i13 %sum_532" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2518 'trunc' 'trunc_ln193_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2519 [1/1] (0.00ns)   --->   "%tmp_931 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_51, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2519 'bitconcatenate' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2520 [1/1] (0.71ns)   --->   "%icmp_ln193_17 = icmp_eq  i9 %tmp_931, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2520 'icmp' 'icmp_ln193_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2521 [1/1] (0.73ns)   --->   "%add_ln193_17 = add i12 %sext_ln193_17, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2521 'add' 'add_ln193_17' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node index_98)   --->   "%select_ln193_17 = select i1 %icmp_ln193_17, i12 %sext_ln193_17, i12 %add_ln193_17" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2522 'select' 'select_ln193_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2523 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_98 = select i1 %tmp_2378, i12 %select_ln193_17, i12 %sext_ln193_17" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2523 'select' 'index_98' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln193_52 = trunc i12 %index_98" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2524 'trunc' 'trunc_ln193_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_2379 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_98, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2525 'bitselect' 'tmp_2379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2526 [1/1] (0.30ns)   --->   "%index_99 = select i1 %tmp_2379, i11 0, i11 %trunc_ln193_52" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2526 'select' 'index_99' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln193_53 = trunc i11 %index_99" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2527 'trunc' 'trunc_ln193_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_2380 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_99, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2528 'bitselect' 'tmp_2380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2529 [1/1] (0.30ns)   --->   "%index_100 = select i1 %tmp_2380, i10 1023, i10 %trunc_ln193_53" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2529 'select' 'index_100' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln196_17 = zext i10 %index_100" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2530 'zext' 'zext_ln196_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2531 [1/1] (0.00ns)   --->   "%inv_table_addr_17 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2531 'getelementptr' 'inv_table_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2532 [2/2] (1.17ns)   --->   "%denom_17 = load i10 %inv_table_addr_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2532 'load' 'denom_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln191_36 = sext i13 %masked_kernel_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2533 'sext' 'sext_ln191_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln191_37 = sext i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2534 'sext' 'sext_ln191_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2535 [1/1] (0.75ns)   --->   "%sum_534 = add i13 %masked_kernel_37, i13 %masked_kernel_66" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2535 'add' 'sum_534' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2536 [1/1] (0.75ns)   --->   "%add_ln191_18 = add i14 %sext_ln191_37, i14 %sext_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2536 'add' 'add_ln191_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_2405 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_18, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2537 'bitselect' 'tmp_2405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_2406 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_534, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2538 'bitselect' 'tmp_2406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%xor_ln191_36 = xor i1 %tmp_2405, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2539 'xor' 'xor_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%and_ln191_18 = and i1 %tmp_2406, i1 %xor_ln191_36" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2540 'and' 'and_ln191_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%xor_ln191_37 = xor i1 %tmp_2405, i1 %tmp_2406" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2541 'xor' 'xor_ln191_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node sum_535)   --->   "%select_ln191_36 = select i1 %and_ln191_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2542 'select' 'select_ln191_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2543 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_535 = select i1 %xor_ln191_37, i13 %select_ln191_36, i13 %sum_534" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2543 'select' 'sum_535' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_940 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_535, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2544 'partselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln193_18 = sext i11 %tmp_940" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2545 'sext' 'sext_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node index_101)   --->   "%tmp_2407 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_535, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2546 'bitselect' 'tmp_2407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln193_54 = trunc i13 %sum_535" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2547 'trunc' 'trunc_ln193_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2548 [1/1] (0.00ns)   --->   "%tmp_941 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_54, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2548 'bitconcatenate' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2549 [1/1] (0.71ns)   --->   "%icmp_ln193_18 = icmp_eq  i9 %tmp_941, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2549 'icmp' 'icmp_ln193_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2550 [1/1] (0.73ns)   --->   "%add_ln193_18 = add i12 %sext_ln193_18, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2550 'add' 'add_ln193_18' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node index_101)   --->   "%select_ln193_18 = select i1 %icmp_ln193_18, i12 %sext_ln193_18, i12 %add_ln193_18" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2551 'select' 'select_ln193_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2552 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_101 = select i1 %tmp_2407, i12 %select_ln193_18, i12 %sext_ln193_18" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2552 'select' 'index_101' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2553 [1/1] (0.00ns)   --->   "%trunc_ln193_55 = trunc i12 %index_101" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2553 'trunc' 'trunc_ln193_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_2408 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_101, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2554 'bitselect' 'tmp_2408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2555 [1/1] (0.30ns)   --->   "%index_102 = select i1 %tmp_2408, i11 0, i11 %trunc_ln193_55" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2555 'select' 'index_102' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2556 [1/1] (0.00ns)   --->   "%trunc_ln193_56 = trunc i11 %index_102" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2556 'trunc' 'trunc_ln193_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_2409 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_102, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2557 'bitselect' 'tmp_2409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2558 [1/1] (0.30ns)   --->   "%index_103 = select i1 %tmp_2409, i10 1023, i10 %trunc_ln193_56" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2558 'select' 'index_103' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln196_18 = zext i10 %index_103" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2559 'zext' 'zext_ln196_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2560 [1/1] (0.00ns)   --->   "%inv_table_addr_18 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2560 'getelementptr' 'inv_table_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2561 [2/2] (1.17ns)   --->   "%denom_18 = load i10 %inv_table_addr_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2561 'load' 'denom_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln191_38 = sext i13 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2562 'sext' 'sext_ln191_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln191_39 = sext i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2563 'sext' 'sext_ln191_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2564 [1/1] (0.75ns)   --->   "%sum_537 = add i13 %masked_kernel_39, i13 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2564 'add' 'sum_537' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2565 [1/1] (0.75ns)   --->   "%add_ln191_19 = add i14 %sext_ln191_39, i14 %sext_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2565 'add' 'add_ln191_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_2434 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_19, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2566 'bitselect' 'tmp_2434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_2435 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_537, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2567 'bitselect' 'tmp_2435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%xor_ln191_38 = xor i1 %tmp_2434, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2568 'xor' 'xor_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%and_ln191_19 = and i1 %tmp_2435, i1 %xor_ln191_38" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2569 'and' 'and_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%xor_ln191_39 = xor i1 %tmp_2434, i1 %tmp_2435" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2570 'xor' 'xor_ln191_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node sum_538)   --->   "%select_ln191_38 = select i1 %and_ln191_19, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2571 'select' 'select_ln191_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2572 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_538 = select i1 %xor_ln191_39, i13 %select_ln191_38, i13 %sum_537" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2572 'select' 'sum_538' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_950 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_538, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2573 'partselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2574 [1/1] (0.00ns)   --->   "%sext_ln193_19 = sext i11 %tmp_950" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2574 'sext' 'sext_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node index_104)   --->   "%tmp_2436 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_538, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2575 'bitselect' 'tmp_2436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2576 [1/1] (0.00ns)   --->   "%trunc_ln193_57 = trunc i13 %sum_538" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2576 'trunc' 'trunc_ln193_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_951 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_57, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2577 'bitconcatenate' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2578 [1/1] (0.71ns)   --->   "%icmp_ln193_19 = icmp_eq  i9 %tmp_951, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2578 'icmp' 'icmp_ln193_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2579 [1/1] (0.73ns)   --->   "%add_ln193_19 = add i12 %sext_ln193_19, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2579 'add' 'add_ln193_19' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node index_104)   --->   "%select_ln193_19 = select i1 %icmp_ln193_19, i12 %sext_ln193_19, i12 %add_ln193_19" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2580 'select' 'select_ln193_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2581 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_104 = select i1 %tmp_2436, i12 %select_ln193_19, i12 %sext_ln193_19" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2581 'select' 'index_104' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2582 [1/1] (0.00ns)   --->   "%trunc_ln193_58 = trunc i12 %index_104" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2582 'trunc' 'trunc_ln193_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_2437 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_104, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2583 'bitselect' 'tmp_2437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2584 [1/1] (0.30ns)   --->   "%index_105 = select i1 %tmp_2437, i11 0, i11 %trunc_ln193_58" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2584 'select' 'index_105' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2585 [1/1] (0.00ns)   --->   "%trunc_ln193_59 = trunc i11 %index_105" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2585 'trunc' 'trunc_ln193_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_2438 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_105, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2586 'bitselect' 'tmp_2438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2587 [1/1] (0.30ns)   --->   "%index_106 = select i1 %tmp_2438, i10 1023, i10 %trunc_ln193_59" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2587 'select' 'index_106' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln196_19 = zext i10 %index_106" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2588 'zext' 'zext_ln196_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2589 [1/1] (0.00ns)   --->   "%inv_table_addr_19 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2589 'getelementptr' 'inv_table_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2590 [2/2] (1.17ns)   --->   "%denom_19 = load i10 %inv_table_addr_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2590 'load' 'denom_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln191_40 = sext i13 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2591 'sext' 'sext_ln191_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln191_41 = sext i13 %masked_kernel_41" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2592 'sext' 'sext_ln191_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2593 [1/1] (0.75ns)   --->   "%sum_540 = add i13 %masked_kernel_41, i13 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2593 'add' 'sum_540' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2594 [1/1] (0.75ns)   --->   "%add_ln191_20 = add i14 %sext_ln191_41, i14 %sext_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2594 'add' 'add_ln191_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2595 [1/1] (0.00ns)   --->   "%tmp_2463 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_20, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2595 'bitselect' 'tmp_2463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_2464 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_540, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2596 'bitselect' 'tmp_2464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%xor_ln191_40 = xor i1 %tmp_2463, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2597 'xor' 'xor_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%and_ln191_20 = and i1 %tmp_2464, i1 %xor_ln191_40" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2598 'and' 'and_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%xor_ln191_41 = xor i1 %tmp_2463, i1 %tmp_2464" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2599 'xor' 'xor_ln191_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node sum_541)   --->   "%select_ln191_40 = select i1 %and_ln191_20, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2600 'select' 'select_ln191_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2601 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_541 = select i1 %xor_ln191_41, i13 %select_ln191_40, i13 %sum_540" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2601 'select' 'sum_541' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_960 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_541, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2602 'partselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln193_20 = sext i11 %tmp_960" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2603 'sext' 'sext_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node index_107)   --->   "%tmp_2465 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_541, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2604 'bitselect' 'tmp_2465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln193_60 = trunc i13 %sum_541" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2605 'trunc' 'trunc_ln193_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2606 [1/1] (0.00ns)   --->   "%tmp_961 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_60, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2606 'bitconcatenate' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2607 [1/1] (0.71ns)   --->   "%icmp_ln193_20 = icmp_eq  i9 %tmp_961, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2607 'icmp' 'icmp_ln193_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2608 [1/1] (0.73ns)   --->   "%add_ln193_20 = add i12 %sext_ln193_20, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2608 'add' 'add_ln193_20' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node index_107)   --->   "%select_ln193_20 = select i1 %icmp_ln193_20, i12 %sext_ln193_20, i12 %add_ln193_20" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2609 'select' 'select_ln193_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2610 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_107 = select i1 %tmp_2465, i12 %select_ln193_20, i12 %sext_ln193_20" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2610 'select' 'index_107' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2611 [1/1] (0.00ns)   --->   "%trunc_ln193_61 = trunc i12 %index_107" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2611 'trunc' 'trunc_ln193_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_2466 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_107, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2612 'bitselect' 'tmp_2466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2613 [1/1] (0.30ns)   --->   "%index_108 = select i1 %tmp_2466, i11 0, i11 %trunc_ln193_61" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2613 'select' 'index_108' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2614 [1/1] (0.00ns)   --->   "%trunc_ln193_62 = trunc i11 %index_108" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2614 'trunc' 'trunc_ln193_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_2467 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_108, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2615 'bitselect' 'tmp_2467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2616 [1/1] (0.30ns)   --->   "%index_109 = select i1 %tmp_2467, i10 1023, i10 %trunc_ln193_62" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2616 'select' 'index_109' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln196_20 = zext i10 %index_109" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2617 'zext' 'zext_ln196_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2618 [1/1] (0.00ns)   --->   "%inv_table_addr_20 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2618 'getelementptr' 'inv_table_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2619 [2/2] (1.17ns)   --->   "%denom_20 = load i10 %inv_table_addr_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2619 'load' 'denom_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln191_42 = sext i13 %masked_kernel_69" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2620 'sext' 'sext_ln191_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln191_43 = sext i13 %masked_kernel_43" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2621 'sext' 'sext_ln191_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2622 [1/1] (0.75ns)   --->   "%sum_543 = add i13 %masked_kernel_43, i13 %masked_kernel_69" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2622 'add' 'sum_543' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2623 [1/1] (0.75ns)   --->   "%add_ln191_21 = add i14 %sext_ln191_43, i14 %sext_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2623 'add' 'add_ln191_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2624 [1/1] (0.00ns)   --->   "%tmp_2492 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_21, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2624 'bitselect' 'tmp_2492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_2493 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_543, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2625 'bitselect' 'tmp_2493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%xor_ln191_42 = xor i1 %tmp_2492, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2626 'xor' 'xor_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%and_ln191_21 = and i1 %tmp_2493, i1 %xor_ln191_42" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2627 'and' 'and_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%xor_ln191_43 = xor i1 %tmp_2492, i1 %tmp_2493" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2628 'xor' 'xor_ln191_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node sum_544)   --->   "%select_ln191_42 = select i1 %and_ln191_21, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2629 'select' 'select_ln191_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2630 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_544 = select i1 %xor_ln191_43, i13 %select_ln191_42, i13 %sum_543" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2630 'select' 'sum_544' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_970 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_544, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2631 'partselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln193_21 = sext i11 %tmp_970" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2632 'sext' 'sext_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node index_110)   --->   "%tmp_2494 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_544, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2633 'bitselect' 'tmp_2494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2634 [1/1] (0.00ns)   --->   "%trunc_ln193_63 = trunc i13 %sum_544" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2634 'trunc' 'trunc_ln193_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2635 [1/1] (0.00ns)   --->   "%tmp_971 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_63, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2635 'bitconcatenate' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2636 [1/1] (0.71ns)   --->   "%icmp_ln193_21 = icmp_eq  i9 %tmp_971, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2636 'icmp' 'icmp_ln193_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2637 [1/1] (0.73ns)   --->   "%add_ln193_21 = add i12 %sext_ln193_21, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2637 'add' 'add_ln193_21' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node index_110)   --->   "%select_ln193_21 = select i1 %icmp_ln193_21, i12 %sext_ln193_21, i12 %add_ln193_21" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2638 'select' 'select_ln193_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2639 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_110 = select i1 %tmp_2494, i12 %select_ln193_21, i12 %sext_ln193_21" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2639 'select' 'index_110' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2640 [1/1] (0.00ns)   --->   "%trunc_ln193_64 = trunc i12 %index_110" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2640 'trunc' 'trunc_ln193_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2641 [1/1] (0.00ns)   --->   "%tmp_2495 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_110, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2641 'bitselect' 'tmp_2495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2642 [1/1] (0.30ns)   --->   "%index_111 = select i1 %tmp_2495, i11 0, i11 %trunc_ln193_64" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2642 'select' 'index_111' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln193_65 = trunc i11 %index_111" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2643 'trunc' 'trunc_ln193_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2644 [1/1] (0.00ns)   --->   "%tmp_2496 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_111, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2644 'bitselect' 'tmp_2496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2645 [1/1] (0.30ns)   --->   "%index_112 = select i1 %tmp_2496, i10 1023, i10 %trunc_ln193_65" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2645 'select' 'index_112' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln196_21 = zext i10 %index_112" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2646 'zext' 'zext_ln196_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.00ns)   --->   "%inv_table_addr_21 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2647 'getelementptr' 'inv_table_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2648 [2/2] (1.17ns)   --->   "%denom_21 = load i10 %inv_table_addr_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2648 'load' 'denom_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln191_44 = sext i13 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2649 'sext' 'sext_ln191_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln191_45 = sext i13 %masked_kernel_45" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2650 'sext' 'sext_ln191_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2651 [1/1] (0.75ns)   --->   "%sum_546 = add i13 %masked_kernel_45, i13 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2651 'add' 'sum_546' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2652 [1/1] (0.75ns)   --->   "%add_ln191_22 = add i14 %sext_ln191_45, i14 %sext_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2652 'add' 'add_ln191_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_2521 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_22, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2653 'bitselect' 'tmp_2521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_2522 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_546, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2654 'bitselect' 'tmp_2522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%xor_ln191_44 = xor i1 %tmp_2521, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2655 'xor' 'xor_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%and_ln191_22 = and i1 %tmp_2522, i1 %xor_ln191_44" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2656 'and' 'and_ln191_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%xor_ln191_45 = xor i1 %tmp_2521, i1 %tmp_2522" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2657 'xor' 'xor_ln191_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node sum_547)   --->   "%select_ln191_44 = select i1 %and_ln191_22, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2658 'select' 'select_ln191_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2659 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_547 = select i1 %xor_ln191_45, i13 %select_ln191_44, i13 %sum_546" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2659 'select' 'sum_547' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2660 [1/1] (0.00ns)   --->   "%tmp_980 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_547, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2660 'partselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln193_22 = sext i11 %tmp_980" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2661 'sext' 'sext_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node index_113)   --->   "%tmp_2523 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_547, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2662 'bitselect' 'tmp_2523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (0.00ns)   --->   "%trunc_ln193_66 = trunc i13 %sum_547" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2663 'trunc' 'trunc_ln193_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_981 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_66, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2664 'bitconcatenate' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (0.71ns)   --->   "%icmp_ln193_22 = icmp_eq  i9 %tmp_981, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2665 'icmp' 'icmp_ln193_22' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2666 [1/1] (0.73ns)   --->   "%add_ln193_22 = add i12 %sext_ln193_22, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2666 'add' 'add_ln193_22' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node index_113)   --->   "%select_ln193_22 = select i1 %icmp_ln193_22, i12 %sext_ln193_22, i12 %add_ln193_22" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2667 'select' 'select_ln193_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2668 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_113 = select i1 %tmp_2523, i12 %select_ln193_22, i12 %sext_ln193_22" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2668 'select' 'index_113' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2669 [1/1] (0.00ns)   --->   "%trunc_ln193_67 = trunc i12 %index_113" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2669 'trunc' 'trunc_ln193_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_2524 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_113, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2670 'bitselect' 'tmp_2524' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (0.30ns)   --->   "%index_114 = select i1 %tmp_2524, i11 0, i11 %trunc_ln193_67" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2671 'select' 'index_114' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2672 [1/1] (0.00ns)   --->   "%trunc_ln193_68 = trunc i11 %index_114" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2672 'trunc' 'trunc_ln193_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_2525 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_114, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2673 'bitselect' 'tmp_2525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2674 [1/1] (0.30ns)   --->   "%index_115 = select i1 %tmp_2525, i10 1023, i10 %trunc_ln193_68" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2674 'select' 'index_115' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln196_22 = zext i10 %index_115" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2675 'zext' 'zext_ln196_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2676 [1/1] (0.00ns)   --->   "%inv_table_addr_22 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2676 'getelementptr' 'inv_table_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2677 [2/2] (1.17ns)   --->   "%denom_22 = load i10 %inv_table_addr_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2677 'load' 'denom_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln191_46 = sext i13 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2678 'sext' 'sext_ln191_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln191_47 = sext i13 %masked_kernel_47" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2679 'sext' 'sext_ln191_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2680 [1/1] (0.75ns)   --->   "%sum_549 = add i13 %masked_kernel_47, i13 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2680 'add' 'sum_549' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2681 [1/1] (0.75ns)   --->   "%add_ln191_23 = add i14 %sext_ln191_47, i14 %sext_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2681 'add' 'add_ln191_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_2550 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_23, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2682 'bitselect' 'tmp_2550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_2551 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_549, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2683 'bitselect' 'tmp_2551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%xor_ln191_46 = xor i1 %tmp_2550, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2684 'xor' 'xor_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%and_ln191_23 = and i1 %tmp_2551, i1 %xor_ln191_46" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2685 'and' 'and_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%xor_ln191_47 = xor i1 %tmp_2550, i1 %tmp_2551" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2686 'xor' 'xor_ln191_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node sum_550)   --->   "%select_ln191_46 = select i1 %and_ln191_23, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2687 'select' 'select_ln191_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2688 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_550 = select i1 %xor_ln191_47, i13 %select_ln191_46, i13 %sum_549" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 2688 'select' 'sum_550' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_990 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_550, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2689 'partselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln193_23 = sext i11 %tmp_990" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2690 'sext' 'sext_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node index_116)   --->   "%tmp_2552 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_550, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2691 'bitselect' 'tmp_2552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2692 [1/1] (0.00ns)   --->   "%trunc_ln193_69 = trunc i13 %sum_550" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2692 'trunc' 'trunc_ln193_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_991 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_69, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2693 'bitconcatenate' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (0.71ns)   --->   "%icmp_ln193_23 = icmp_eq  i9 %tmp_991, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2694 'icmp' 'icmp_ln193_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2695 [1/1] (0.73ns)   --->   "%add_ln193_23 = add i12 %sext_ln193_23, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2695 'add' 'add_ln193_23' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node index_116)   --->   "%select_ln193_23 = select i1 %icmp_ln193_23, i12 %sext_ln193_23, i12 %add_ln193_23" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2696 'select' 'select_ln193_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2697 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_116 = select i1 %tmp_2552, i12 %select_ln193_23, i12 %sext_ln193_23" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2697 'select' 'index_116' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln193_70 = trunc i12 %index_116" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2698 'trunc' 'trunc_ln193_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_2553 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_116, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2699 'bitselect' 'tmp_2553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2700 [1/1] (0.30ns)   --->   "%index_117 = select i1 %tmp_2553, i11 0, i11 %trunc_ln193_70" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2700 'select' 'index_117' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2701 [1/1] (0.00ns)   --->   "%trunc_ln193_71 = trunc i11 %index_117" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2701 'trunc' 'trunc_ln193_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2702 [1/1] (0.00ns)   --->   "%tmp_2554 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_117, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2702 'bitselect' 'tmp_2554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2703 [1/1] (0.30ns)   --->   "%index_118 = select i1 %tmp_2554, i10 1023, i10 %trunc_ln193_71" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2703 'select' 'index_118' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln196_23 = zext i10 %index_118" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2704 'zext' 'zext_ln196_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2705 [1/1] (0.00ns)   --->   "%inv_table_addr_23 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2705 'getelementptr' 'inv_table_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2706 [2/2] (1.17ns)   --->   "%denom_23 = load i10 %inv_table_addr_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2706 'load' 'denom_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 2707 [1/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2707 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2708 [1/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2708 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2709 [1/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2709 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2710 [1/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2710 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2711 [1/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2711 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2712 [1/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2712 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2713 [1/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2713 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2714 [1/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2714 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2715 [1/2] (1.17ns)   --->   "%denom_8 = load i10 %inv_table_addr_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2715 'load' 'denom_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2716 [1/2] (1.17ns)   --->   "%denom_9 = load i10 %inv_table_addr_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2716 'load' 'denom_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2717 [1/2] (1.17ns)   --->   "%denom_10 = load i10 %inv_table_addr_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2717 'load' 'denom_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2718 [1/2] (1.17ns)   --->   "%denom_11 = load i10 %inv_table_addr_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2718 'load' 'denom_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2719 [1/2] (1.17ns)   --->   "%denom_12 = load i10 %inv_table_addr_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2719 'load' 'denom_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2720 [1/2] (1.17ns)   --->   "%denom_13 = load i10 %inv_table_addr_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2720 'load' 'denom_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2721 [1/2] (1.17ns)   --->   "%denom_14 = load i10 %inv_table_addr_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2721 'load' 'denom_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2722 [1/2] (1.17ns)   --->   "%denom_15 = load i10 %inv_table_addr_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2722 'load' 'denom_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2723 [1/2] (1.17ns)   --->   "%denom_16 = load i10 %inv_table_addr_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2723 'load' 'denom_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2724 [1/2] (1.17ns)   --->   "%denom_17 = load i10 %inv_table_addr_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2724 'load' 'denom_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2725 [1/2] (1.17ns)   --->   "%denom_18 = load i10 %inv_table_addr_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2725 'load' 'denom_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2726 [1/2] (1.17ns)   --->   "%denom_19 = load i10 %inv_table_addr_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2726 'load' 'denom_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2727 [1/2] (1.17ns)   --->   "%denom_20 = load i10 %inv_table_addr_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2727 'load' 'denom_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2728 [1/2] (1.17ns)   --->   "%denom_21 = load i10 %inv_table_addr_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2728 'load' 'denom_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2729 [1/2] (1.17ns)   --->   "%denom_22 = load i10 %inv_table_addr_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2729 'load' 'denom_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 2730 [1/2] (1.17ns)   --->   "%denom_23 = load i10 %inv_table_addr_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2730 'load' 'denom_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %masked_kernel_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2731 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %denom" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2732 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2733 [1/1] (1.89ns)   --->   "%mul_ln199 = mul i24 %zext_ln199, i24 %sext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2733 'mul' 'mul_ln199' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_1888 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2734 'bitselect' 'tmp_1888' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%trunc_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2735 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_1889 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2736 'bitselect' 'tmp_1889' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_1890 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2737 'bitselect' 'tmp_1890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2738 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i24 %mul_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2738 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2739 [1/1] (0.70ns)   --->   "%icmp_ln199 = icmp_ne  i5 %trunc_ln199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2739 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%tmp_1891 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2740 'bitselect' 'tmp_1891' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%or_ln199 = or i1 %tmp_1889, i1 %icmp_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2741 'or' 'or_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%and_ln199 = and i1 %or_ln199, i1 %tmp_1890" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2742 'and' 'and_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%zext_ln199_1 = zext i1 %and_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2743 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2744 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199 = add i13 %trunc_ln5, i13 %zext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2744 'add' 'add_ln199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2745 [1/1] (0.00ns)   --->   "%tmp_1892 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2745 'bitselect' 'tmp_1892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%xor_ln199 = xor i1 %tmp_1892, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2746 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2747 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %tmp_1891, i1 %xor_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2747 'and' 'and_ln199_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2748 [1/1] (0.00ns)   --->   "%tmp_768 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2748 'partselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2749 [1/1] (0.70ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %tmp_768, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2749 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2750 [1/1] (0.00ns)   --->   "%tmp_769 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2750 'partselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2751 [1/1] (0.70ns)   --->   "%icmp_ln199_2 = icmp_eq  i5 %tmp_769, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2751 'icmp' 'icmp_ln199_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2752 [1/1] (0.70ns)   --->   "%icmp_ln199_3 = icmp_eq  i5 %tmp_769, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2752 'icmp' 'icmp_ln199_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%select_ln199 = select i1 %and_ln199_1, i1 %icmp_ln199_2, i1 %icmp_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2753 'select' 'select_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%tmp_1893 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2754 'bitselect' 'tmp_1893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%xor_ln199_192 = xor i1 %tmp_1893, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2755 'xor' 'xor_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%and_ln199_2 = and i1 %icmp_ln199_1, i1 %xor_ln199_192" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2756 'and' 'and_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%select_ln199_1 = select i1 %and_ln199_1, i1 %and_ln199_2, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2757 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_3 = and i1 %and_ln199_1, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2758 'and' 'and_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_1 = xor i1 %select_ln199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2759 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%or_ln199_1 = or i1 %tmp_1892, i1 %xor_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2760 'or' 'or_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_2 = xor i1 %tmp_1888, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2761 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2762 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %or_ln199_1, i1 %xor_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2762 'and' 'and_ln199_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_5 = and i1 %tmp_1892, i1 %select_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2763 'and' 'and_ln199_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%or_ln199_144 = or i1 %and_ln199_3, i1 %and_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2764 'or' 'or_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%xor_ln199_3 = xor i1 %or_ln199_144, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2765 'xor' 'xor_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_6 = and i1 %tmp_1888, i1 %xor_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2766 'and' 'and_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_3)   --->   "%select_ln199_2 = select i1 %and_ln199_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2767 'select' 'select_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2768 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_2 = or i1 %and_ln199_4, i1 %and_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2768 'or' 'or_ln199_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2769 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_3 = select i1 %or_ln199_2, i13 %select_ln199_2, i13 %add_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2769 'select' 'select_ln199_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2770 'sext' 'sext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2771 [1/1] (1.89ns)   --->   "%mul_ln199_1 = mul i24 %zext_ln199, i24 %sext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2771 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2772 [1/1] (0.00ns)   --->   "%tmp_1894 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2772 'bitselect' 'tmp_1894' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%trunc_ln199_1 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_1, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2773 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2774 'bitselect' 'tmp_1895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_1896 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2775 'bitselect' 'tmp_1896' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2776 [1/1] (0.00ns)   --->   "%trunc_ln199_48 = trunc i24 %mul_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2776 'trunc' 'trunc_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2777 [1/1] (0.70ns)   --->   "%icmp_ln199_4 = icmp_ne  i5 %trunc_ln199_48, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2777 'icmp' 'icmp_ln199_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%tmp_1897 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2778 'bitselect' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%or_ln199_3 = or i1 %tmp_1895, i1 %icmp_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2779 'or' 'or_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%and_ln199_7 = and i1 %or_ln199_3, i1 %tmp_1896" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2780 'and' 'and_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%zext_ln199_2 = zext i1 %and_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2781 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2782 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_1 = add i13 %trunc_ln199_1, i13 %zext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2782 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2783 [1/1] (0.00ns)   --->   "%tmp_1898 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_1, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2783 'bitselect' 'tmp_1898' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%xor_ln199_4 = xor i1 %tmp_1898, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2784 'xor' 'xor_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2785 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_8 = and i1 %tmp_1897, i1 %xor_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2785 'and' 'and_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2786 [1/1] (0.00ns)   --->   "%tmp_770 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_1, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2786 'partselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2787 [1/1] (0.70ns)   --->   "%icmp_ln199_5 = icmp_eq  i4 %tmp_770, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2787 'icmp' 'icmp_ln199_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_771 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_1, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2788 'partselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2789 [1/1] (0.70ns)   --->   "%icmp_ln199_6 = icmp_eq  i5 %tmp_771, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2789 'icmp' 'icmp_ln199_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2790 [1/1] (0.70ns)   --->   "%icmp_ln199_7 = icmp_eq  i5 %tmp_771, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2790 'icmp' 'icmp_ln199_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%select_ln199_4 = select i1 %and_ln199_8, i1 %icmp_ln199_6, i1 %icmp_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2791 'select' 'select_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%tmp_1899 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2792 'bitselect' 'tmp_1899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%xor_ln199_193 = xor i1 %tmp_1899, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2793 'xor' 'xor_ln199_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%and_ln199_9 = and i1 %icmp_ln199_5, i1 %xor_ln199_193" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2794 'and' 'and_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%select_ln199_5 = select i1 %and_ln199_8, i1 %and_ln199_9, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2795 'select' 'select_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_10 = and i1 %and_ln199_8, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2796 'and' 'and_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_5 = xor i1 %select_ln199_4, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2797 'xor' 'xor_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%or_ln199_4 = or i1 %tmp_1898, i1 %xor_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2798 'or' 'or_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_6 = xor i1 %tmp_1894, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2799 'xor' 'xor_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2800 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_11 = and i1 %or_ln199_4, i1 %xor_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2800 'and' 'and_ln199_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2801 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_12 = and i1 %tmp_1898, i1 %select_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2801 'and' 'and_ln199_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%or_ln199_145 = or i1 %and_ln199_10, i1 %and_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2802 'or' 'or_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%xor_ln199_7 = xor i1 %or_ln199_145, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2803 'xor' 'xor_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_13 = and i1 %tmp_1894, i1 %xor_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2804 'and' 'and_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_7)   --->   "%select_ln199_6 = select i1 %and_ln199_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2805 'select' 'select_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2806 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_5 = or i1 %and_ln199_11, i1 %and_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2806 'or' 'or_ln199_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2807 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_7 = select i1 %or_ln199_5, i13 %select_ln199_6, i13 %add_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2807 'select' 'select_ln199_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i13 %masked_kernel_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2808 'sext' 'sext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln199_3 = zext i11 %denom_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2809 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2810 [1/1] (1.89ns)   --->   "%mul_ln199_2 = mul i24 %zext_ln199_3, i24 %sext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2810 'mul' 'mul_ln199_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_1917 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2811 'bitselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%trunc_ln199_2 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_2, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2812 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_1918 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2813 'bitselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_1919 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2814 'bitselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2815 [1/1] (0.00ns)   --->   "%trunc_ln199_49 = trunc i24 %mul_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2815 'trunc' 'trunc_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2816 [1/1] (0.70ns)   --->   "%icmp_ln199_8 = icmp_ne  i5 %trunc_ln199_49, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2816 'icmp' 'icmp_ln199_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%tmp_1920 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2817 'bitselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%or_ln199_6 = or i1 %tmp_1918, i1 %icmp_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2818 'or' 'or_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%and_ln199_14 = and i1 %or_ln199_6, i1 %tmp_1919" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2819 'and' 'and_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%zext_ln199_4 = zext i1 %and_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2820 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2821 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_2 = add i13 %trunc_ln199_2, i13 %zext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2821 'add' 'add_ln199_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2822 [1/1] (0.00ns)   --->   "%tmp_1921 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_2, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2822 'bitselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%xor_ln199_8 = xor i1 %tmp_1921, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2823 'xor' 'xor_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2824 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_15 = and i1 %tmp_1920, i1 %xor_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2824 'and' 'and_ln199_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_777 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_2, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2825 'partselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2826 [1/1] (0.70ns)   --->   "%icmp_ln199_9 = icmp_eq  i4 %tmp_777, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2826 'icmp' 'icmp_ln199_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2827 [1/1] (0.00ns)   --->   "%tmp_778 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_2, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2827 'partselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2828 [1/1] (0.70ns)   --->   "%icmp_ln199_10 = icmp_eq  i5 %tmp_778, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2828 'icmp' 'icmp_ln199_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2829 [1/1] (0.70ns)   --->   "%icmp_ln199_11 = icmp_eq  i5 %tmp_778, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2829 'icmp' 'icmp_ln199_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%select_ln199_8 = select i1 %and_ln199_15, i1 %icmp_ln199_10, i1 %icmp_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2830 'select' 'select_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%tmp_1922 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2831 'bitselect' 'tmp_1922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%xor_ln199_194 = xor i1 %tmp_1922, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2832 'xor' 'xor_ln199_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%and_ln199_16 = and i1 %icmp_ln199_9, i1 %xor_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2833 'and' 'and_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%select_ln199_9 = select i1 %and_ln199_15, i1 %and_ln199_16, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2834 'select' 'select_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_17 = and i1 %and_ln199_15, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2835 'and' 'and_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_9 = xor i1 %select_ln199_8, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2836 'xor' 'xor_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%or_ln199_7 = or i1 %tmp_1921, i1 %xor_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2837 'or' 'or_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_10 = xor i1 %tmp_1917, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2838 'xor' 'xor_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_18 = and i1 %or_ln199_7, i1 %xor_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2839 'and' 'and_ln199_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_19 = and i1 %tmp_1921, i1 %select_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2840 'and' 'and_ln199_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%or_ln199_146 = or i1 %and_ln199_17, i1 %and_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2841 'or' 'or_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%xor_ln199_11 = xor i1 %or_ln199_146, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2842 'xor' 'xor_ln199_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_20 = and i1 %tmp_1917, i1 %xor_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2843 'and' 'and_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_11)   --->   "%select_ln199_10 = select i1 %and_ln199_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2844 'select' 'select_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2845 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_8 = or i1 %and_ln199_18, i1 %and_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2845 'or' 'or_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2846 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_11 = select i1 %or_ln199_8, i13 %select_ln199_10, i13 %add_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2846 'select' 'select_ln199_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln199_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2847 'sext' 'sext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2848 [1/1] (1.89ns)   --->   "%mul_ln199_3 = mul i24 %zext_ln199_3, i24 %sext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2848 'mul' 'mul_ln199_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2849 [1/1] (0.00ns)   --->   "%tmp_1923 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2849 'bitselect' 'tmp_1923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%trunc_ln199_3 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_3, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2850 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_1924 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2851 'bitselect' 'tmp_1924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_1925 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2852 'bitselect' 'tmp_1925' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2853 [1/1] (0.00ns)   --->   "%trunc_ln199_50 = trunc i24 %mul_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2853 'trunc' 'trunc_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2854 [1/1] (0.70ns)   --->   "%icmp_ln199_12 = icmp_ne  i5 %trunc_ln199_50, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2854 'icmp' 'icmp_ln199_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%tmp_1926 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2855 'bitselect' 'tmp_1926' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%or_ln199_9 = or i1 %tmp_1924, i1 %icmp_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2856 'or' 'or_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%and_ln199_21 = and i1 %or_ln199_9, i1 %tmp_1925" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2857 'and' 'and_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%zext_ln199_5 = zext i1 %and_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2858 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2859 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_3 = add i13 %trunc_ln199_3, i13 %zext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2859 'add' 'add_ln199_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_1927 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_3, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2860 'bitselect' 'tmp_1927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%xor_ln199_12 = xor i1 %tmp_1927, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2861 'xor' 'xor_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2862 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_22 = and i1 %tmp_1926, i1 %xor_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2862 'and' 'and_ln199_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_779 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_3, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2863 'partselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2864 [1/1] (0.70ns)   --->   "%icmp_ln199_13 = icmp_eq  i4 %tmp_779, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2864 'icmp' 'icmp_ln199_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2865 [1/1] (0.00ns)   --->   "%tmp_780 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_3, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2865 'partselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2866 [1/1] (0.70ns)   --->   "%icmp_ln199_14 = icmp_eq  i5 %tmp_780, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2866 'icmp' 'icmp_ln199_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2867 [1/1] (0.70ns)   --->   "%icmp_ln199_15 = icmp_eq  i5 %tmp_780, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2867 'icmp' 'icmp_ln199_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%select_ln199_12 = select i1 %and_ln199_22, i1 %icmp_ln199_14, i1 %icmp_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2868 'select' 'select_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%tmp_1928 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2869 'bitselect' 'tmp_1928' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%xor_ln199_195 = xor i1 %tmp_1928, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2870 'xor' 'xor_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%and_ln199_23 = and i1 %icmp_ln199_13, i1 %xor_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2871 'and' 'and_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%select_ln199_13 = select i1 %and_ln199_22, i1 %and_ln199_23, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2872 'select' 'select_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_24 = and i1 %and_ln199_22, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2873 'and' 'and_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_13 = xor i1 %select_ln199_12, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2874 'xor' 'xor_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%or_ln199_10 = or i1 %tmp_1927, i1 %xor_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2875 'or' 'or_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_14 = xor i1 %tmp_1923, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2876 'xor' 'xor_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2877 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_25 = and i1 %or_ln199_10, i1 %xor_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2877 'and' 'and_ln199_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_26 = and i1 %tmp_1927, i1 %select_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2878 'and' 'and_ln199_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%or_ln199_147 = or i1 %and_ln199_24, i1 %and_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2879 'or' 'or_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%xor_ln199_15 = xor i1 %or_ln199_147, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2880 'xor' 'xor_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_27 = and i1 %tmp_1923, i1 %xor_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2881 'and' 'and_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_15)   --->   "%select_ln199_14 = select i1 %and_ln199_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2882 'select' 'select_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2883 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_11 = or i1 %and_ln199_25, i1 %and_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2883 'or' 'or_ln199_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2884 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_15 = select i1 %or_ln199_11, i13 %select_ln199_14, i13 %add_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2884 'select' 'select_ln199_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln199_4 = sext i13 %masked_kernel_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2885 'sext' 'sext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2886 [1/1] (0.00ns)   --->   "%zext_ln199_6 = zext i11 %denom_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2886 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2887 [1/1] (1.89ns)   --->   "%mul_ln199_4 = mul i24 %zext_ln199_6, i24 %sext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2887 'mul' 'mul_ln199_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_1946 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2888 'bitselect' 'tmp_1946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%trunc_ln199_4 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_4, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2889 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_1947 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2890 'bitselect' 'tmp_1947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_1948 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2891 'bitselect' 'tmp_1948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln199_51 = trunc i24 %mul_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2892 'trunc' 'trunc_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2893 [1/1] (0.70ns)   --->   "%icmp_ln199_16 = icmp_ne  i5 %trunc_ln199_51, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2893 'icmp' 'icmp_ln199_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%tmp_1949 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2894 'bitselect' 'tmp_1949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%or_ln199_12 = or i1 %tmp_1947, i1 %icmp_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2895 'or' 'or_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%and_ln199_28 = and i1 %or_ln199_12, i1 %tmp_1948" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2896 'and' 'and_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%zext_ln199_7 = zext i1 %and_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2897 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2898 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_4 = add i13 %trunc_ln199_4, i13 %zext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2898 'add' 'add_ln199_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_1950 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_4, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2899 'bitselect' 'tmp_1950' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%xor_ln199_16 = xor i1 %tmp_1950, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2900 'xor' 'xor_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2901 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_29 = and i1 %tmp_1949, i1 %xor_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2901 'and' 'and_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_786 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_4, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2902 'partselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2903 [1/1] (0.70ns)   --->   "%icmp_ln199_17 = icmp_eq  i4 %tmp_786, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2903 'icmp' 'icmp_ln199_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2904 [1/1] (0.00ns)   --->   "%tmp_787 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_4, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2904 'partselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2905 [1/1] (0.70ns)   --->   "%icmp_ln199_18 = icmp_eq  i5 %tmp_787, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2905 'icmp' 'icmp_ln199_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2906 [1/1] (0.70ns)   --->   "%icmp_ln199_19 = icmp_eq  i5 %tmp_787, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2906 'icmp' 'icmp_ln199_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%select_ln199_16 = select i1 %and_ln199_29, i1 %icmp_ln199_18, i1 %icmp_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2907 'select' 'select_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%tmp_1951 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2908 'bitselect' 'tmp_1951' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%xor_ln199_196 = xor i1 %tmp_1951, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2909 'xor' 'xor_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%and_ln199_30 = and i1 %icmp_ln199_17, i1 %xor_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2910 'and' 'and_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%select_ln199_17 = select i1 %and_ln199_29, i1 %and_ln199_30, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2911 'select' 'select_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_31 = and i1 %and_ln199_29, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2912 'and' 'and_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_17 = xor i1 %select_ln199_16, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2913 'xor' 'xor_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%or_ln199_13 = or i1 %tmp_1950, i1 %xor_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2914 'or' 'or_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_18 = xor i1 %tmp_1946, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2915 'xor' 'xor_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2916 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_32 = and i1 %or_ln199_13, i1 %xor_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2916 'and' 'and_ln199_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2917 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_33 = and i1 %tmp_1950, i1 %select_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2917 'and' 'and_ln199_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%or_ln199_148 = or i1 %and_ln199_31, i1 %and_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2918 'or' 'or_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%xor_ln199_19 = xor i1 %or_ln199_148, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2919 'xor' 'xor_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_34 = and i1 %tmp_1946, i1 %xor_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2920 'and' 'and_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_19)   --->   "%select_ln199_18 = select i1 %and_ln199_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2921 'select' 'select_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2922 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_14 = or i1 %and_ln199_32, i1 %and_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2922 'or' 'or_ln199_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2923 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_19 = select i1 %or_ln199_14, i13 %select_ln199_18, i13 %add_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2923 'select' 'select_ln199_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln199_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2924 'sext' 'sext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2925 [1/1] (1.89ns)   --->   "%mul_ln199_5 = mul i24 %zext_ln199_6, i24 %sext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2925 'mul' 'mul_ln199_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_1952 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2926 'bitselect' 'tmp_1952' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%trunc_ln199_5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_5, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2927 'partselect' 'trunc_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_1953 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2928 'bitselect' 'tmp_1953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_1954 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2929 'bitselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2930 [1/1] (0.00ns)   --->   "%trunc_ln199_52 = trunc i24 %mul_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2930 'trunc' 'trunc_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2931 [1/1] (0.70ns)   --->   "%icmp_ln199_20 = icmp_ne  i5 %trunc_ln199_52, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2931 'icmp' 'icmp_ln199_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%tmp_1955 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2932 'bitselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%or_ln199_15 = or i1 %tmp_1953, i1 %icmp_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2933 'or' 'or_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%and_ln199_35 = and i1 %or_ln199_15, i1 %tmp_1954" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2934 'and' 'and_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%zext_ln199_8 = zext i1 %and_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2935 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2936 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_5 = add i13 %trunc_ln199_5, i13 %zext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2936 'add' 'add_ln199_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_1956 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_5, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2937 'bitselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%xor_ln199_20 = xor i1 %tmp_1956, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2938 'xor' 'xor_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2939 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_36 = and i1 %tmp_1955, i1 %xor_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2939 'and' 'and_ln199_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_788 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_5, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2940 'partselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2941 [1/1] (0.70ns)   --->   "%icmp_ln199_21 = icmp_eq  i4 %tmp_788, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2941 'icmp' 'icmp_ln199_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_789 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_5, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2942 'partselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2943 [1/1] (0.70ns)   --->   "%icmp_ln199_22 = icmp_eq  i5 %tmp_789, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2943 'icmp' 'icmp_ln199_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2944 [1/1] (0.70ns)   --->   "%icmp_ln199_23 = icmp_eq  i5 %tmp_789, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2944 'icmp' 'icmp_ln199_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%select_ln199_20 = select i1 %and_ln199_36, i1 %icmp_ln199_22, i1 %icmp_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2945 'select' 'select_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%tmp_1957 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2946 'bitselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%xor_ln199_197 = xor i1 %tmp_1957, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2947 'xor' 'xor_ln199_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%and_ln199_37 = and i1 %icmp_ln199_21, i1 %xor_ln199_197" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2948 'and' 'and_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%select_ln199_21 = select i1 %and_ln199_36, i1 %and_ln199_37, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2949 'select' 'select_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_38 = and i1 %and_ln199_36, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2950 'and' 'and_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_21 = xor i1 %select_ln199_20, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2951 'xor' 'xor_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%or_ln199_16 = or i1 %tmp_1956, i1 %xor_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2952 'or' 'or_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_22 = xor i1 %tmp_1952, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2953 'xor' 'xor_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2954 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_39 = and i1 %or_ln199_16, i1 %xor_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2954 'and' 'and_ln199_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2955 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_40 = and i1 %tmp_1956, i1 %select_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2955 'and' 'and_ln199_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%or_ln199_149 = or i1 %and_ln199_38, i1 %and_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2956 'or' 'or_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%xor_ln199_23 = xor i1 %or_ln199_149, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2957 'xor' 'xor_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_41 = and i1 %tmp_1952, i1 %xor_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2958 'and' 'and_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_23)   --->   "%select_ln199_22 = select i1 %and_ln199_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2959 'select' 'select_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2960 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_17 = or i1 %and_ln199_39, i1 %and_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2960 'or' 'or_ln199_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2961 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_23 = select i1 %or_ln199_17, i13 %select_ln199_22, i13 %add_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2961 'select' 'select_ln199_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln199_6 = sext i13 %masked_kernel_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2962 'sext' 'sext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln199_9 = zext i11 %denom_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2963 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2964 [1/1] (1.89ns)   --->   "%mul_ln199_6 = mul i24 %zext_ln199_9, i24 %sext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2964 'mul' 'mul_ln199_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2965 [1/1] (0.00ns)   --->   "%tmp_1975 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2965 'bitselect' 'tmp_1975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%trunc_ln199_6 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_6, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2966 'partselect' 'trunc_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_1976 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2967 'bitselect' 'tmp_1976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_1977 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2968 'bitselect' 'tmp_1977' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2969 [1/1] (0.00ns)   --->   "%trunc_ln199_53 = trunc i24 %mul_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2969 'trunc' 'trunc_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2970 [1/1] (0.70ns)   --->   "%icmp_ln199_24 = icmp_ne  i5 %trunc_ln199_53, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2970 'icmp' 'icmp_ln199_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%tmp_1978 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2971 'bitselect' 'tmp_1978' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%or_ln199_18 = or i1 %tmp_1976, i1 %icmp_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2972 'or' 'or_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%and_ln199_42 = and i1 %or_ln199_18, i1 %tmp_1977" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2973 'and' 'and_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%zext_ln199_10 = zext i1 %and_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2974 'zext' 'zext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2975 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_6 = add i13 %trunc_ln199_6, i13 %zext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2975 'add' 'add_ln199_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2976 [1/1] (0.00ns)   --->   "%tmp_1979 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_6, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2976 'bitselect' 'tmp_1979' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%xor_ln199_24 = xor i1 %tmp_1979, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2977 'xor' 'xor_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2978 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_43 = and i1 %tmp_1978, i1 %xor_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2978 'and' 'and_ln199_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_795 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_6, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2979 'partselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2980 [1/1] (0.70ns)   --->   "%icmp_ln199_25 = icmp_eq  i4 %tmp_795, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2980 'icmp' 'icmp_ln199_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_796 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_6, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2981 'partselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2982 [1/1] (0.70ns)   --->   "%icmp_ln199_26 = icmp_eq  i5 %tmp_796, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2982 'icmp' 'icmp_ln199_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2983 [1/1] (0.70ns)   --->   "%icmp_ln199_27 = icmp_eq  i5 %tmp_796, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2983 'icmp' 'icmp_ln199_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%select_ln199_24 = select i1 %and_ln199_43, i1 %icmp_ln199_26, i1 %icmp_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2984 'select' 'select_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%tmp_1980 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2985 'bitselect' 'tmp_1980' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%xor_ln199_198 = xor i1 %tmp_1980, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2986 'xor' 'xor_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%and_ln199_44 = and i1 %icmp_ln199_25, i1 %xor_ln199_198" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2987 'and' 'and_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%select_ln199_25 = select i1 %and_ln199_43, i1 %and_ln199_44, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2988 'select' 'select_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_45 = and i1 %and_ln199_43, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2989 'and' 'and_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_25 = xor i1 %select_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2990 'xor' 'xor_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%or_ln199_19 = or i1 %tmp_1979, i1 %xor_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2991 'or' 'or_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_26 = xor i1 %tmp_1975, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2992 'xor' 'xor_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2993 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_46 = and i1 %or_ln199_19, i1 %xor_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2993 'and' 'and_ln199_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2994 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_47 = and i1 %tmp_1979, i1 %select_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2994 'and' 'and_ln199_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%or_ln199_150 = or i1 %and_ln199_45, i1 %and_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2995 'or' 'or_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%xor_ln199_27 = xor i1 %or_ln199_150, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2996 'xor' 'xor_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_48 = and i1 %tmp_1975, i1 %xor_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2997 'and' 'and_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_27)   --->   "%select_ln199_26 = select i1 %and_ln199_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2998 'select' 'select_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2999 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_20 = or i1 %and_ln199_46, i1 %and_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2999 'or' 'or_ln199_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3000 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_27 = select i1 %or_ln199_20, i13 %select_ln199_26, i13 %add_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3000 'select' 'select_ln199_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln199_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3001 'sext' 'sext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3002 [1/1] (1.89ns)   --->   "%mul_ln199_7 = mul i24 %zext_ln199_9, i24 %sext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3002 'mul' 'mul_ln199_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3003 [1/1] (0.00ns)   --->   "%tmp_1981 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3003 'bitselect' 'tmp_1981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%trunc_ln199_7 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_7, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3004 'partselect' 'trunc_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_1982 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3005 'bitselect' 'tmp_1982' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_1983 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3006 'bitselect' 'tmp_1983' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3007 [1/1] (0.00ns)   --->   "%trunc_ln199_54 = trunc i24 %mul_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3007 'trunc' 'trunc_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3008 [1/1] (0.70ns)   --->   "%icmp_ln199_28 = icmp_ne  i5 %trunc_ln199_54, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3008 'icmp' 'icmp_ln199_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%tmp_1984 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3009 'bitselect' 'tmp_1984' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%or_ln199_21 = or i1 %tmp_1982, i1 %icmp_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3010 'or' 'or_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%and_ln199_49 = and i1 %or_ln199_21, i1 %tmp_1983" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3011 'and' 'and_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%zext_ln199_11 = zext i1 %and_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3012 'zext' 'zext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3013 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_7 = add i13 %trunc_ln199_7, i13 %zext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3013 'add' 'add_ln199_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_1985 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_7, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3014 'bitselect' 'tmp_1985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%xor_ln199_28 = xor i1 %tmp_1985, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3015 'xor' 'xor_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3016 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_50 = and i1 %tmp_1984, i1 %xor_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3016 'and' 'and_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3017 [1/1] (0.00ns)   --->   "%tmp_797 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_7, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3017 'partselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3018 [1/1] (0.70ns)   --->   "%icmp_ln199_29 = icmp_eq  i4 %tmp_797, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3018 'icmp' 'icmp_ln199_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3019 [1/1] (0.00ns)   --->   "%tmp_798 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_7, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3019 'partselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3020 [1/1] (0.70ns)   --->   "%icmp_ln199_30 = icmp_eq  i5 %tmp_798, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3020 'icmp' 'icmp_ln199_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3021 [1/1] (0.70ns)   --->   "%icmp_ln199_31 = icmp_eq  i5 %tmp_798, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3021 'icmp' 'icmp_ln199_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%select_ln199_28 = select i1 %and_ln199_50, i1 %icmp_ln199_30, i1 %icmp_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3022 'select' 'select_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%tmp_1986 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3023 'bitselect' 'tmp_1986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%xor_ln199_199 = xor i1 %tmp_1986, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3024 'xor' 'xor_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%and_ln199_51 = and i1 %icmp_ln199_29, i1 %xor_ln199_199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3025 'and' 'and_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%select_ln199_29 = select i1 %and_ln199_50, i1 %and_ln199_51, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3026 'select' 'select_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_52 = and i1 %and_ln199_50, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3027 'and' 'and_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_29 = xor i1 %select_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3028 'xor' 'xor_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%or_ln199_22 = or i1 %tmp_1985, i1 %xor_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3029 'or' 'or_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_30 = xor i1 %tmp_1981, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3030 'xor' 'xor_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3031 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_53 = and i1 %or_ln199_22, i1 %xor_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3031 'and' 'and_ln199_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3032 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_54 = and i1 %tmp_1985, i1 %select_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3032 'and' 'and_ln199_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%or_ln199_151 = or i1 %and_ln199_52, i1 %and_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3033 'or' 'or_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%xor_ln199_31 = xor i1 %or_ln199_151, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3034 'xor' 'xor_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_55 = and i1 %tmp_1981, i1 %xor_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3035 'and' 'and_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_31)   --->   "%select_ln199_30 = select i1 %and_ln199_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3036 'select' 'select_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3037 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_23 = or i1 %and_ln199_53, i1 %and_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3037 'or' 'or_ln199_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3038 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_31 = select i1 %or_ln199_23, i13 %select_ln199_30, i13 %add_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3038 'select' 'select_ln199_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln199_8 = sext i13 %masked_kernel_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3039 'sext' 'sext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln199_12 = zext i11 %denom_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3040 'zext' 'zext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3041 [1/1] (1.89ns)   --->   "%mul_ln199_8 = mul i24 %zext_ln199_12, i24 %sext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3041 'mul' 'mul_ln199_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3042 [1/1] (0.00ns)   --->   "%tmp_2004 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3042 'bitselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%trunc_ln199_8 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_8, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3043 'partselect' 'trunc_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_2005 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3044 'bitselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_2006 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3045 'bitselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3046 [1/1] (0.00ns)   --->   "%trunc_ln199_55 = trunc i24 %mul_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3046 'trunc' 'trunc_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3047 [1/1] (0.70ns)   --->   "%icmp_ln199_32 = icmp_ne  i5 %trunc_ln199_55, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3047 'icmp' 'icmp_ln199_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%tmp_2007 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3048 'bitselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%or_ln199_24 = or i1 %tmp_2005, i1 %icmp_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3049 'or' 'or_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%and_ln199_56 = and i1 %or_ln199_24, i1 %tmp_2006" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3050 'and' 'and_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%zext_ln199_13 = zext i1 %and_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3051 'zext' 'zext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3052 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_8 = add i13 %trunc_ln199_8, i13 %zext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3052 'add' 'add_ln199_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3053 [1/1] (0.00ns)   --->   "%tmp_2008 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_8, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3053 'bitselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%xor_ln199_32 = xor i1 %tmp_2008, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3054 'xor' 'xor_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3055 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_57 = and i1 %tmp_2007, i1 %xor_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3055 'and' 'and_ln199_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_804 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_8, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3056 'partselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3057 [1/1] (0.70ns)   --->   "%icmp_ln199_33 = icmp_eq  i4 %tmp_804, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3057 'icmp' 'icmp_ln199_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3058 [1/1] (0.00ns)   --->   "%tmp_805 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_8, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3058 'partselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3059 [1/1] (0.70ns)   --->   "%icmp_ln199_34 = icmp_eq  i5 %tmp_805, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3059 'icmp' 'icmp_ln199_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3060 [1/1] (0.70ns)   --->   "%icmp_ln199_35 = icmp_eq  i5 %tmp_805, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3060 'icmp' 'icmp_ln199_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%select_ln199_32 = select i1 %and_ln199_57, i1 %icmp_ln199_34, i1 %icmp_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3061 'select' 'select_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%tmp_2009 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3062 'bitselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%xor_ln199_200 = xor i1 %tmp_2009, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3063 'xor' 'xor_ln199_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%and_ln199_58 = and i1 %icmp_ln199_33, i1 %xor_ln199_200" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3064 'and' 'and_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%select_ln199_33 = select i1 %and_ln199_57, i1 %and_ln199_58, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3065 'select' 'select_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_59 = and i1 %and_ln199_57, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3066 'and' 'and_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_33 = xor i1 %select_ln199_32, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3067 'xor' 'xor_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%or_ln199_25 = or i1 %tmp_2008, i1 %xor_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3068 'or' 'or_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_34 = xor i1 %tmp_2004, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3069 'xor' 'xor_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3070 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_60 = and i1 %or_ln199_25, i1 %xor_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3070 'and' 'and_ln199_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3071 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_61 = and i1 %tmp_2008, i1 %select_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3071 'and' 'and_ln199_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%or_ln199_152 = or i1 %and_ln199_59, i1 %and_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3072 'or' 'or_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%xor_ln199_35 = xor i1 %or_ln199_152, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3073 'xor' 'xor_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_62 = and i1 %tmp_2004, i1 %xor_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3074 'and' 'and_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_35)   --->   "%select_ln199_34 = select i1 %and_ln199_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3075 'select' 'select_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3076 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_26 = or i1 %and_ln199_60, i1 %and_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3076 'or' 'or_ln199_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3077 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_35 = select i1 %or_ln199_26, i13 %select_ln199_34, i13 %add_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3077 'select' 'select_ln199_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln199_9 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3078 'sext' 'sext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3079 [1/1] (1.89ns)   --->   "%mul_ln199_9 = mul i24 %zext_ln199_12, i24 %sext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3079 'mul' 'mul_ln199_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_2010 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3080 'bitselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%trunc_ln199_9 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_9, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3081 'partselect' 'trunc_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_2011 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3082 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_2012 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3083 'bitselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3084 [1/1] (0.00ns)   --->   "%trunc_ln199_56 = trunc i24 %mul_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3084 'trunc' 'trunc_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3085 [1/1] (0.70ns)   --->   "%icmp_ln199_36 = icmp_ne  i5 %trunc_ln199_56, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3085 'icmp' 'icmp_ln199_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%tmp_2013 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3086 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%or_ln199_27 = or i1 %tmp_2011, i1 %icmp_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3087 'or' 'or_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%and_ln199_63 = and i1 %or_ln199_27, i1 %tmp_2012" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3088 'and' 'and_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%zext_ln199_14 = zext i1 %and_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3089 'zext' 'zext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3090 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_9 = add i13 %trunc_ln199_9, i13 %zext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3090 'add' 'add_ln199_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3091 [1/1] (0.00ns)   --->   "%tmp_2014 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_9, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3091 'bitselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%xor_ln199_36 = xor i1 %tmp_2014, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3092 'xor' 'xor_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3093 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_64 = and i1 %tmp_2013, i1 %xor_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3093 'and' 'and_ln199_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_806 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_9, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3094 'partselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3095 [1/1] (0.70ns)   --->   "%icmp_ln199_37 = icmp_eq  i4 %tmp_806, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3095 'icmp' 'icmp_ln199_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_807 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_9, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3096 'partselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3097 [1/1] (0.70ns)   --->   "%icmp_ln199_38 = icmp_eq  i5 %tmp_807, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3097 'icmp' 'icmp_ln199_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3098 [1/1] (0.70ns)   --->   "%icmp_ln199_39 = icmp_eq  i5 %tmp_807, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3098 'icmp' 'icmp_ln199_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%select_ln199_36 = select i1 %and_ln199_64, i1 %icmp_ln199_38, i1 %icmp_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3099 'select' 'select_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%tmp_2015 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3100 'bitselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%xor_ln199_201 = xor i1 %tmp_2015, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3101 'xor' 'xor_ln199_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%and_ln199_65 = and i1 %icmp_ln199_37, i1 %xor_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3102 'and' 'and_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%select_ln199_37 = select i1 %and_ln199_64, i1 %and_ln199_65, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3103 'select' 'select_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_66 = and i1 %and_ln199_64, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3104 'and' 'and_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_37 = xor i1 %select_ln199_36, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3105 'xor' 'xor_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%or_ln199_28 = or i1 %tmp_2014, i1 %xor_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3106 'or' 'or_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_38 = xor i1 %tmp_2010, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3107 'xor' 'xor_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_67 = and i1 %or_ln199_28, i1 %xor_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3108 'and' 'and_ln199_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3109 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_68 = and i1 %tmp_2014, i1 %select_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3109 'and' 'and_ln199_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%or_ln199_153 = or i1 %and_ln199_66, i1 %and_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3110 'or' 'or_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%xor_ln199_39 = xor i1 %or_ln199_153, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3111 'xor' 'xor_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_69 = and i1 %tmp_2010, i1 %xor_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3112 'and' 'and_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_39)   --->   "%select_ln199_38 = select i1 %and_ln199_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3113 'select' 'select_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3114 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_29 = or i1 %and_ln199_67, i1 %and_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3114 'or' 'or_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3115 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_39 = select i1 %or_ln199_29, i13 %select_ln199_38, i13 %add_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3115 'select' 'select_ln199_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln199_10 = sext i13 %masked_kernel_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3116 'sext' 'sext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3117 [1/1] (0.00ns)   --->   "%zext_ln199_15 = zext i11 %denom_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3117 'zext' 'zext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3118 [1/1] (1.89ns)   --->   "%mul_ln199_10 = mul i24 %zext_ln199_15, i24 %sext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3118 'mul' 'mul_ln199_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3119 [1/1] (0.00ns)   --->   "%tmp_2033 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3119 'bitselect' 'tmp_2033' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%trunc_ln199_s = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_10, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3120 'partselect' 'trunc_ln199_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_2034 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3121 'bitselect' 'tmp_2034' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_2035 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3122 'bitselect' 'tmp_2035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3123 [1/1] (0.00ns)   --->   "%trunc_ln199_57 = trunc i24 %mul_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3123 'trunc' 'trunc_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3124 [1/1] (0.70ns)   --->   "%icmp_ln199_40 = icmp_ne  i5 %trunc_ln199_57, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3124 'icmp' 'icmp_ln199_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%tmp_2036 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3125 'bitselect' 'tmp_2036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%or_ln199_30 = or i1 %tmp_2034, i1 %icmp_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3126 'or' 'or_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%and_ln199_70 = and i1 %or_ln199_30, i1 %tmp_2035" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3127 'and' 'and_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%zext_ln199_16 = zext i1 %and_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3128 'zext' 'zext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3129 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_10 = add i13 %trunc_ln199_s, i13 %zext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3129 'add' 'add_ln199_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_2037 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_10, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3130 'bitselect' 'tmp_2037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%xor_ln199_40 = xor i1 %tmp_2037, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3131 'xor' 'xor_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_71 = and i1 %tmp_2036, i1 %xor_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3132 'and' 'and_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3133 [1/1] (0.00ns)   --->   "%tmp_813 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_10, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3133 'partselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3134 [1/1] (0.70ns)   --->   "%icmp_ln199_41 = icmp_eq  i4 %tmp_813, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3134 'icmp' 'icmp_ln199_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3135 [1/1] (0.00ns)   --->   "%tmp_814 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_10, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3135 'partselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3136 [1/1] (0.70ns)   --->   "%icmp_ln199_42 = icmp_eq  i5 %tmp_814, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3136 'icmp' 'icmp_ln199_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3137 [1/1] (0.70ns)   --->   "%icmp_ln199_43 = icmp_eq  i5 %tmp_814, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3137 'icmp' 'icmp_ln199_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%select_ln199_40 = select i1 %and_ln199_71, i1 %icmp_ln199_42, i1 %icmp_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3138 'select' 'select_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%tmp_2038 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3139 'bitselect' 'tmp_2038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%xor_ln199_202 = xor i1 %tmp_2038, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3140 'xor' 'xor_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%and_ln199_72 = and i1 %icmp_ln199_41, i1 %xor_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3141 'and' 'and_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%select_ln199_41 = select i1 %and_ln199_71, i1 %and_ln199_72, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3142 'select' 'select_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_73 = and i1 %and_ln199_71, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3143 'and' 'and_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_41 = xor i1 %select_ln199_40, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3144 'xor' 'xor_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%or_ln199_31 = or i1 %tmp_2037, i1 %xor_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3145 'or' 'or_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_42 = xor i1 %tmp_2033, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3146 'xor' 'xor_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3147 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_74 = and i1 %or_ln199_31, i1 %xor_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3147 'and' 'and_ln199_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3148 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_75 = and i1 %tmp_2037, i1 %select_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3148 'and' 'and_ln199_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%or_ln199_154 = or i1 %and_ln199_73, i1 %and_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3149 'or' 'or_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%xor_ln199_43 = xor i1 %or_ln199_154, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3150 'xor' 'xor_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_76 = and i1 %tmp_2033, i1 %xor_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3151 'and' 'and_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_43)   --->   "%select_ln199_42 = select i1 %and_ln199_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3152 'select' 'select_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3153 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_32 = or i1 %and_ln199_74, i1 %and_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3153 'or' 'or_ln199_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3154 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_43 = select i1 %or_ln199_32, i13 %select_ln199_42, i13 %add_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3154 'select' 'select_ln199_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln199_11 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3155 'sext' 'sext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3156 [1/1] (1.89ns)   --->   "%mul_ln199_11 = mul i24 %zext_ln199_15, i24 %sext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3156 'mul' 'mul_ln199_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3157 [1/1] (0.00ns)   --->   "%tmp_2039 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3157 'bitselect' 'tmp_2039' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%trunc_ln199_10 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_11, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3158 'partselect' 'trunc_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_2040 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3159 'bitselect' 'tmp_2040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_2041 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3160 'bitselect' 'tmp_2041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3161 [1/1] (0.00ns)   --->   "%trunc_ln199_58 = trunc i24 %mul_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3161 'trunc' 'trunc_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3162 [1/1] (0.70ns)   --->   "%icmp_ln199_44 = icmp_ne  i5 %trunc_ln199_58, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3162 'icmp' 'icmp_ln199_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%tmp_2042 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3163 'bitselect' 'tmp_2042' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%or_ln199_33 = or i1 %tmp_2040, i1 %icmp_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3164 'or' 'or_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%and_ln199_77 = and i1 %or_ln199_33, i1 %tmp_2041" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3165 'and' 'and_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%zext_ln199_17 = zext i1 %and_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3166 'zext' 'zext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3167 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_11 = add i13 %trunc_ln199_10, i13 %zext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3167 'add' 'add_ln199_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_2043 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_11, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3168 'bitselect' 'tmp_2043' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%xor_ln199_44 = xor i1 %tmp_2043, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3169 'xor' 'xor_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3170 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_78 = and i1 %tmp_2042, i1 %xor_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3170 'and' 'and_ln199_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_815 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_11, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3171 'partselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3172 [1/1] (0.70ns)   --->   "%icmp_ln199_45 = icmp_eq  i4 %tmp_815, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3172 'icmp' 'icmp_ln199_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3173 [1/1] (0.00ns)   --->   "%tmp_816 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_11, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3173 'partselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3174 [1/1] (0.70ns)   --->   "%icmp_ln199_46 = icmp_eq  i5 %tmp_816, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3174 'icmp' 'icmp_ln199_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3175 [1/1] (0.70ns)   --->   "%icmp_ln199_47 = icmp_eq  i5 %tmp_816, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3175 'icmp' 'icmp_ln199_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%select_ln199_44 = select i1 %and_ln199_78, i1 %icmp_ln199_46, i1 %icmp_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3176 'select' 'select_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%tmp_2044 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3177 'bitselect' 'tmp_2044' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%xor_ln199_203 = xor i1 %tmp_2044, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3178 'xor' 'xor_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%and_ln199_79 = and i1 %icmp_ln199_45, i1 %xor_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3179 'and' 'and_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%select_ln199_45 = select i1 %and_ln199_78, i1 %and_ln199_79, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3180 'select' 'select_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_80 = and i1 %and_ln199_78, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3181 'and' 'and_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_45 = xor i1 %select_ln199_44, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3182 'xor' 'xor_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%or_ln199_34 = or i1 %tmp_2043, i1 %xor_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3183 'or' 'or_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_46 = xor i1 %tmp_2039, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3184 'xor' 'xor_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3185 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_81 = and i1 %or_ln199_34, i1 %xor_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3185 'and' 'and_ln199_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3186 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_82 = and i1 %tmp_2043, i1 %select_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3186 'and' 'and_ln199_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%or_ln199_155 = or i1 %and_ln199_80, i1 %and_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3187 'or' 'or_ln199_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%xor_ln199_47 = xor i1 %or_ln199_155, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3188 'xor' 'xor_ln199_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_83 = and i1 %tmp_2039, i1 %xor_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3189 'and' 'and_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_47)   --->   "%select_ln199_46 = select i1 %and_ln199_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3190 'select' 'select_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3191 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_35 = or i1 %and_ln199_81, i1 %and_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3191 'or' 'or_ln199_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3192 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_47 = select i1 %or_ln199_35, i13 %select_ln199_46, i13 %add_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3192 'select' 'select_ln199_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln199_12 = sext i13 %masked_kernel_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3193 'sext' 'sext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln199_18 = zext i11 %denom_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3194 'zext' 'zext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3195 [1/1] (1.89ns)   --->   "%mul_ln199_12 = mul i24 %zext_ln199_18, i24 %sext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3195 'mul' 'mul_ln199_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3196 [1/1] (0.00ns)   --->   "%tmp_2062 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3196 'bitselect' 'tmp_2062' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%trunc_ln199_11 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_12, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3197 'partselect' 'trunc_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_2063 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3198 'bitselect' 'tmp_2063' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_2064 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3199 'bitselect' 'tmp_2064' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3200 [1/1] (0.00ns)   --->   "%trunc_ln199_59 = trunc i24 %mul_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3200 'trunc' 'trunc_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3201 [1/1] (0.70ns)   --->   "%icmp_ln199_48 = icmp_ne  i5 %trunc_ln199_59, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3201 'icmp' 'icmp_ln199_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%tmp_2065 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3202 'bitselect' 'tmp_2065' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%or_ln199_36 = or i1 %tmp_2063, i1 %icmp_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3203 'or' 'or_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%and_ln199_84 = and i1 %or_ln199_36, i1 %tmp_2064" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3204 'and' 'and_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%zext_ln199_19 = zext i1 %and_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3205 'zext' 'zext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3206 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_12 = add i13 %trunc_ln199_11, i13 %zext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3206 'add' 'add_ln199_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3207 [1/1] (0.00ns)   --->   "%tmp_2066 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_12, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3207 'bitselect' 'tmp_2066' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%xor_ln199_48 = xor i1 %tmp_2066, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3208 'xor' 'xor_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3209 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_85 = and i1 %tmp_2065, i1 %xor_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3209 'and' 'and_ln199_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3210 [1/1] (0.00ns)   --->   "%tmp_822 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_12, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3210 'partselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3211 [1/1] (0.70ns)   --->   "%icmp_ln199_49 = icmp_eq  i4 %tmp_822, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3211 'icmp' 'icmp_ln199_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3212 [1/1] (0.00ns)   --->   "%tmp_823 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_12, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3212 'partselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3213 [1/1] (0.70ns)   --->   "%icmp_ln199_50 = icmp_eq  i5 %tmp_823, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3213 'icmp' 'icmp_ln199_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3214 [1/1] (0.70ns)   --->   "%icmp_ln199_51 = icmp_eq  i5 %tmp_823, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3214 'icmp' 'icmp_ln199_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%select_ln199_48 = select i1 %and_ln199_85, i1 %icmp_ln199_50, i1 %icmp_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3215 'select' 'select_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%tmp_2067 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3216 'bitselect' 'tmp_2067' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%xor_ln199_204 = xor i1 %tmp_2067, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3217 'xor' 'xor_ln199_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%and_ln199_86 = and i1 %icmp_ln199_49, i1 %xor_ln199_204" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3218 'and' 'and_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%select_ln199_49 = select i1 %and_ln199_85, i1 %and_ln199_86, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3219 'select' 'select_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_87 = and i1 %and_ln199_85, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3220 'and' 'and_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_49 = xor i1 %select_ln199_48, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3221 'xor' 'xor_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%or_ln199_37 = or i1 %tmp_2066, i1 %xor_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3222 'or' 'or_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_50 = xor i1 %tmp_2062, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3223 'xor' 'xor_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3224 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_88 = and i1 %or_ln199_37, i1 %xor_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3224 'and' 'and_ln199_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_89 = and i1 %tmp_2066, i1 %select_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3225 'and' 'and_ln199_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%or_ln199_156 = or i1 %and_ln199_87, i1 %and_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3226 'or' 'or_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%xor_ln199_51 = xor i1 %or_ln199_156, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3227 'xor' 'xor_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_90 = and i1 %tmp_2062, i1 %xor_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3228 'and' 'and_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_51)   --->   "%select_ln199_50 = select i1 %and_ln199_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3229 'select' 'select_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3230 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_38 = or i1 %and_ln199_88, i1 %and_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3230 'or' 'or_ln199_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3231 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_51 = select i1 %or_ln199_38, i13 %select_ln199_50, i13 %add_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3231 'select' 'select_ln199_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln199_13 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3232 'sext' 'sext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3233 [1/1] (1.89ns)   --->   "%mul_ln199_13 = mul i24 %zext_ln199_18, i24 %sext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3233 'mul' 'mul_ln199_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3234 [1/1] (0.00ns)   --->   "%tmp_2068 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3234 'bitselect' 'tmp_2068' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%trunc_ln199_12 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_13, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3235 'partselect' 'trunc_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_2069 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3236 'bitselect' 'tmp_2069' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_2070 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3237 'bitselect' 'tmp_2070' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln199_60 = trunc i24 %mul_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3238 'trunc' 'trunc_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3239 [1/1] (0.70ns)   --->   "%icmp_ln199_52 = icmp_ne  i5 %trunc_ln199_60, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3239 'icmp' 'icmp_ln199_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%tmp_2071 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3240 'bitselect' 'tmp_2071' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%or_ln199_39 = or i1 %tmp_2069, i1 %icmp_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3241 'or' 'or_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%and_ln199_91 = and i1 %or_ln199_39, i1 %tmp_2070" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3242 'and' 'and_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%zext_ln199_20 = zext i1 %and_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3243 'zext' 'zext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3244 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_13 = add i13 %trunc_ln199_12, i13 %zext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3244 'add' 'add_ln199_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_2072 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_13, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3245 'bitselect' 'tmp_2072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%xor_ln199_52 = xor i1 %tmp_2072, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3246 'xor' 'xor_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3247 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_92 = and i1 %tmp_2071, i1 %xor_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3247 'and' 'and_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3248 [1/1] (0.00ns)   --->   "%tmp_824 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_13, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3248 'partselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3249 [1/1] (0.70ns)   --->   "%icmp_ln199_53 = icmp_eq  i4 %tmp_824, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3249 'icmp' 'icmp_ln199_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3250 [1/1] (0.00ns)   --->   "%tmp_825 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_13, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3250 'partselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3251 [1/1] (0.70ns)   --->   "%icmp_ln199_54 = icmp_eq  i5 %tmp_825, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3251 'icmp' 'icmp_ln199_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3252 [1/1] (0.70ns)   --->   "%icmp_ln199_55 = icmp_eq  i5 %tmp_825, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3252 'icmp' 'icmp_ln199_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%select_ln199_52 = select i1 %and_ln199_92, i1 %icmp_ln199_54, i1 %icmp_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3253 'select' 'select_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%tmp_2073 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3254 'bitselect' 'tmp_2073' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%xor_ln199_205 = xor i1 %tmp_2073, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3255 'xor' 'xor_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%and_ln199_93 = and i1 %icmp_ln199_53, i1 %xor_ln199_205" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3256 'and' 'and_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%select_ln199_53 = select i1 %and_ln199_92, i1 %and_ln199_93, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3257 'select' 'select_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_94 = and i1 %and_ln199_92, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3258 'and' 'and_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_53 = xor i1 %select_ln199_52, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3259 'xor' 'xor_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%or_ln199_40 = or i1 %tmp_2072, i1 %xor_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3260 'or' 'or_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_54 = xor i1 %tmp_2068, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3261 'xor' 'xor_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3262 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_95 = and i1 %or_ln199_40, i1 %xor_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3262 'and' 'and_ln199_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3263 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_96 = and i1 %tmp_2072, i1 %select_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3263 'and' 'and_ln199_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%or_ln199_157 = or i1 %and_ln199_94, i1 %and_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3264 'or' 'or_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%xor_ln199_55 = xor i1 %or_ln199_157, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3265 'xor' 'xor_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_97 = and i1 %tmp_2068, i1 %xor_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3266 'and' 'and_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_55)   --->   "%select_ln199_54 = select i1 %and_ln199_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3267 'select' 'select_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3268 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_41 = or i1 %and_ln199_95, i1 %and_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3268 'or' 'or_ln199_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3269 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_55 = select i1 %or_ln199_41, i13 %select_ln199_54, i13 %add_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3269 'select' 'select_ln199_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln199_14 = sext i13 %masked_kernel_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3270 'sext' 'sext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln199_21 = zext i11 %denom_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3271 'zext' 'zext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3272 [1/1] (1.89ns)   --->   "%mul_ln199_14 = mul i24 %zext_ln199_21, i24 %sext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3272 'mul' 'mul_ln199_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_2091 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3273 'bitselect' 'tmp_2091' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%trunc_ln199_13 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_14, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3274 'partselect' 'trunc_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_2092 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3275 'bitselect' 'tmp_2092' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_2093 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3276 'bitselect' 'tmp_2093' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3277 [1/1] (0.00ns)   --->   "%trunc_ln199_61 = trunc i24 %mul_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3277 'trunc' 'trunc_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3278 [1/1] (0.70ns)   --->   "%icmp_ln199_56 = icmp_ne  i5 %trunc_ln199_61, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3278 'icmp' 'icmp_ln199_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%tmp_2094 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3279 'bitselect' 'tmp_2094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%or_ln199_42 = or i1 %tmp_2092, i1 %icmp_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3280 'or' 'or_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%and_ln199_98 = and i1 %or_ln199_42, i1 %tmp_2093" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3281 'and' 'and_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%zext_ln199_22 = zext i1 %and_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3282 'zext' 'zext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3283 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_14 = add i13 %trunc_ln199_13, i13 %zext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3283 'add' 'add_ln199_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_2095 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_14, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3284 'bitselect' 'tmp_2095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%xor_ln199_56 = xor i1 %tmp_2095, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3285 'xor' 'xor_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3286 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_99 = and i1 %tmp_2094, i1 %xor_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3286 'and' 'and_ln199_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3287 [1/1] (0.00ns)   --->   "%tmp_832 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_14, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3287 'partselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3288 [1/1] (0.70ns)   --->   "%icmp_ln199_57 = icmp_eq  i4 %tmp_832, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3288 'icmp' 'icmp_ln199_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_14, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3289 'partselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3290 [1/1] (0.70ns)   --->   "%icmp_ln199_58 = icmp_eq  i5 %tmp_833, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3290 'icmp' 'icmp_ln199_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3291 [1/1] (0.70ns)   --->   "%icmp_ln199_59 = icmp_eq  i5 %tmp_833, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3291 'icmp' 'icmp_ln199_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%select_ln199_56 = select i1 %and_ln199_99, i1 %icmp_ln199_58, i1 %icmp_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3292 'select' 'select_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%tmp_2096 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3293 'bitselect' 'tmp_2096' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%xor_ln199_206 = xor i1 %tmp_2096, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3294 'xor' 'xor_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%and_ln199_100 = and i1 %icmp_ln199_57, i1 %xor_ln199_206" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3295 'and' 'and_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%select_ln199_57 = select i1 %and_ln199_99, i1 %and_ln199_100, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3296 'select' 'select_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_101 = and i1 %and_ln199_99, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3297 'and' 'and_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_57 = xor i1 %select_ln199_56, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3298 'xor' 'xor_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%or_ln199_43 = or i1 %tmp_2095, i1 %xor_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3299 'or' 'or_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_58 = xor i1 %tmp_2091, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3300 'xor' 'xor_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3301 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_102 = and i1 %or_ln199_43, i1 %xor_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3301 'and' 'and_ln199_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_103 = and i1 %tmp_2095, i1 %select_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3302 'and' 'and_ln199_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%or_ln199_158 = or i1 %and_ln199_101, i1 %and_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3303 'or' 'or_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%xor_ln199_59 = xor i1 %or_ln199_158, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3304 'xor' 'xor_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_104 = and i1 %tmp_2091, i1 %xor_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3305 'and' 'and_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_59)   --->   "%select_ln199_58 = select i1 %and_ln199_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3306 'select' 'select_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3307 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_44 = or i1 %and_ln199_102, i1 %and_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3307 'or' 'or_ln199_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3308 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_59 = select i1 %or_ln199_44, i13 %select_ln199_58, i13 %add_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3308 'select' 'select_ln199_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln199_15 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3309 'sext' 'sext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3310 [1/1] (1.89ns)   --->   "%mul_ln199_15 = mul i24 %zext_ln199_21, i24 %sext_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3310 'mul' 'mul_ln199_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3311 [1/1] (0.00ns)   --->   "%tmp_2097 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3311 'bitselect' 'tmp_2097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%trunc_ln199_14 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_15, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3312 'partselect' 'trunc_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_2098 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3313 'bitselect' 'tmp_2098' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_2099 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3314 'bitselect' 'tmp_2099' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3315 [1/1] (0.00ns)   --->   "%trunc_ln199_62 = trunc i24 %mul_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3315 'trunc' 'trunc_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3316 [1/1] (0.70ns)   --->   "%icmp_ln199_60 = icmp_ne  i5 %trunc_ln199_62, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3316 'icmp' 'icmp_ln199_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%tmp_2100 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3317 'bitselect' 'tmp_2100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%or_ln199_45 = or i1 %tmp_2098, i1 %icmp_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3318 'or' 'or_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%and_ln199_105 = and i1 %or_ln199_45, i1 %tmp_2099" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3319 'and' 'and_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%zext_ln199_23 = zext i1 %and_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3320 'zext' 'zext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3321 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_15 = add i13 %trunc_ln199_14, i13 %zext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3321 'add' 'add_ln199_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3322 [1/1] (0.00ns)   --->   "%tmp_2101 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_15, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3322 'bitselect' 'tmp_2101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%xor_ln199_60 = xor i1 %tmp_2101, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3323 'xor' 'xor_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_106 = and i1 %tmp_2100, i1 %xor_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3324 'and' 'and_ln199_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3325 [1/1] (0.00ns)   --->   "%tmp_834 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_15, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3325 'partselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3326 [1/1] (0.70ns)   --->   "%icmp_ln199_61 = icmp_eq  i4 %tmp_834, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3326 'icmp' 'icmp_ln199_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3327 [1/1] (0.00ns)   --->   "%tmp_835 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_15, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3327 'partselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3328 [1/1] (0.70ns)   --->   "%icmp_ln199_62 = icmp_eq  i5 %tmp_835, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3328 'icmp' 'icmp_ln199_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3329 [1/1] (0.70ns)   --->   "%icmp_ln199_63 = icmp_eq  i5 %tmp_835, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3329 'icmp' 'icmp_ln199_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%select_ln199_60 = select i1 %and_ln199_106, i1 %icmp_ln199_62, i1 %icmp_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3330 'select' 'select_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%tmp_2102 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3331 'bitselect' 'tmp_2102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%xor_ln199_207 = xor i1 %tmp_2102, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3332 'xor' 'xor_ln199_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%and_ln199_107 = and i1 %icmp_ln199_61, i1 %xor_ln199_207" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3333 'and' 'and_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%select_ln199_61 = select i1 %and_ln199_106, i1 %and_ln199_107, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3334 'select' 'select_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_108 = and i1 %and_ln199_106, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3335 'and' 'and_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_61 = xor i1 %select_ln199_60, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3336 'xor' 'xor_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%or_ln199_46 = or i1 %tmp_2101, i1 %xor_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3337 'or' 'or_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_62 = xor i1 %tmp_2097, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3338 'xor' 'xor_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_109 = and i1 %or_ln199_46, i1 %xor_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3339 'and' 'and_ln199_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_110 = and i1 %tmp_2101, i1 %select_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3340 'and' 'and_ln199_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%or_ln199_159 = or i1 %and_ln199_108, i1 %and_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3341 'or' 'or_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%xor_ln199_63 = xor i1 %or_ln199_159, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3342 'xor' 'xor_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_111 = and i1 %tmp_2097, i1 %xor_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3343 'and' 'and_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_63)   --->   "%select_ln199_62 = select i1 %and_ln199_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3344 'select' 'select_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3345 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_47 = or i1 %and_ln199_109, i1 %and_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3345 'or' 'or_ln199_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3346 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_63 = select i1 %or_ln199_47, i13 %select_ln199_62, i13 %add_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3346 'select' 'select_ln199_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln199_16 = sext i13 %masked_kernel_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3347 'sext' 'sext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3348 [1/1] (0.00ns)   --->   "%zext_ln199_24 = zext i11 %denom_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3348 'zext' 'zext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3349 [1/1] (1.89ns)   --->   "%mul_ln199_16 = mul i24 %zext_ln199_24, i24 %sext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3349 'mul' 'mul_ln199_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_2120 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3350 'bitselect' 'tmp_2120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%trunc_ln199_15 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_16, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3351 'partselect' 'trunc_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_2121 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3352 'bitselect' 'tmp_2121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%tmp_2122 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3353 'bitselect' 'tmp_2122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3354 [1/1] (0.00ns)   --->   "%trunc_ln199_63 = trunc i24 %mul_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3354 'trunc' 'trunc_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3355 [1/1] (0.70ns)   --->   "%icmp_ln199_64 = icmp_ne  i5 %trunc_ln199_63, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3355 'icmp' 'icmp_ln199_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%tmp_2123 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3356 'bitselect' 'tmp_2123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%or_ln199_48 = or i1 %tmp_2121, i1 %icmp_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3357 'or' 'or_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%and_ln199_112 = and i1 %or_ln199_48, i1 %tmp_2122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3358 'and' 'and_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_16)   --->   "%zext_ln199_25 = zext i1 %and_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3359 'zext' 'zext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3360 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_16 = add i13 %trunc_ln199_15, i13 %zext_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3360 'add' 'add_ln199_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_2124 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_16, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3361 'bitselect' 'tmp_2124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_113)   --->   "%xor_ln199_64 = xor i1 %tmp_2124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3362 'xor' 'xor_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_113 = and i1 %tmp_2123, i1 %xor_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3363 'and' 'and_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_842 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_16, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3364 'partselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3365 [1/1] (0.70ns)   --->   "%icmp_ln199_65 = icmp_eq  i4 %tmp_842, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3365 'icmp' 'icmp_ln199_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3366 [1/1] (0.00ns)   --->   "%tmp_843 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_16, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3366 'partselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3367 [1/1] (0.70ns)   --->   "%icmp_ln199_66 = icmp_eq  i5 %tmp_843, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3367 'icmp' 'icmp_ln199_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3368 [1/1] (0.70ns)   --->   "%icmp_ln199_67 = icmp_eq  i5 %tmp_843, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3368 'icmp' 'icmp_ln199_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%select_ln199_64 = select i1 %and_ln199_113, i1 %icmp_ln199_66, i1 %icmp_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3369 'select' 'select_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%tmp_2125 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_16, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3370 'bitselect' 'tmp_2125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%xor_ln199_208 = xor i1 %tmp_2125, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3371 'xor' 'xor_ln199_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%and_ln199_114 = and i1 %icmp_ln199_65, i1 %xor_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3372 'and' 'and_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_117)   --->   "%select_ln199_65 = select i1 %and_ln199_113, i1 %and_ln199_114, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3373 'select' 'select_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_115 = and i1 %and_ln199_113, i1 %icmp_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3374 'and' 'and_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_65 = xor i1 %select_ln199_64, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3375 'xor' 'xor_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%or_ln199_49 = or i1 %tmp_2124, i1 %xor_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3376 'or' 'or_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_116)   --->   "%xor_ln199_66 = xor i1 %tmp_2120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3377 'xor' 'xor_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3378 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_116 = and i1 %or_ln199_49, i1 %xor_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3378 'and' 'and_ln199_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_117 = and i1 %tmp_2124, i1 %select_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3379 'and' 'and_ln199_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%or_ln199_160 = or i1 %and_ln199_115, i1 %and_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3380 'or' 'or_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%xor_ln199_67 = xor i1 %or_ln199_160, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3381 'xor' 'xor_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_50)   --->   "%and_ln199_118 = and i1 %tmp_2120, i1 %xor_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3382 'and' 'and_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_67)   --->   "%select_ln199_66 = select i1 %and_ln199_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3383 'select' 'select_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3384 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_50 = or i1 %and_ln199_116, i1 %and_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3384 'or' 'or_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3385 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_67 = select i1 %or_ln199_50, i13 %select_ln199_66, i13 %add_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3385 'select' 'select_ln199_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln199_17 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3386 'sext' 'sext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3387 [1/1] (1.89ns)   --->   "%mul_ln199_17 = mul i24 %zext_ln199_24, i24 %sext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3387 'mul' 'mul_ln199_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_2126 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3388 'bitselect' 'tmp_2126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%trunc_ln199_16 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_17, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3389 'partselect' 'trunc_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_2127 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3390 'bitselect' 'tmp_2127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%tmp_2128 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3391 'bitselect' 'tmp_2128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3392 [1/1] (0.00ns)   --->   "%trunc_ln199_64 = trunc i24 %mul_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3392 'trunc' 'trunc_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3393 [1/1] (0.70ns)   --->   "%icmp_ln199_68 = icmp_ne  i5 %trunc_ln199_64, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3393 'icmp' 'icmp_ln199_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%tmp_2129 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3394 'bitselect' 'tmp_2129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%or_ln199_51 = or i1 %tmp_2127, i1 %icmp_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3395 'or' 'or_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%and_ln199_119 = and i1 %or_ln199_51, i1 %tmp_2128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3396 'and' 'and_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_17)   --->   "%zext_ln199_26 = zext i1 %and_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3397 'zext' 'zext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3398 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_17 = add i13 %trunc_ln199_16, i13 %zext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3398 'add' 'add_ln199_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3399 [1/1] (0.00ns)   --->   "%tmp_2130 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_17, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3399 'bitselect' 'tmp_2130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_120)   --->   "%xor_ln199_68 = xor i1 %tmp_2130, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3400 'xor' 'xor_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_120 = and i1 %tmp_2129, i1 %xor_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3401 'and' 'and_ln199_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_844 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_17, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3402 'partselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3403 [1/1] (0.70ns)   --->   "%icmp_ln199_69 = icmp_eq  i4 %tmp_844, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3403 'icmp' 'icmp_ln199_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3404 [1/1] (0.00ns)   --->   "%tmp_845 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_17, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3404 'partselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3405 [1/1] (0.70ns)   --->   "%icmp_ln199_70 = icmp_eq  i5 %tmp_845, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3405 'icmp' 'icmp_ln199_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3406 [1/1] (0.70ns)   --->   "%icmp_ln199_71 = icmp_eq  i5 %tmp_845, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3406 'icmp' 'icmp_ln199_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%select_ln199_68 = select i1 %and_ln199_120, i1 %icmp_ln199_70, i1 %icmp_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3407 'select' 'select_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%tmp_2131 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_17, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3408 'bitselect' 'tmp_2131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%xor_ln199_209 = xor i1 %tmp_2131, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3409 'xor' 'xor_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%and_ln199_121 = and i1 %icmp_ln199_69, i1 %xor_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3410 'and' 'and_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_124)   --->   "%select_ln199_69 = select i1 %and_ln199_120, i1 %and_ln199_121, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3411 'select' 'select_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_122 = and i1 %and_ln199_120, i1 %icmp_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3412 'and' 'and_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_69 = xor i1 %select_ln199_68, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3413 'xor' 'xor_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%or_ln199_52 = or i1 %tmp_2130, i1 %xor_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3414 'or' 'or_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_123)   --->   "%xor_ln199_70 = xor i1 %tmp_2126, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3415 'xor' 'xor_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3416 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_123 = and i1 %or_ln199_52, i1 %xor_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3416 'and' 'and_ln199_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_124 = and i1 %tmp_2130, i1 %select_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3417 'and' 'and_ln199_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%or_ln199_161 = or i1 %and_ln199_122, i1 %and_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3418 'or' 'or_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%xor_ln199_71 = xor i1 %or_ln199_161, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3419 'xor' 'xor_ln199_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_53)   --->   "%and_ln199_125 = and i1 %tmp_2126, i1 %xor_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3420 'and' 'and_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_71)   --->   "%select_ln199_70 = select i1 %and_ln199_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3421 'select' 'select_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3422 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_53 = or i1 %and_ln199_123, i1 %and_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3422 'or' 'or_ln199_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3423 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_71 = select i1 %or_ln199_53, i13 %select_ln199_70, i13 %add_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3423 'select' 'select_ln199_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln199_18 = sext i13 %masked_kernel_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3424 'sext' 'sext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln199_27 = zext i11 %denom_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3425 'zext' 'zext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3426 [1/1] (1.89ns)   --->   "%mul_ln199_18 = mul i24 %zext_ln199_27, i24 %sext_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3426 'mul' 'mul_ln199_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3427 [1/1] (0.00ns)   --->   "%tmp_2149 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3427 'bitselect' 'tmp_2149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%trunc_ln199_17 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_18, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3428 'partselect' 'trunc_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_2150 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3429 'bitselect' 'tmp_2150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%tmp_2151 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3430 'bitselect' 'tmp_2151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3431 [1/1] (0.00ns)   --->   "%trunc_ln199_65 = trunc i24 %mul_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3431 'trunc' 'trunc_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3432 [1/1] (0.70ns)   --->   "%icmp_ln199_72 = icmp_ne  i5 %trunc_ln199_65, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3432 'icmp' 'icmp_ln199_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%tmp_2152 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3433 'bitselect' 'tmp_2152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%or_ln199_54 = or i1 %tmp_2150, i1 %icmp_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3434 'or' 'or_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%and_ln199_126 = and i1 %or_ln199_54, i1 %tmp_2151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3435 'and' 'and_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_18)   --->   "%zext_ln199_28 = zext i1 %and_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3436 'zext' 'zext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3437 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_18 = add i13 %trunc_ln199_17, i13 %zext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3437 'add' 'add_ln199_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3438 [1/1] (0.00ns)   --->   "%tmp_2153 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_18, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3438 'bitselect' 'tmp_2153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_127)   --->   "%xor_ln199_72 = xor i1 %tmp_2153, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3439 'xor' 'xor_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3440 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_127 = and i1 %tmp_2152, i1 %xor_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3440 'and' 'and_ln199_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3441 [1/1] (0.00ns)   --->   "%tmp_852 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_18, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3441 'partselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3442 [1/1] (0.70ns)   --->   "%icmp_ln199_73 = icmp_eq  i4 %tmp_852, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3442 'icmp' 'icmp_ln199_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3443 [1/1] (0.00ns)   --->   "%tmp_853 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_18, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3443 'partselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3444 [1/1] (0.70ns)   --->   "%icmp_ln199_74 = icmp_eq  i5 %tmp_853, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3444 'icmp' 'icmp_ln199_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3445 [1/1] (0.70ns)   --->   "%icmp_ln199_75 = icmp_eq  i5 %tmp_853, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3445 'icmp' 'icmp_ln199_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%select_ln199_72 = select i1 %and_ln199_127, i1 %icmp_ln199_74, i1 %icmp_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3446 'select' 'select_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%tmp_2154 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_18, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3447 'bitselect' 'tmp_2154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%xor_ln199_210 = xor i1 %tmp_2154, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3448 'xor' 'xor_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%and_ln199_128 = and i1 %icmp_ln199_73, i1 %xor_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3449 'and' 'and_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_131)   --->   "%select_ln199_73 = select i1 %and_ln199_127, i1 %and_ln199_128, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3450 'select' 'select_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_129 = and i1 %and_ln199_127, i1 %icmp_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3451 'and' 'and_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_73 = xor i1 %select_ln199_72, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3452 'xor' 'xor_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%or_ln199_55 = or i1 %tmp_2153, i1 %xor_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3453 'or' 'or_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_130)   --->   "%xor_ln199_74 = xor i1 %tmp_2149, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3454 'xor' 'xor_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3455 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_130 = and i1 %or_ln199_55, i1 %xor_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3455 'and' 'and_ln199_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_131 = and i1 %tmp_2153, i1 %select_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3456 'and' 'and_ln199_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%or_ln199_162 = or i1 %and_ln199_129, i1 %and_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3457 'or' 'or_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%xor_ln199_75 = xor i1 %or_ln199_162, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3458 'xor' 'xor_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_56)   --->   "%and_ln199_132 = and i1 %tmp_2149, i1 %xor_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3459 'and' 'and_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_75)   --->   "%select_ln199_74 = select i1 %and_ln199_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3460 'select' 'select_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3461 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_56 = or i1 %and_ln199_130, i1 %and_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3461 'or' 'or_ln199_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3462 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_75 = select i1 %or_ln199_56, i13 %select_ln199_74, i13 %add_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3462 'select' 'select_ln199_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln199_19 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3463 'sext' 'sext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3464 [1/1] (1.89ns)   --->   "%mul_ln199_19 = mul i24 %zext_ln199_27, i24 %sext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3464 'mul' 'mul_ln199_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3465 [1/1] (0.00ns)   --->   "%tmp_2155 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3465 'bitselect' 'tmp_2155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%trunc_ln199_18 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_19, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3466 'partselect' 'trunc_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_2156 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3467 'bitselect' 'tmp_2156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%tmp_2157 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3468 'bitselect' 'tmp_2157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3469 [1/1] (0.00ns)   --->   "%trunc_ln199_66 = trunc i24 %mul_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3469 'trunc' 'trunc_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3470 [1/1] (0.70ns)   --->   "%icmp_ln199_76 = icmp_ne  i5 %trunc_ln199_66, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3470 'icmp' 'icmp_ln199_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%tmp_2158 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3471 'bitselect' 'tmp_2158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%or_ln199_57 = or i1 %tmp_2156, i1 %icmp_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3472 'or' 'or_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%and_ln199_133 = and i1 %or_ln199_57, i1 %tmp_2157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3473 'and' 'and_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_19)   --->   "%zext_ln199_29 = zext i1 %and_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3474 'zext' 'zext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3475 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_19 = add i13 %trunc_ln199_18, i13 %zext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3475 'add' 'add_ln199_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3476 [1/1] (0.00ns)   --->   "%tmp_2159 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_19, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3476 'bitselect' 'tmp_2159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_134)   --->   "%xor_ln199_76 = xor i1 %tmp_2159, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3477 'xor' 'xor_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3478 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_134 = and i1 %tmp_2158, i1 %xor_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3478 'and' 'and_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3479 [1/1] (0.00ns)   --->   "%tmp_854 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_19, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3479 'partselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3480 [1/1] (0.70ns)   --->   "%icmp_ln199_77 = icmp_eq  i4 %tmp_854, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3480 'icmp' 'icmp_ln199_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3481 [1/1] (0.00ns)   --->   "%tmp_855 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_19, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3481 'partselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3482 [1/1] (0.70ns)   --->   "%icmp_ln199_78 = icmp_eq  i5 %tmp_855, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3482 'icmp' 'icmp_ln199_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3483 [1/1] (0.70ns)   --->   "%icmp_ln199_79 = icmp_eq  i5 %tmp_855, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3483 'icmp' 'icmp_ln199_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%select_ln199_76 = select i1 %and_ln199_134, i1 %icmp_ln199_78, i1 %icmp_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3484 'select' 'select_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%tmp_2160 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_19, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3485 'bitselect' 'tmp_2160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%xor_ln199_211 = xor i1 %tmp_2160, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3486 'xor' 'xor_ln199_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%and_ln199_135 = and i1 %icmp_ln199_77, i1 %xor_ln199_211" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3487 'and' 'and_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_138)   --->   "%select_ln199_77 = select i1 %and_ln199_134, i1 %and_ln199_135, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3488 'select' 'select_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_136 = and i1 %and_ln199_134, i1 %icmp_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3489 'and' 'and_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_77 = xor i1 %select_ln199_76, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3490 'xor' 'xor_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%or_ln199_58 = or i1 %tmp_2159, i1 %xor_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3491 'or' 'or_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_137)   --->   "%xor_ln199_78 = xor i1 %tmp_2155, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3492 'xor' 'xor_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_137 = and i1 %or_ln199_58, i1 %xor_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3493 'and' 'and_ln199_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_138 = and i1 %tmp_2159, i1 %select_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3494 'and' 'and_ln199_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%or_ln199_163 = or i1 %and_ln199_136, i1 %and_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3495 'or' 'or_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%xor_ln199_79 = xor i1 %or_ln199_163, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3496 'xor' 'xor_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_59)   --->   "%and_ln199_139 = and i1 %tmp_2155, i1 %xor_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3497 'and' 'and_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_79)   --->   "%select_ln199_78 = select i1 %and_ln199_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3498 'select' 'select_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3499 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_59 = or i1 %and_ln199_137, i1 %and_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3499 'or' 'or_ln199_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3500 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_79 = select i1 %or_ln199_59, i13 %select_ln199_78, i13 %add_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3500 'select' 'select_ln199_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln199_20 = sext i13 %masked_kernel_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3501 'sext' 'sext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln199_30 = zext i11 %denom_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3502 'zext' 'zext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3503 [1/1] (1.89ns)   --->   "%mul_ln199_20 = mul i24 %zext_ln199_30, i24 %sext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3503 'mul' 'mul_ln199_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_2178 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3504 'bitselect' 'tmp_2178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%trunc_ln199_19 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_20, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3505 'partselect' 'trunc_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_2179 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3506 'bitselect' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%tmp_2180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3507 'bitselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln199_67 = trunc i24 %mul_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3508 'trunc' 'trunc_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3509 [1/1] (0.70ns)   --->   "%icmp_ln199_80 = icmp_ne  i5 %trunc_ln199_67, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3509 'icmp' 'icmp_ln199_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%tmp_2181 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3510 'bitselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%or_ln199_60 = or i1 %tmp_2179, i1 %icmp_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3511 'or' 'or_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%and_ln199_140 = and i1 %or_ln199_60, i1 %tmp_2180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3512 'and' 'and_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_20)   --->   "%zext_ln199_31 = zext i1 %and_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3513 'zext' 'zext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3514 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_20 = add i13 %trunc_ln199_19, i13 %zext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3514 'add' 'add_ln199_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3515 [1/1] (0.00ns)   --->   "%tmp_2182 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_20, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3515 'bitselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_141)   --->   "%xor_ln199_80 = xor i1 %tmp_2182, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3516 'xor' 'xor_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3517 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_141 = and i1 %tmp_2181, i1 %xor_ln199_80" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3517 'and' 'and_ln199_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3518 [1/1] (0.00ns)   --->   "%tmp_862 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_20, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3518 'partselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3519 [1/1] (0.70ns)   --->   "%icmp_ln199_81 = icmp_eq  i4 %tmp_862, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3519 'icmp' 'icmp_ln199_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3520 [1/1] (0.00ns)   --->   "%tmp_863 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_20, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3520 'partselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3521 [1/1] (0.70ns)   --->   "%icmp_ln199_82 = icmp_eq  i5 %tmp_863, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3521 'icmp' 'icmp_ln199_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3522 [1/1] (0.70ns)   --->   "%icmp_ln199_83 = icmp_eq  i5 %tmp_863, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3522 'icmp' 'icmp_ln199_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%select_ln199_80 = select i1 %and_ln199_141, i1 %icmp_ln199_82, i1 %icmp_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3523 'select' 'select_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%tmp_2183 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_20, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3524 'bitselect' 'tmp_2183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%xor_ln199_212 = xor i1 %tmp_2183, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3525 'xor' 'xor_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%and_ln199_142 = and i1 %icmp_ln199_81, i1 %xor_ln199_212" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3526 'and' 'and_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_145)   --->   "%select_ln199_81 = select i1 %and_ln199_141, i1 %and_ln199_142, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3527 'select' 'select_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_143 = and i1 %and_ln199_141, i1 %icmp_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3528 'and' 'and_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_81 = xor i1 %select_ln199_80, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3529 'xor' 'xor_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%or_ln199_61 = or i1 %tmp_2182, i1 %xor_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3530 'or' 'or_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_144)   --->   "%xor_ln199_82 = xor i1 %tmp_2178, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3531 'xor' 'xor_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3532 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_144 = and i1 %or_ln199_61, i1 %xor_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3532 'and' 'and_ln199_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_145 = and i1 %tmp_2182, i1 %select_ln199_81" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3533 'and' 'and_ln199_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%or_ln199_164 = or i1 %and_ln199_143, i1 %and_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3534 'or' 'or_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%xor_ln199_83 = xor i1 %or_ln199_164, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3535 'xor' 'xor_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_62)   --->   "%and_ln199_146 = and i1 %tmp_2178, i1 %xor_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3536 'and' 'and_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_83)   --->   "%select_ln199_82 = select i1 %and_ln199_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3537 'select' 'select_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3538 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_62 = or i1 %and_ln199_144, i1 %and_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3538 'or' 'or_ln199_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3539 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_83 = select i1 %or_ln199_62, i13 %select_ln199_82, i13 %add_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3539 'select' 'select_ln199_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln199_21 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3540 'sext' 'sext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3541 [1/1] (1.89ns)   --->   "%mul_ln199_21 = mul i24 %zext_ln199_30, i24 %sext_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3541 'mul' 'mul_ln199_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_2184 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3542 'bitselect' 'tmp_2184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%trunc_ln199_20 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_21, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3543 'partselect' 'trunc_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_2185 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3544 'bitselect' 'tmp_2185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%tmp_2186 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3545 'bitselect' 'tmp_2186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3546 [1/1] (0.00ns)   --->   "%trunc_ln199_68 = trunc i24 %mul_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3546 'trunc' 'trunc_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3547 [1/1] (0.70ns)   --->   "%icmp_ln199_84 = icmp_ne  i5 %trunc_ln199_68, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3547 'icmp' 'icmp_ln199_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%tmp_2187 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3548 'bitselect' 'tmp_2187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%or_ln199_63 = or i1 %tmp_2185, i1 %icmp_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3549 'or' 'or_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%and_ln199_147 = and i1 %or_ln199_63, i1 %tmp_2186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3550 'and' 'and_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_21)   --->   "%zext_ln199_32 = zext i1 %and_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3551 'zext' 'zext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3552 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_21 = add i13 %trunc_ln199_20, i13 %zext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3552 'add' 'add_ln199_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3553 [1/1] (0.00ns)   --->   "%tmp_2188 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_21, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3553 'bitselect' 'tmp_2188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_148)   --->   "%xor_ln199_84 = xor i1 %tmp_2188, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3554 'xor' 'xor_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3555 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_148 = and i1 %tmp_2187, i1 %xor_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3555 'and' 'and_ln199_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3556 [1/1] (0.00ns)   --->   "%tmp_864 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_21, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3556 'partselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3557 [1/1] (0.70ns)   --->   "%icmp_ln199_85 = icmp_eq  i4 %tmp_864, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3557 'icmp' 'icmp_ln199_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3558 [1/1] (0.00ns)   --->   "%tmp_865 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_21, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3558 'partselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3559 [1/1] (0.70ns)   --->   "%icmp_ln199_86 = icmp_eq  i5 %tmp_865, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3559 'icmp' 'icmp_ln199_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3560 [1/1] (0.70ns)   --->   "%icmp_ln199_87 = icmp_eq  i5 %tmp_865, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3560 'icmp' 'icmp_ln199_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%select_ln199_84 = select i1 %and_ln199_148, i1 %icmp_ln199_86, i1 %icmp_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3561 'select' 'select_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%tmp_2189 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_21, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3562 'bitselect' 'tmp_2189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%xor_ln199_213 = xor i1 %tmp_2189, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3563 'xor' 'xor_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%and_ln199_149 = and i1 %icmp_ln199_85, i1 %xor_ln199_213" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3564 'and' 'and_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_152)   --->   "%select_ln199_85 = select i1 %and_ln199_148, i1 %and_ln199_149, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3565 'select' 'select_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_150 = and i1 %and_ln199_148, i1 %icmp_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3566 'and' 'and_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_85 = xor i1 %select_ln199_84, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3567 'xor' 'xor_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%or_ln199_64 = or i1 %tmp_2188, i1 %xor_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3568 'or' 'or_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_151)   --->   "%xor_ln199_86 = xor i1 %tmp_2184, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3569 'xor' 'xor_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3570 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_151 = and i1 %or_ln199_64, i1 %xor_ln199_86" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3570 'and' 'and_ln199_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_152 = and i1 %tmp_2188, i1 %select_ln199_85" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3571 'and' 'and_ln199_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%or_ln199_165 = or i1 %and_ln199_150, i1 %and_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3572 'or' 'or_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%xor_ln199_87 = xor i1 %or_ln199_165, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3573 'xor' 'xor_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_65)   --->   "%and_ln199_153 = and i1 %tmp_2184, i1 %xor_ln199_87" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3574 'and' 'and_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_87)   --->   "%select_ln199_86 = select i1 %and_ln199_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3575 'select' 'select_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3576 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_65 = or i1 %and_ln199_151, i1 %and_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3576 'or' 'or_ln199_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3577 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_87 = select i1 %or_ln199_65, i13 %select_ln199_86, i13 %add_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3577 'select' 'select_ln199_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln199_22 = sext i13 %masked_kernel_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3578 'sext' 'sext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln199_33 = zext i11 %denom_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3579 'zext' 'zext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3580 [1/1] (1.89ns)   --->   "%mul_ln199_22 = mul i24 %zext_ln199_33, i24 %sext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3580 'mul' 'mul_ln199_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_2207 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3581 'bitselect' 'tmp_2207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%trunc_ln199_21 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_22, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3582 'partselect' 'trunc_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_2208 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3583 'bitselect' 'tmp_2208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%tmp_2209 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3584 'bitselect' 'tmp_2209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3585 [1/1] (0.00ns)   --->   "%trunc_ln199_69 = trunc i24 %mul_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3585 'trunc' 'trunc_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3586 [1/1] (0.70ns)   --->   "%icmp_ln199_88 = icmp_ne  i5 %trunc_ln199_69, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3586 'icmp' 'icmp_ln199_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%tmp_2210 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3587 'bitselect' 'tmp_2210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%or_ln199_66 = or i1 %tmp_2208, i1 %icmp_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3588 'or' 'or_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%and_ln199_154 = and i1 %or_ln199_66, i1 %tmp_2209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3589 'and' 'and_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_22)   --->   "%zext_ln199_34 = zext i1 %and_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3590 'zext' 'zext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3591 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_22 = add i13 %trunc_ln199_21, i13 %zext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3591 'add' 'add_ln199_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3592 [1/1] (0.00ns)   --->   "%tmp_2211 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_22, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3592 'bitselect' 'tmp_2211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_155)   --->   "%xor_ln199_88 = xor i1 %tmp_2211, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3593 'xor' 'xor_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3594 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_155 = and i1 %tmp_2210, i1 %xor_ln199_88" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3594 'and' 'and_ln199_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3595 [1/1] (0.00ns)   --->   "%tmp_872 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_22, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3595 'partselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3596 [1/1] (0.70ns)   --->   "%icmp_ln199_89 = icmp_eq  i4 %tmp_872, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3596 'icmp' 'icmp_ln199_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3597 [1/1] (0.00ns)   --->   "%tmp_873 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_22, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3597 'partselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3598 [1/1] (0.70ns)   --->   "%icmp_ln199_90 = icmp_eq  i5 %tmp_873, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3598 'icmp' 'icmp_ln199_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3599 [1/1] (0.70ns)   --->   "%icmp_ln199_91 = icmp_eq  i5 %tmp_873, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3599 'icmp' 'icmp_ln199_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%select_ln199_88 = select i1 %and_ln199_155, i1 %icmp_ln199_90, i1 %icmp_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3600 'select' 'select_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%tmp_2212 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_22, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3601 'bitselect' 'tmp_2212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%xor_ln199_214 = xor i1 %tmp_2212, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3602 'xor' 'xor_ln199_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%and_ln199_156 = and i1 %icmp_ln199_89, i1 %xor_ln199_214" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3603 'and' 'and_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_159)   --->   "%select_ln199_89 = select i1 %and_ln199_155, i1 %and_ln199_156, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3604 'select' 'select_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_157 = and i1 %and_ln199_155, i1 %icmp_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3605 'and' 'and_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_89 = xor i1 %select_ln199_88, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3606 'xor' 'xor_ln199_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%or_ln199_67 = or i1 %tmp_2211, i1 %xor_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3607 'or' 'or_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_158)   --->   "%xor_ln199_90 = xor i1 %tmp_2207, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3608 'xor' 'xor_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3609 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_158 = and i1 %or_ln199_67, i1 %xor_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3609 'and' 'and_ln199_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3610 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_159 = and i1 %tmp_2211, i1 %select_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3610 'and' 'and_ln199_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%or_ln199_166 = or i1 %and_ln199_157, i1 %and_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3611 'or' 'or_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%xor_ln199_91 = xor i1 %or_ln199_166, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3612 'xor' 'xor_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_68)   --->   "%and_ln199_160 = and i1 %tmp_2207, i1 %xor_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3613 'and' 'and_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_91)   --->   "%select_ln199_90 = select i1 %and_ln199_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3614 'select' 'select_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3615 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_68 = or i1 %and_ln199_158, i1 %and_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3615 'or' 'or_ln199_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3616 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_91 = select i1 %or_ln199_68, i13 %select_ln199_90, i13 %add_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3616 'select' 'select_ln199_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln199_23 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3617 'sext' 'sext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3618 [1/1] (1.89ns)   --->   "%mul_ln199_23 = mul i24 %zext_ln199_33, i24 %sext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3618 'mul' 'mul_ln199_23' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3619 [1/1] (0.00ns)   --->   "%tmp_2213 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3619 'bitselect' 'tmp_2213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%trunc_ln199_22 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_23, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3620 'partselect' 'trunc_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_2214 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3621 'bitselect' 'tmp_2214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%tmp_2215 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3622 'bitselect' 'tmp_2215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3623 [1/1] (0.00ns)   --->   "%trunc_ln199_70 = trunc i24 %mul_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3623 'trunc' 'trunc_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3624 [1/1] (0.70ns)   --->   "%icmp_ln199_92 = icmp_ne  i5 %trunc_ln199_70, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3624 'icmp' 'icmp_ln199_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%tmp_2216 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3625 'bitselect' 'tmp_2216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%or_ln199_69 = or i1 %tmp_2214, i1 %icmp_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3626 'or' 'or_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%and_ln199_161 = and i1 %or_ln199_69, i1 %tmp_2215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3627 'and' 'and_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_23)   --->   "%zext_ln199_35 = zext i1 %and_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3628 'zext' 'zext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3629 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_23 = add i13 %trunc_ln199_22, i13 %zext_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3629 'add' 'add_ln199_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3630 [1/1] (0.00ns)   --->   "%tmp_2217 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_23, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3630 'bitselect' 'tmp_2217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_162)   --->   "%xor_ln199_92 = xor i1 %tmp_2217, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3631 'xor' 'xor_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3632 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_162 = and i1 %tmp_2216, i1 %xor_ln199_92" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3632 'and' 'and_ln199_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3633 [1/1] (0.00ns)   --->   "%tmp_874 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_23, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3633 'partselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3634 [1/1] (0.70ns)   --->   "%icmp_ln199_93 = icmp_eq  i4 %tmp_874, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3634 'icmp' 'icmp_ln199_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3635 [1/1] (0.00ns)   --->   "%tmp_875 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_23, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3635 'partselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3636 [1/1] (0.70ns)   --->   "%icmp_ln199_94 = icmp_eq  i5 %tmp_875, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3636 'icmp' 'icmp_ln199_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3637 [1/1] (0.70ns)   --->   "%icmp_ln199_95 = icmp_eq  i5 %tmp_875, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3637 'icmp' 'icmp_ln199_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%select_ln199_92 = select i1 %and_ln199_162, i1 %icmp_ln199_94, i1 %icmp_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3638 'select' 'select_ln199_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%tmp_2218 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_23, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3639 'bitselect' 'tmp_2218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%xor_ln199_215 = xor i1 %tmp_2218, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3640 'xor' 'xor_ln199_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%and_ln199_163 = and i1 %icmp_ln199_93, i1 %xor_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3641 'and' 'and_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_166)   --->   "%select_ln199_93 = select i1 %and_ln199_162, i1 %and_ln199_163, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3642 'select' 'select_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_164 = and i1 %and_ln199_162, i1 %icmp_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3643 'and' 'and_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_93 = xor i1 %select_ln199_92, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3644 'xor' 'xor_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%or_ln199_70 = or i1 %tmp_2217, i1 %xor_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3645 'or' 'or_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_165)   --->   "%xor_ln199_94 = xor i1 %tmp_2213, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3646 'xor' 'xor_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_165 = and i1 %or_ln199_70, i1 %xor_ln199_94" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3647 'and' 'and_ln199_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_166 = and i1 %tmp_2217, i1 %select_ln199_93" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3648 'and' 'and_ln199_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%or_ln199_167 = or i1 %and_ln199_164, i1 %and_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3649 'or' 'or_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%xor_ln199_95 = xor i1 %or_ln199_167, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3650 'xor' 'xor_ln199_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_71)   --->   "%and_ln199_167 = and i1 %tmp_2213, i1 %xor_ln199_95" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3651 'and' 'and_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_95)   --->   "%select_ln199_94 = select i1 %and_ln199_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3652 'select' 'select_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_71 = or i1 %and_ln199_165, i1 %and_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3653 'or' 'or_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3654 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_95 = select i1 %or_ln199_71, i13 %select_ln199_94, i13 %add_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3654 'select' 'select_ln199_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln199_24 = sext i13 %masked_kernel_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3655 'sext' 'sext_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3656 [1/1] (0.00ns)   --->   "%zext_ln199_36 = zext i11 %denom_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3656 'zext' 'zext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3657 [1/1] (1.89ns)   --->   "%mul_ln199_24 = mul i24 %zext_ln199_36, i24 %sext_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3657 'mul' 'mul_ln199_24' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3658 [1/1] (0.00ns)   --->   "%tmp_2236 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3658 'bitselect' 'tmp_2236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%trunc_ln199_23 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_24, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3659 'partselect' 'trunc_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_2237 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3660 'bitselect' 'tmp_2237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%tmp_2238 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3661 'bitselect' 'tmp_2238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3662 [1/1] (0.00ns)   --->   "%trunc_ln199_71 = trunc i24 %mul_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3662 'trunc' 'trunc_ln199_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3663 [1/1] (0.70ns)   --->   "%icmp_ln199_96 = icmp_ne  i5 %trunc_ln199_71, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3663 'icmp' 'icmp_ln199_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%tmp_2239 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3664 'bitselect' 'tmp_2239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%or_ln199_72 = or i1 %tmp_2237, i1 %icmp_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3665 'or' 'or_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%and_ln199_168 = and i1 %or_ln199_72, i1 %tmp_2238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3666 'and' 'and_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_24)   --->   "%zext_ln199_37 = zext i1 %and_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3667 'zext' 'zext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3668 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_24 = add i13 %trunc_ln199_23, i13 %zext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3668 'add' 'add_ln199_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3669 [1/1] (0.00ns)   --->   "%tmp_2240 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_24, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3669 'bitselect' 'tmp_2240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_169)   --->   "%xor_ln199_96 = xor i1 %tmp_2240, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3670 'xor' 'xor_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_169 = and i1 %tmp_2239, i1 %xor_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3671 'and' 'and_ln199_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3672 [1/1] (0.00ns)   --->   "%tmp_882 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_24, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3672 'partselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3673 [1/1] (0.70ns)   --->   "%icmp_ln199_97 = icmp_eq  i4 %tmp_882, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3673 'icmp' 'icmp_ln199_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3674 [1/1] (0.00ns)   --->   "%tmp_883 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_24, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3674 'partselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3675 [1/1] (0.70ns)   --->   "%icmp_ln199_98 = icmp_eq  i5 %tmp_883, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3675 'icmp' 'icmp_ln199_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3676 [1/1] (0.70ns)   --->   "%icmp_ln199_99 = icmp_eq  i5 %tmp_883, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3676 'icmp' 'icmp_ln199_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%select_ln199_96 = select i1 %and_ln199_169, i1 %icmp_ln199_98, i1 %icmp_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3677 'select' 'select_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%tmp_2241 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_24, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3678 'bitselect' 'tmp_2241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%xor_ln199_216 = xor i1 %tmp_2241, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3679 'xor' 'xor_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%and_ln199_170 = and i1 %icmp_ln199_97, i1 %xor_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3680 'and' 'and_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_173)   --->   "%select_ln199_97 = select i1 %and_ln199_169, i1 %and_ln199_170, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3681 'select' 'select_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_171 = and i1 %and_ln199_169, i1 %icmp_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3682 'and' 'and_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_97 = xor i1 %select_ln199_96, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3683 'xor' 'xor_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%or_ln199_73 = or i1 %tmp_2240, i1 %xor_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3684 'or' 'or_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_172)   --->   "%xor_ln199_98 = xor i1 %tmp_2236, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3685 'xor' 'xor_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3686 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_172 = and i1 %or_ln199_73, i1 %xor_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3686 'and' 'and_ln199_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3687 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_173 = and i1 %tmp_2240, i1 %select_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3687 'and' 'and_ln199_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%or_ln199_168 = or i1 %and_ln199_171, i1 %and_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3688 'or' 'or_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%xor_ln199_99 = xor i1 %or_ln199_168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3689 'xor' 'xor_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_74)   --->   "%and_ln199_174 = and i1 %tmp_2236, i1 %xor_ln199_99" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3690 'and' 'and_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_99)   --->   "%select_ln199_98 = select i1 %and_ln199_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3691 'select' 'select_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3692 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_74 = or i1 %and_ln199_172, i1 %and_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3692 'or' 'or_ln199_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3693 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_99 = select i1 %or_ln199_74, i13 %select_ln199_98, i13 %add_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3693 'select' 'select_ln199_99' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln199_25 = sext i13 %masked_kernel_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3694 'sext' 'sext_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3695 [1/1] (1.89ns)   --->   "%mul_ln199_25 = mul i24 %zext_ln199_36, i24 %sext_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3695 'mul' 'mul_ln199_25' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3696 [1/1] (0.00ns)   --->   "%tmp_2242 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3696 'bitselect' 'tmp_2242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%trunc_ln199_24 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_25, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3697 'partselect' 'trunc_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_2243 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3698 'bitselect' 'tmp_2243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%tmp_2244 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3699 'bitselect' 'tmp_2244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3700 [1/1] (0.00ns)   --->   "%trunc_ln199_72 = trunc i24 %mul_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3700 'trunc' 'trunc_ln199_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3701 [1/1] (0.70ns)   --->   "%icmp_ln199_100 = icmp_ne  i5 %trunc_ln199_72, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3701 'icmp' 'icmp_ln199_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%tmp_2245 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3702 'bitselect' 'tmp_2245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%or_ln199_75 = or i1 %tmp_2243, i1 %icmp_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3703 'or' 'or_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%and_ln199_175 = and i1 %or_ln199_75, i1 %tmp_2244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3704 'and' 'and_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_25)   --->   "%zext_ln199_38 = zext i1 %and_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3705 'zext' 'zext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3706 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_25 = add i13 %trunc_ln199_24, i13 %zext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3706 'add' 'add_ln199_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3707 [1/1] (0.00ns)   --->   "%tmp_2246 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_25, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3707 'bitselect' 'tmp_2246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_176)   --->   "%xor_ln199_100 = xor i1 %tmp_2246, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3708 'xor' 'xor_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3709 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_176 = and i1 %tmp_2245, i1 %xor_ln199_100" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3709 'and' 'and_ln199_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3710 [1/1] (0.00ns)   --->   "%tmp_884 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_25, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3710 'partselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3711 [1/1] (0.70ns)   --->   "%icmp_ln199_101 = icmp_eq  i4 %tmp_884, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3711 'icmp' 'icmp_ln199_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_885 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_25, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3712 'partselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3713 [1/1] (0.70ns)   --->   "%icmp_ln199_102 = icmp_eq  i5 %tmp_885, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3713 'icmp' 'icmp_ln199_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3714 [1/1] (0.70ns)   --->   "%icmp_ln199_103 = icmp_eq  i5 %tmp_885, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3714 'icmp' 'icmp_ln199_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%select_ln199_100 = select i1 %and_ln199_176, i1 %icmp_ln199_102, i1 %icmp_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3715 'select' 'select_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%tmp_2247 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_25, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3716 'bitselect' 'tmp_2247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%xor_ln199_217 = xor i1 %tmp_2247, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3717 'xor' 'xor_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%and_ln199_177 = and i1 %icmp_ln199_101, i1 %xor_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3718 'and' 'and_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_180)   --->   "%select_ln199_101 = select i1 %and_ln199_176, i1 %and_ln199_177, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3719 'select' 'select_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_178 = and i1 %and_ln199_176, i1 %icmp_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3720 'and' 'and_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_101 = xor i1 %select_ln199_100, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3721 'xor' 'xor_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%or_ln199_76 = or i1 %tmp_2246, i1 %xor_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3722 'or' 'or_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_179)   --->   "%xor_ln199_102 = xor i1 %tmp_2242, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3723 'xor' 'xor_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3724 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_179 = and i1 %or_ln199_76, i1 %xor_ln199_102" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3724 'and' 'and_ln199_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3725 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_180 = and i1 %tmp_2246, i1 %select_ln199_101" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3725 'and' 'and_ln199_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%or_ln199_169 = or i1 %and_ln199_178, i1 %and_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3726 'or' 'or_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%xor_ln199_103 = xor i1 %or_ln199_169, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3727 'xor' 'xor_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_77)   --->   "%and_ln199_181 = and i1 %tmp_2242, i1 %xor_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3728 'and' 'and_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_103)   --->   "%select_ln199_102 = select i1 %and_ln199_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3729 'select' 'select_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3730 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_77 = or i1 %and_ln199_179, i1 %and_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3730 'or' 'or_ln199_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3731 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_103 = select i1 %or_ln199_77, i13 %select_ln199_102, i13 %add_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3731 'select' 'select_ln199_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln199_26 = sext i13 %masked_kernel_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3732 'sext' 'sext_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3733 [1/1] (0.00ns)   --->   "%zext_ln199_39 = zext i11 %denom_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3733 'zext' 'zext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3734 [1/1] (1.89ns)   --->   "%mul_ln199_26 = mul i24 %zext_ln199_39, i24 %sext_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3734 'mul' 'mul_ln199_26' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3735 [1/1] (0.00ns)   --->   "%tmp_2265 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3735 'bitselect' 'tmp_2265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%trunc_ln199_25 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_26, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3736 'partselect' 'trunc_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_2266 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3737 'bitselect' 'tmp_2266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%tmp_2267 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3738 'bitselect' 'tmp_2267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3739 [1/1] (0.00ns)   --->   "%trunc_ln199_73 = trunc i24 %mul_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3739 'trunc' 'trunc_ln199_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3740 [1/1] (0.70ns)   --->   "%icmp_ln199_104 = icmp_ne  i5 %trunc_ln199_73, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3740 'icmp' 'icmp_ln199_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%tmp_2268 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3741 'bitselect' 'tmp_2268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%or_ln199_78 = or i1 %tmp_2266, i1 %icmp_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3742 'or' 'or_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%and_ln199_182 = and i1 %or_ln199_78, i1 %tmp_2267" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3743 'and' 'and_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_26)   --->   "%zext_ln199_40 = zext i1 %and_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3744 'zext' 'zext_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3745 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_26 = add i13 %trunc_ln199_25, i13 %zext_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3745 'add' 'add_ln199_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3746 [1/1] (0.00ns)   --->   "%tmp_2269 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_26, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3746 'bitselect' 'tmp_2269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_183)   --->   "%xor_ln199_104 = xor i1 %tmp_2269, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3747 'xor' 'xor_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3748 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_183 = and i1 %tmp_2268, i1 %xor_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3748 'and' 'and_ln199_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_892 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_26, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3749 'partselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3750 [1/1] (0.70ns)   --->   "%icmp_ln199_105 = icmp_eq  i4 %tmp_892, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3750 'icmp' 'icmp_ln199_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3751 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_26, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3751 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3752 [1/1] (0.70ns)   --->   "%icmp_ln199_106 = icmp_eq  i5 %tmp_893, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3752 'icmp' 'icmp_ln199_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3753 [1/1] (0.70ns)   --->   "%icmp_ln199_107 = icmp_eq  i5 %tmp_893, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3753 'icmp' 'icmp_ln199_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%select_ln199_104 = select i1 %and_ln199_183, i1 %icmp_ln199_106, i1 %icmp_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3754 'select' 'select_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%tmp_2270 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_26, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3755 'bitselect' 'tmp_2270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%xor_ln199_218 = xor i1 %tmp_2270, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3756 'xor' 'xor_ln199_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%and_ln199_184 = and i1 %icmp_ln199_105, i1 %xor_ln199_218" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3757 'and' 'and_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_187)   --->   "%select_ln199_105 = select i1 %and_ln199_183, i1 %and_ln199_184, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3758 'select' 'select_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_185 = and i1 %and_ln199_183, i1 %icmp_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3759 'and' 'and_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_105 = xor i1 %select_ln199_104, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3760 'xor' 'xor_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%or_ln199_79 = or i1 %tmp_2269, i1 %xor_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3761 'or' 'or_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_186)   --->   "%xor_ln199_106 = xor i1 %tmp_2265, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3762 'xor' 'xor_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_186 = and i1 %or_ln199_79, i1 %xor_ln199_106" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3763 'and' 'and_ln199_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_187 = and i1 %tmp_2269, i1 %select_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3764 'and' 'and_ln199_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%or_ln199_170 = or i1 %and_ln199_185, i1 %and_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3765 'or' 'or_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%xor_ln199_107 = xor i1 %or_ln199_170, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3766 'xor' 'xor_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_80)   --->   "%and_ln199_188 = and i1 %tmp_2265, i1 %xor_ln199_107" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3767 'and' 'and_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_107)   --->   "%select_ln199_106 = select i1 %and_ln199_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3768 'select' 'select_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3769 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_80 = or i1 %and_ln199_186, i1 %and_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3769 'or' 'or_ln199_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3770 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_107 = select i1 %or_ln199_80, i13 %select_ln199_106, i13 %add_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3770 'select' 'select_ln199_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln199_27 = sext i13 %masked_kernel_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3771 'sext' 'sext_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3772 [1/1] (1.89ns)   --->   "%mul_ln199_27 = mul i24 %zext_ln199_39, i24 %sext_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3772 'mul' 'mul_ln199_27' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3773 [1/1] (0.00ns)   --->   "%tmp_2271 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3773 'bitselect' 'tmp_2271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%trunc_ln199_26 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_27, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3774 'partselect' 'trunc_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_2272 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3775 'bitselect' 'tmp_2272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%tmp_2273 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3776 'bitselect' 'tmp_2273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3777 [1/1] (0.00ns)   --->   "%trunc_ln199_74 = trunc i24 %mul_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3777 'trunc' 'trunc_ln199_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3778 [1/1] (0.70ns)   --->   "%icmp_ln199_108 = icmp_ne  i5 %trunc_ln199_74, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3778 'icmp' 'icmp_ln199_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%tmp_2274 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3779 'bitselect' 'tmp_2274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%or_ln199_81 = or i1 %tmp_2272, i1 %icmp_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3780 'or' 'or_ln199_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%and_ln199_189 = and i1 %or_ln199_81, i1 %tmp_2273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3781 'and' 'and_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_27)   --->   "%zext_ln199_41 = zext i1 %and_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3782 'zext' 'zext_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3783 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_27 = add i13 %trunc_ln199_26, i13 %zext_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3783 'add' 'add_ln199_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3784 [1/1] (0.00ns)   --->   "%tmp_2275 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_27, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3784 'bitselect' 'tmp_2275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_190)   --->   "%xor_ln199_108 = xor i1 %tmp_2275, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3785 'xor' 'xor_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3786 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_190 = and i1 %tmp_2274, i1 %xor_ln199_108" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3786 'and' 'and_ln199_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3787 [1/1] (0.00ns)   --->   "%tmp_894 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_27, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3787 'partselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3788 [1/1] (0.70ns)   --->   "%icmp_ln199_109 = icmp_eq  i4 %tmp_894, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3788 'icmp' 'icmp_ln199_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3789 [1/1] (0.00ns)   --->   "%tmp_895 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_27, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3789 'partselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3790 [1/1] (0.70ns)   --->   "%icmp_ln199_110 = icmp_eq  i5 %tmp_895, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3790 'icmp' 'icmp_ln199_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3791 [1/1] (0.70ns)   --->   "%icmp_ln199_111 = icmp_eq  i5 %tmp_895, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3791 'icmp' 'icmp_ln199_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%select_ln199_108 = select i1 %and_ln199_190, i1 %icmp_ln199_110, i1 %icmp_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3792 'select' 'select_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%tmp_2276 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_27, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3793 'bitselect' 'tmp_2276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%xor_ln199_219 = xor i1 %tmp_2276, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3794 'xor' 'xor_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%and_ln199_191 = and i1 %icmp_ln199_109, i1 %xor_ln199_219" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3795 'and' 'and_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_194)   --->   "%select_ln199_109 = select i1 %and_ln199_190, i1 %and_ln199_191, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3796 'select' 'select_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_192 = and i1 %and_ln199_190, i1 %icmp_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3797 'and' 'and_ln199_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_109 = xor i1 %select_ln199_108, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3798 'xor' 'xor_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%or_ln199_82 = or i1 %tmp_2275, i1 %xor_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3799 'or' 'or_ln199_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_193)   --->   "%xor_ln199_110 = xor i1 %tmp_2271, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3800 'xor' 'xor_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3801 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_193 = and i1 %or_ln199_82, i1 %xor_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3801 'and' 'and_ln199_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3802 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_194 = and i1 %tmp_2275, i1 %select_ln199_109" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3802 'and' 'and_ln199_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%or_ln199_171 = or i1 %and_ln199_192, i1 %and_ln199_194" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3803 'or' 'or_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%xor_ln199_111 = xor i1 %or_ln199_171, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3804 'xor' 'xor_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_83)   --->   "%and_ln199_195 = and i1 %tmp_2271, i1 %xor_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3805 'and' 'and_ln199_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_111)   --->   "%select_ln199_110 = select i1 %and_ln199_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3806 'select' 'select_ln199_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3807 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_83 = or i1 %and_ln199_193, i1 %and_ln199_195" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3807 'or' 'or_ln199_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3808 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_111 = select i1 %or_ln199_83, i13 %select_ln199_110, i13 %add_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3808 'select' 'select_ln199_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln199_28 = sext i13 %masked_kernel_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3809 'sext' 'sext_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3810 [1/1] (0.00ns)   --->   "%zext_ln199_42 = zext i11 %denom_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3810 'zext' 'zext_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3811 [1/1] (1.89ns)   --->   "%mul_ln199_28 = mul i24 %zext_ln199_42, i24 %sext_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3811 'mul' 'mul_ln199_28' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3812 [1/1] (0.00ns)   --->   "%tmp_2294 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3812 'bitselect' 'tmp_2294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%trunc_ln199_27 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_28, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3813 'partselect' 'trunc_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_2295 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3814 'bitselect' 'tmp_2295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%tmp_2296 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3815 'bitselect' 'tmp_2296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3816 [1/1] (0.00ns)   --->   "%trunc_ln199_75 = trunc i24 %mul_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3816 'trunc' 'trunc_ln199_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3817 [1/1] (0.70ns)   --->   "%icmp_ln199_112 = icmp_ne  i5 %trunc_ln199_75, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3817 'icmp' 'icmp_ln199_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%tmp_2297 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3818 'bitselect' 'tmp_2297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%or_ln199_84 = or i1 %tmp_2295, i1 %icmp_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3819 'or' 'or_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%and_ln199_196 = and i1 %or_ln199_84, i1 %tmp_2296" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3820 'and' 'and_ln199_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_28)   --->   "%zext_ln199_43 = zext i1 %and_ln199_196" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3821 'zext' 'zext_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3822 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_28 = add i13 %trunc_ln199_27, i13 %zext_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3822 'add' 'add_ln199_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3823 [1/1] (0.00ns)   --->   "%tmp_2298 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_28, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3823 'bitselect' 'tmp_2298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_197)   --->   "%xor_ln199_112 = xor i1 %tmp_2298, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3824 'xor' 'xor_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3825 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_197 = and i1 %tmp_2297, i1 %xor_ln199_112" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3825 'and' 'and_ln199_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3826 [1/1] (0.00ns)   --->   "%tmp_902 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_28, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3826 'partselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3827 [1/1] (0.70ns)   --->   "%icmp_ln199_113 = icmp_eq  i4 %tmp_902, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3827 'icmp' 'icmp_ln199_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3828 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_28, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3828 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3829 [1/1] (0.70ns)   --->   "%icmp_ln199_114 = icmp_eq  i5 %tmp_903, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3829 'icmp' 'icmp_ln199_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3830 [1/1] (0.70ns)   --->   "%icmp_ln199_115 = icmp_eq  i5 %tmp_903, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3830 'icmp' 'icmp_ln199_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%select_ln199_112 = select i1 %and_ln199_197, i1 %icmp_ln199_114, i1 %icmp_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3831 'select' 'select_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%tmp_2299 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_28, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3832 'bitselect' 'tmp_2299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%xor_ln199_220 = xor i1 %tmp_2299, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3833 'xor' 'xor_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%and_ln199_198 = and i1 %icmp_ln199_113, i1 %xor_ln199_220" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3834 'and' 'and_ln199_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_201)   --->   "%select_ln199_113 = select i1 %and_ln199_197, i1 %and_ln199_198, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3835 'select' 'select_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_199 = and i1 %and_ln199_197, i1 %icmp_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3836 'and' 'and_ln199_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_113 = xor i1 %select_ln199_112, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3837 'xor' 'xor_ln199_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%or_ln199_85 = or i1 %tmp_2298, i1 %xor_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3838 'or' 'or_ln199_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_200)   --->   "%xor_ln199_114 = xor i1 %tmp_2294, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3839 'xor' 'xor_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_200 = and i1 %or_ln199_85, i1 %xor_ln199_114" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3840 'and' 'and_ln199_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3841 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_201 = and i1 %tmp_2298, i1 %select_ln199_113" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3841 'and' 'and_ln199_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%or_ln199_172 = or i1 %and_ln199_199, i1 %and_ln199_201" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3842 'or' 'or_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%xor_ln199_115 = xor i1 %or_ln199_172, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3843 'xor' 'xor_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_86)   --->   "%and_ln199_202 = and i1 %tmp_2294, i1 %xor_ln199_115" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3844 'and' 'and_ln199_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_115)   --->   "%select_ln199_114 = select i1 %and_ln199_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3845 'select' 'select_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3846 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_86 = or i1 %and_ln199_200, i1 %and_ln199_202" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3846 'or' 'or_ln199_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3847 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_115 = select i1 %or_ln199_86, i13 %select_ln199_114, i13 %add_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3847 'select' 'select_ln199_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln199_29 = sext i13 %masked_kernel_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3848 'sext' 'sext_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3849 [1/1] (1.89ns)   --->   "%mul_ln199_29 = mul i24 %zext_ln199_42, i24 %sext_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3849 'mul' 'mul_ln199_29' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_2300 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3850 'bitselect' 'tmp_2300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%trunc_ln199_28 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_29, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3851 'partselect' 'trunc_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_2301 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3852 'bitselect' 'tmp_2301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%tmp_2302 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3853 'bitselect' 'tmp_2302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3854 [1/1] (0.00ns)   --->   "%trunc_ln199_76 = trunc i24 %mul_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3854 'trunc' 'trunc_ln199_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3855 [1/1] (0.70ns)   --->   "%icmp_ln199_116 = icmp_ne  i5 %trunc_ln199_76, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3855 'icmp' 'icmp_ln199_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%tmp_2303 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3856 'bitselect' 'tmp_2303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%or_ln199_87 = or i1 %tmp_2301, i1 %icmp_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3857 'or' 'or_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%and_ln199_203 = and i1 %or_ln199_87, i1 %tmp_2302" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3858 'and' 'and_ln199_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_29)   --->   "%zext_ln199_44 = zext i1 %and_ln199_203" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3859 'zext' 'zext_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3860 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_29 = add i13 %trunc_ln199_28, i13 %zext_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3860 'add' 'add_ln199_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3861 [1/1] (0.00ns)   --->   "%tmp_2304 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_29, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3861 'bitselect' 'tmp_2304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_204)   --->   "%xor_ln199_116 = xor i1 %tmp_2304, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3862 'xor' 'xor_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3863 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_204 = and i1 %tmp_2303, i1 %xor_ln199_116" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3863 'and' 'and_ln199_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_904 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_29, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3864 'partselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3865 [1/1] (0.70ns)   --->   "%icmp_ln199_117 = icmp_eq  i4 %tmp_904, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3865 'icmp' 'icmp_ln199_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_905 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_29, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3866 'partselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3867 [1/1] (0.70ns)   --->   "%icmp_ln199_118 = icmp_eq  i5 %tmp_905, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3867 'icmp' 'icmp_ln199_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3868 [1/1] (0.70ns)   --->   "%icmp_ln199_119 = icmp_eq  i5 %tmp_905, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3868 'icmp' 'icmp_ln199_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%select_ln199_116 = select i1 %and_ln199_204, i1 %icmp_ln199_118, i1 %icmp_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3869 'select' 'select_ln199_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%tmp_2305 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_29, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3870 'bitselect' 'tmp_2305' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%xor_ln199_221 = xor i1 %tmp_2305, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3871 'xor' 'xor_ln199_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%and_ln199_205 = and i1 %icmp_ln199_117, i1 %xor_ln199_221" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3872 'and' 'and_ln199_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_208)   --->   "%select_ln199_117 = select i1 %and_ln199_204, i1 %and_ln199_205, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3873 'select' 'select_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_206 = and i1 %and_ln199_204, i1 %icmp_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3874 'and' 'and_ln199_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_117 = xor i1 %select_ln199_116, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3875 'xor' 'xor_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%or_ln199_88 = or i1 %tmp_2304, i1 %xor_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3876 'or' 'or_ln199_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_207)   --->   "%xor_ln199_118 = xor i1 %tmp_2300, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3877 'xor' 'xor_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_207 = and i1 %or_ln199_88, i1 %xor_ln199_118" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3878 'and' 'and_ln199_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3879 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_208 = and i1 %tmp_2304, i1 %select_ln199_117" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3879 'and' 'and_ln199_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%or_ln199_173 = or i1 %and_ln199_206, i1 %and_ln199_208" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3880 'or' 'or_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%xor_ln199_119 = xor i1 %or_ln199_173, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3881 'xor' 'xor_ln199_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_89)   --->   "%and_ln199_209 = and i1 %tmp_2300, i1 %xor_ln199_119" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3882 'and' 'and_ln199_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_119)   --->   "%select_ln199_118 = select i1 %and_ln199_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3883 'select' 'select_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3884 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_89 = or i1 %and_ln199_207, i1 %and_ln199_209" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3884 'or' 'or_ln199_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3885 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_119 = select i1 %or_ln199_89, i13 %select_ln199_118, i13 %add_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3885 'select' 'select_ln199_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln199_30 = sext i13 %masked_kernel_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3886 'sext' 'sext_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3887 [1/1] (0.00ns)   --->   "%zext_ln199_45 = zext i11 %denom_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3887 'zext' 'zext_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3888 [1/1] (1.89ns)   --->   "%mul_ln199_30 = mul i24 %zext_ln199_45, i24 %sext_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3888 'mul' 'mul_ln199_30' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3889 [1/1] (0.00ns)   --->   "%tmp_2323 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3889 'bitselect' 'tmp_2323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%trunc_ln199_29 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_30, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3890 'partselect' 'trunc_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_2324 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3891 'bitselect' 'tmp_2324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%tmp_2325 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3892 'bitselect' 'tmp_2325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3893 [1/1] (0.00ns)   --->   "%trunc_ln199_77 = trunc i24 %mul_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3893 'trunc' 'trunc_ln199_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3894 [1/1] (0.70ns)   --->   "%icmp_ln199_120 = icmp_ne  i5 %trunc_ln199_77, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3894 'icmp' 'icmp_ln199_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%tmp_2326 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3895 'bitselect' 'tmp_2326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3896 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%or_ln199_90 = or i1 %tmp_2324, i1 %icmp_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3896 'or' 'or_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%and_ln199_210 = and i1 %or_ln199_90, i1 %tmp_2325" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3897 'and' 'and_ln199_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_30)   --->   "%zext_ln199_46 = zext i1 %and_ln199_210" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3898 'zext' 'zext_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3899 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_30 = add i13 %trunc_ln199_29, i13 %zext_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3899 'add' 'add_ln199_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3900 [1/1] (0.00ns)   --->   "%tmp_2327 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_30, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3900 'bitselect' 'tmp_2327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_211)   --->   "%xor_ln199_120 = xor i1 %tmp_2327, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3901 'xor' 'xor_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3902 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_211 = and i1 %tmp_2326, i1 %xor_ln199_120" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3902 'and' 'and_ln199_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3903 [1/1] (0.00ns)   --->   "%tmp_912 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_30, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3903 'partselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3904 [1/1] (0.70ns)   --->   "%icmp_ln199_121 = icmp_eq  i4 %tmp_912, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3904 'icmp' 'icmp_ln199_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3905 [1/1] (0.00ns)   --->   "%tmp_913 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_30, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3905 'partselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3906 [1/1] (0.70ns)   --->   "%icmp_ln199_122 = icmp_eq  i5 %tmp_913, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3906 'icmp' 'icmp_ln199_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3907 [1/1] (0.70ns)   --->   "%icmp_ln199_123 = icmp_eq  i5 %tmp_913, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3907 'icmp' 'icmp_ln199_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%select_ln199_120 = select i1 %and_ln199_211, i1 %icmp_ln199_122, i1 %icmp_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3908 'select' 'select_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%tmp_2328 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_30, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3909 'bitselect' 'tmp_2328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%xor_ln199_222 = xor i1 %tmp_2328, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3910 'xor' 'xor_ln199_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%and_ln199_212 = and i1 %icmp_ln199_121, i1 %xor_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3911 'and' 'and_ln199_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_215)   --->   "%select_ln199_121 = select i1 %and_ln199_211, i1 %and_ln199_212, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3912 'select' 'select_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_213 = and i1 %and_ln199_211, i1 %icmp_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3913 'and' 'and_ln199_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_121 = xor i1 %select_ln199_120, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3914 'xor' 'xor_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%or_ln199_91 = or i1 %tmp_2327, i1 %xor_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3915 'or' 'or_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_214)   --->   "%xor_ln199_122 = xor i1 %tmp_2323, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3916 'xor' 'xor_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3917 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_214 = and i1 %or_ln199_91, i1 %xor_ln199_122" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3917 'and' 'and_ln199_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3918 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_215 = and i1 %tmp_2327, i1 %select_ln199_121" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3918 'and' 'and_ln199_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%or_ln199_174 = or i1 %and_ln199_213, i1 %and_ln199_215" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3919 'or' 'or_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%xor_ln199_123 = xor i1 %or_ln199_174, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3920 'xor' 'xor_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_92)   --->   "%and_ln199_216 = and i1 %tmp_2323, i1 %xor_ln199_123" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3921 'and' 'and_ln199_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_123)   --->   "%select_ln199_122 = select i1 %and_ln199_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3922 'select' 'select_ln199_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3923 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_92 = or i1 %and_ln199_214, i1 %and_ln199_216" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3923 'or' 'or_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3924 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_123 = select i1 %or_ln199_92, i13 %select_ln199_122, i13 %add_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3924 'select' 'select_ln199_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln199_31 = sext i13 %masked_kernel_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3925 'sext' 'sext_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3926 [1/1] (1.89ns)   --->   "%mul_ln199_31 = mul i24 %zext_ln199_45, i24 %sext_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3926 'mul' 'mul_ln199_31' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3927 [1/1] (0.00ns)   --->   "%tmp_2329 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3927 'bitselect' 'tmp_2329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%trunc_ln199_30 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_31, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3928 'partselect' 'trunc_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_2330 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3929 'bitselect' 'tmp_2330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%tmp_2331 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3930 'bitselect' 'tmp_2331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3931 [1/1] (0.00ns)   --->   "%trunc_ln199_78 = trunc i24 %mul_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3931 'trunc' 'trunc_ln199_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3932 [1/1] (0.70ns)   --->   "%icmp_ln199_124 = icmp_ne  i5 %trunc_ln199_78, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3932 'icmp' 'icmp_ln199_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%tmp_2332 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3933 'bitselect' 'tmp_2332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%or_ln199_93 = or i1 %tmp_2330, i1 %icmp_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3934 'or' 'or_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%and_ln199_217 = and i1 %or_ln199_93, i1 %tmp_2331" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3935 'and' 'and_ln199_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_31)   --->   "%zext_ln199_47 = zext i1 %and_ln199_217" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3936 'zext' 'zext_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3937 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_31 = add i13 %trunc_ln199_30, i13 %zext_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3937 'add' 'add_ln199_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3938 [1/1] (0.00ns)   --->   "%tmp_2333 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_31, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3938 'bitselect' 'tmp_2333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_218)   --->   "%xor_ln199_124 = xor i1 %tmp_2333, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3939 'xor' 'xor_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3940 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_218 = and i1 %tmp_2332, i1 %xor_ln199_124" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3940 'and' 'and_ln199_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3941 [1/1] (0.00ns)   --->   "%tmp_914 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_31, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3941 'partselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3942 [1/1] (0.70ns)   --->   "%icmp_ln199_125 = icmp_eq  i4 %tmp_914, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3942 'icmp' 'icmp_ln199_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3943 [1/1] (0.00ns)   --->   "%tmp_915 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_31, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3943 'partselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3944 [1/1] (0.70ns)   --->   "%icmp_ln199_126 = icmp_eq  i5 %tmp_915, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3944 'icmp' 'icmp_ln199_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3945 [1/1] (0.70ns)   --->   "%icmp_ln199_127 = icmp_eq  i5 %tmp_915, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3945 'icmp' 'icmp_ln199_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%select_ln199_124 = select i1 %and_ln199_218, i1 %icmp_ln199_126, i1 %icmp_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3946 'select' 'select_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%tmp_2334 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_31, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3947 'bitselect' 'tmp_2334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%xor_ln199_223 = xor i1 %tmp_2334, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3948 'xor' 'xor_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%and_ln199_219 = and i1 %icmp_ln199_125, i1 %xor_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3949 'and' 'and_ln199_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_222)   --->   "%select_ln199_125 = select i1 %and_ln199_218, i1 %and_ln199_219, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3950 'select' 'select_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_220 = and i1 %and_ln199_218, i1 %icmp_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3951 'and' 'and_ln199_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_125 = xor i1 %select_ln199_124, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3952 'xor' 'xor_ln199_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%or_ln199_94 = or i1 %tmp_2333, i1 %xor_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3953 'or' 'or_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_221)   --->   "%xor_ln199_126 = xor i1 %tmp_2329, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3954 'xor' 'xor_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3955 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_221 = and i1 %or_ln199_94, i1 %xor_ln199_126" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3955 'and' 'and_ln199_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3956 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_222 = and i1 %tmp_2333, i1 %select_ln199_125" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3956 'and' 'and_ln199_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%or_ln199_175 = or i1 %and_ln199_220, i1 %and_ln199_222" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3957 'or' 'or_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%xor_ln199_127 = xor i1 %or_ln199_175, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3958 'xor' 'xor_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_95)   --->   "%and_ln199_223 = and i1 %tmp_2329, i1 %xor_ln199_127" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3959 'and' 'and_ln199_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_127)   --->   "%select_ln199_126 = select i1 %and_ln199_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3960 'select' 'select_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3961 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_95 = or i1 %and_ln199_221, i1 %and_ln199_223" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3961 'or' 'or_ln199_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3962 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_127 = select i1 %or_ln199_95, i13 %select_ln199_126, i13 %add_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3962 'select' 'select_ln199_127' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln199_32 = sext i13 %masked_kernel_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3963 'sext' 'sext_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3964 [1/1] (0.00ns)   --->   "%zext_ln199_48 = zext i11 %denom_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3964 'zext' 'zext_ln199_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3965 [1/1] (1.89ns)   --->   "%mul_ln199_32 = mul i24 %zext_ln199_48, i24 %sext_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3965 'mul' 'mul_ln199_32' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3966 [1/1] (0.00ns)   --->   "%tmp_2352 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3966 'bitselect' 'tmp_2352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%trunc_ln199_31 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_32, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3967 'partselect' 'trunc_ln199_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%tmp_2353 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3968 'bitselect' 'tmp_2353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%tmp_2354 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3969 'bitselect' 'tmp_2354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3970 [1/1] (0.00ns)   --->   "%trunc_ln199_79 = trunc i24 %mul_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3970 'trunc' 'trunc_ln199_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3971 [1/1] (0.70ns)   --->   "%icmp_ln199_128 = icmp_ne  i5 %trunc_ln199_79, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3971 'icmp' 'icmp_ln199_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_225)   --->   "%tmp_2355 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3972 'bitselect' 'tmp_2355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%or_ln199_96 = or i1 %tmp_2353, i1 %icmp_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3973 'or' 'or_ln199_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%and_ln199_224 = and i1 %or_ln199_96, i1 %tmp_2354" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3974 'and' 'and_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_32)   --->   "%zext_ln199_49 = zext i1 %and_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3975 'zext' 'zext_ln199_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3976 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_32 = add i13 %trunc_ln199_31, i13 %zext_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3976 'add' 'add_ln199_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3977 [1/1] (0.00ns)   --->   "%tmp_2356 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_32, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3977 'bitselect' 'tmp_2356' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_225)   --->   "%xor_ln199_128 = xor i1 %tmp_2356, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3978 'xor' 'xor_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3979 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_225 = and i1 %tmp_2355, i1 %xor_ln199_128" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3979 'and' 'and_ln199_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3980 [1/1] (0.00ns)   --->   "%tmp_922 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_32, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3980 'partselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3981 [1/1] (0.70ns)   --->   "%icmp_ln199_129 = icmp_eq  i4 %tmp_922, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3981 'icmp' 'icmp_ln199_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3982 [1/1] (0.00ns)   --->   "%tmp_923 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_32, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3982 'partselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3983 [1/1] (0.70ns)   --->   "%icmp_ln199_130 = icmp_eq  i5 %tmp_923, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3983 'icmp' 'icmp_ln199_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3984 [1/1] (0.70ns)   --->   "%icmp_ln199_131 = icmp_eq  i5 %tmp_923, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3984 'icmp' 'icmp_ln199_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%select_ln199_128 = select i1 %and_ln199_225, i1 %icmp_ln199_130, i1 %icmp_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3985 'select' 'select_ln199_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%tmp_2357 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_32, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3986 'bitselect' 'tmp_2357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%xor_ln199_224 = xor i1 %tmp_2357, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3987 'xor' 'xor_ln199_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%and_ln199_226 = and i1 %icmp_ln199_129, i1 %xor_ln199_224" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3988 'and' 'and_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_229)   --->   "%select_ln199_129 = select i1 %and_ln199_225, i1 %and_ln199_226, i1 %icmp_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3989 'select' 'select_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%and_ln199_227 = and i1 %and_ln199_225, i1 %icmp_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3990 'and' 'and_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%xor_ln199_129 = xor i1 %select_ln199_128, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3991 'xor' 'xor_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%or_ln199_97 = or i1 %tmp_2356, i1 %xor_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3992 'or' 'or_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_228)   --->   "%xor_ln199_130 = xor i1 %tmp_2352, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3993 'xor' 'xor_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3994 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_228 = and i1 %or_ln199_97, i1 %xor_ln199_130" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3994 'and' 'and_ln199_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3995 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_229 = and i1 %tmp_2356, i1 %select_ln199_129" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3995 'and' 'and_ln199_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%or_ln199_176 = or i1 %and_ln199_227, i1 %and_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3996 'or' 'or_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%xor_ln199_131 = xor i1 %or_ln199_176, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3997 'xor' 'xor_ln199_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_98)   --->   "%and_ln199_230 = and i1 %tmp_2352, i1 %xor_ln199_131" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3998 'and' 'and_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_131)   --->   "%select_ln199_130 = select i1 %and_ln199_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3999 'select' 'select_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4000 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_98 = or i1 %and_ln199_228, i1 %and_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4000 'or' 'or_ln199_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4001 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_131 = select i1 %or_ln199_98, i13 %select_ln199_130, i13 %add_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4001 'select' 'select_ln199_131' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln199_33 = sext i13 %masked_kernel_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4002 'sext' 'sext_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4003 [1/1] (1.89ns)   --->   "%mul_ln199_33 = mul i24 %zext_ln199_48, i24 %sext_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4003 'mul' 'mul_ln199_33' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4004 [1/1] (0.00ns)   --->   "%tmp_2358 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4004 'bitselect' 'tmp_2358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%trunc_ln199_32 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_33, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4005 'partselect' 'trunc_ln199_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%tmp_2359 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4006 'bitselect' 'tmp_2359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%tmp_2360 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4007 'bitselect' 'tmp_2360' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4008 [1/1] (0.00ns)   --->   "%trunc_ln199_80 = trunc i24 %mul_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4008 'trunc' 'trunc_ln199_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4009 [1/1] (0.70ns)   --->   "%icmp_ln199_132 = icmp_ne  i5 %trunc_ln199_80, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4009 'icmp' 'icmp_ln199_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_232)   --->   "%tmp_2361 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4010 'bitselect' 'tmp_2361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%or_ln199_99 = or i1 %tmp_2359, i1 %icmp_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4011 'or' 'or_ln199_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%and_ln199_231 = and i1 %or_ln199_99, i1 %tmp_2360" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4012 'and' 'and_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_33)   --->   "%zext_ln199_50 = zext i1 %and_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4013 'zext' 'zext_ln199_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4014 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_33 = add i13 %trunc_ln199_32, i13 %zext_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4014 'add' 'add_ln199_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4015 [1/1] (0.00ns)   --->   "%tmp_2362 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_33, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4015 'bitselect' 'tmp_2362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_232)   --->   "%xor_ln199_132 = xor i1 %tmp_2362, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4016 'xor' 'xor_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4017 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_232 = and i1 %tmp_2361, i1 %xor_ln199_132" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4017 'and' 'and_ln199_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4018 [1/1] (0.00ns)   --->   "%tmp_924 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_33, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4018 'partselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4019 [1/1] (0.70ns)   --->   "%icmp_ln199_133 = icmp_eq  i4 %tmp_924, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4019 'icmp' 'icmp_ln199_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4020 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_33, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4020 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4021 [1/1] (0.70ns)   --->   "%icmp_ln199_134 = icmp_eq  i5 %tmp_925, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4021 'icmp' 'icmp_ln199_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4022 [1/1] (0.70ns)   --->   "%icmp_ln199_135 = icmp_eq  i5 %tmp_925, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4022 'icmp' 'icmp_ln199_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%select_ln199_132 = select i1 %and_ln199_232, i1 %icmp_ln199_134, i1 %icmp_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4023 'select' 'select_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%tmp_2363 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_33, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4024 'bitselect' 'tmp_2363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%xor_ln199_225 = xor i1 %tmp_2363, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4025 'xor' 'xor_ln199_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%and_ln199_233 = and i1 %icmp_ln199_133, i1 %xor_ln199_225" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4026 'and' 'and_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_236)   --->   "%select_ln199_133 = select i1 %and_ln199_232, i1 %and_ln199_233, i1 %icmp_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4027 'select' 'select_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%and_ln199_234 = and i1 %and_ln199_232, i1 %icmp_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4028 'and' 'and_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%xor_ln199_133 = xor i1 %select_ln199_132, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4029 'xor' 'xor_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%or_ln199_100 = or i1 %tmp_2362, i1 %xor_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4030 'or' 'or_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_235)   --->   "%xor_ln199_134 = xor i1 %tmp_2358, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4031 'xor' 'xor_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4032 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_235 = and i1 %or_ln199_100, i1 %xor_ln199_134" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4032 'and' 'and_ln199_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4033 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_236 = and i1 %tmp_2362, i1 %select_ln199_133" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4033 'and' 'and_ln199_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%or_ln199_177 = or i1 %and_ln199_234, i1 %and_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4034 'or' 'or_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%xor_ln199_135 = xor i1 %or_ln199_177, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4035 'xor' 'xor_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_101)   --->   "%and_ln199_237 = and i1 %tmp_2358, i1 %xor_ln199_135" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4036 'and' 'and_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_135)   --->   "%select_ln199_134 = select i1 %and_ln199_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4037 'select' 'select_ln199_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4038 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_101 = or i1 %and_ln199_235, i1 %and_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4038 'or' 'or_ln199_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4039 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_135 = select i1 %or_ln199_101, i13 %select_ln199_134, i13 %add_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4039 'select' 'select_ln199_135' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln199_34 = sext i13 %masked_kernel_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4040 'sext' 'sext_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4041 [1/1] (0.00ns)   --->   "%zext_ln199_51 = zext i11 %denom_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4041 'zext' 'zext_ln199_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4042 [1/1] (1.89ns)   --->   "%mul_ln199_34 = mul i24 %zext_ln199_51, i24 %sext_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4042 'mul' 'mul_ln199_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4043 [1/1] (0.00ns)   --->   "%tmp_2381 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4043 'bitselect' 'tmp_2381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%trunc_ln199_33 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_34, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4044 'partselect' 'trunc_ln199_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%tmp_2382 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4045 'bitselect' 'tmp_2382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%tmp_2383 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4046 'bitselect' 'tmp_2383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4047 [1/1] (0.00ns)   --->   "%trunc_ln199_81 = trunc i24 %mul_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4047 'trunc' 'trunc_ln199_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4048 [1/1] (0.70ns)   --->   "%icmp_ln199_136 = icmp_ne  i5 %trunc_ln199_81, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4048 'icmp' 'icmp_ln199_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_239)   --->   "%tmp_2384 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4049 'bitselect' 'tmp_2384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%or_ln199_102 = or i1 %tmp_2382, i1 %icmp_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4050 'or' 'or_ln199_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%and_ln199_238 = and i1 %or_ln199_102, i1 %tmp_2383" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4051 'and' 'and_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_34)   --->   "%zext_ln199_52 = zext i1 %and_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4052 'zext' 'zext_ln199_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4053 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_34 = add i13 %trunc_ln199_33, i13 %zext_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4053 'add' 'add_ln199_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4054 [1/1] (0.00ns)   --->   "%tmp_2385 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_34, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4054 'bitselect' 'tmp_2385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_239)   --->   "%xor_ln199_136 = xor i1 %tmp_2385, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4055 'xor' 'xor_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4056 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_239 = and i1 %tmp_2384, i1 %xor_ln199_136" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4056 'and' 'and_ln199_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4057 [1/1] (0.00ns)   --->   "%tmp_932 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_34, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4057 'partselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4058 [1/1] (0.70ns)   --->   "%icmp_ln199_137 = icmp_eq  i4 %tmp_932, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4058 'icmp' 'icmp_ln199_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4059 [1/1] (0.00ns)   --->   "%tmp_933 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_34, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4059 'partselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4060 [1/1] (0.70ns)   --->   "%icmp_ln199_138 = icmp_eq  i5 %tmp_933, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4060 'icmp' 'icmp_ln199_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4061 [1/1] (0.70ns)   --->   "%icmp_ln199_139 = icmp_eq  i5 %tmp_933, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4061 'icmp' 'icmp_ln199_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%select_ln199_136 = select i1 %and_ln199_239, i1 %icmp_ln199_138, i1 %icmp_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4062 'select' 'select_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%tmp_2386 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_34, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4063 'bitselect' 'tmp_2386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%xor_ln199_226 = xor i1 %tmp_2386, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4064 'xor' 'xor_ln199_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%and_ln199_240 = and i1 %icmp_ln199_137, i1 %xor_ln199_226" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4065 'and' 'and_ln199_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_243)   --->   "%select_ln199_137 = select i1 %and_ln199_239, i1 %and_ln199_240, i1 %icmp_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4066 'select' 'select_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%and_ln199_241 = and i1 %and_ln199_239, i1 %icmp_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4067 'and' 'and_ln199_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%xor_ln199_137 = xor i1 %select_ln199_136, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4068 'xor' 'xor_ln199_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%or_ln199_103 = or i1 %tmp_2385, i1 %xor_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4069 'or' 'or_ln199_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_242)   --->   "%xor_ln199_138 = xor i1 %tmp_2381, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4070 'xor' 'xor_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4071 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_242 = and i1 %or_ln199_103, i1 %xor_ln199_138" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4071 'and' 'and_ln199_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_243 = and i1 %tmp_2385, i1 %select_ln199_137" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4072 'and' 'and_ln199_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%or_ln199_178 = or i1 %and_ln199_241, i1 %and_ln199_243" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4073 'or' 'or_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%xor_ln199_139 = xor i1 %or_ln199_178, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4074 'xor' 'xor_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_104)   --->   "%and_ln199_244 = and i1 %tmp_2381, i1 %xor_ln199_139" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4075 'and' 'and_ln199_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_139)   --->   "%select_ln199_138 = select i1 %and_ln199_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4076 'select' 'select_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4077 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_104 = or i1 %and_ln199_242, i1 %and_ln199_244" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4077 'or' 'or_ln199_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4078 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_139 = select i1 %or_ln199_104, i13 %select_ln199_138, i13 %add_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4078 'select' 'select_ln199_139' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln199_35 = sext i13 %masked_kernel_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4079 'sext' 'sext_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4080 [1/1] (1.89ns)   --->   "%mul_ln199_35 = mul i24 %zext_ln199_51, i24 %sext_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4080 'mul' 'mul_ln199_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4081 [1/1] (0.00ns)   --->   "%tmp_2387 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4081 'bitselect' 'tmp_2387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%trunc_ln199_34 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_35, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4082 'partselect' 'trunc_ln199_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%tmp_2388 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4083 'bitselect' 'tmp_2388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%tmp_2389 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4084 'bitselect' 'tmp_2389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4085 [1/1] (0.00ns)   --->   "%trunc_ln199_82 = trunc i24 %mul_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4085 'trunc' 'trunc_ln199_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4086 [1/1] (0.70ns)   --->   "%icmp_ln199_140 = icmp_ne  i5 %trunc_ln199_82, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4086 'icmp' 'icmp_ln199_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_246)   --->   "%tmp_2390 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4087 'bitselect' 'tmp_2390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%or_ln199_105 = or i1 %tmp_2388, i1 %icmp_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4088 'or' 'or_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%and_ln199_245 = and i1 %or_ln199_105, i1 %tmp_2389" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4089 'and' 'and_ln199_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_35)   --->   "%zext_ln199_53 = zext i1 %and_ln199_245" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4090 'zext' 'zext_ln199_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4091 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_35 = add i13 %trunc_ln199_34, i13 %zext_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4091 'add' 'add_ln199_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4092 [1/1] (0.00ns)   --->   "%tmp_2391 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_35, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4092 'bitselect' 'tmp_2391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_246)   --->   "%xor_ln199_140 = xor i1 %tmp_2391, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4093 'xor' 'xor_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4094 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_246 = and i1 %tmp_2390, i1 %xor_ln199_140" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4094 'and' 'and_ln199_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_934 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_35, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4095 'partselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4096 [1/1] (0.70ns)   --->   "%icmp_ln199_141 = icmp_eq  i4 %tmp_934, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4096 'icmp' 'icmp_ln199_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4097 [1/1] (0.00ns)   --->   "%tmp_935 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_35, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4097 'partselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4098 [1/1] (0.70ns)   --->   "%icmp_ln199_142 = icmp_eq  i5 %tmp_935, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4098 'icmp' 'icmp_ln199_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4099 [1/1] (0.70ns)   --->   "%icmp_ln199_143 = icmp_eq  i5 %tmp_935, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4099 'icmp' 'icmp_ln199_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%select_ln199_140 = select i1 %and_ln199_246, i1 %icmp_ln199_142, i1 %icmp_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4100 'select' 'select_ln199_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%tmp_2392 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_35, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4101 'bitselect' 'tmp_2392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%xor_ln199_227 = xor i1 %tmp_2392, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4102 'xor' 'xor_ln199_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%and_ln199_247 = and i1 %icmp_ln199_141, i1 %xor_ln199_227" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4103 'and' 'and_ln199_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_250)   --->   "%select_ln199_141 = select i1 %and_ln199_246, i1 %and_ln199_247, i1 %icmp_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4104 'select' 'select_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%and_ln199_248 = and i1 %and_ln199_246, i1 %icmp_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4105 'and' 'and_ln199_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%xor_ln199_141 = xor i1 %select_ln199_140, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4106 'xor' 'xor_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%or_ln199_106 = or i1 %tmp_2391, i1 %xor_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4107 'or' 'or_ln199_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_249)   --->   "%xor_ln199_142 = xor i1 %tmp_2387, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4108 'xor' 'xor_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4109 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_249 = and i1 %or_ln199_106, i1 %xor_ln199_142" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4109 'and' 'and_ln199_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4110 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_250 = and i1 %tmp_2391, i1 %select_ln199_141" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4110 'and' 'and_ln199_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%or_ln199_179 = or i1 %and_ln199_248, i1 %and_ln199_250" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4111 'or' 'or_ln199_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%xor_ln199_143 = xor i1 %or_ln199_179, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4112 'xor' 'xor_ln199_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_107)   --->   "%and_ln199_251 = and i1 %tmp_2387, i1 %xor_ln199_143" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4113 'and' 'and_ln199_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_143)   --->   "%select_ln199_142 = select i1 %and_ln199_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4114 'select' 'select_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4115 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_107 = or i1 %and_ln199_249, i1 %and_ln199_251" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4115 'or' 'or_ln199_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4116 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_143 = select i1 %or_ln199_107, i13 %select_ln199_142, i13 %add_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4116 'select' 'select_ln199_143' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln199_36 = sext i13 %masked_kernel_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4117 'sext' 'sext_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4118 [1/1] (0.00ns)   --->   "%zext_ln199_54 = zext i11 %denom_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4118 'zext' 'zext_ln199_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4119 [1/1] (1.89ns)   --->   "%mul_ln199_36 = mul i24 %zext_ln199_54, i24 %sext_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4119 'mul' 'mul_ln199_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4120 [1/1] (0.00ns)   --->   "%tmp_2410 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4120 'bitselect' 'tmp_2410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%trunc_ln199_35 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_36, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4121 'partselect' 'trunc_ln199_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%tmp_2411 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4122 'bitselect' 'tmp_2411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%tmp_2412 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4123 'bitselect' 'tmp_2412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4124 [1/1] (0.00ns)   --->   "%trunc_ln199_83 = trunc i24 %mul_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4124 'trunc' 'trunc_ln199_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4125 [1/1] (0.70ns)   --->   "%icmp_ln199_144 = icmp_ne  i5 %trunc_ln199_83, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4125 'icmp' 'icmp_ln199_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_253)   --->   "%tmp_2413 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4126 'bitselect' 'tmp_2413' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%or_ln199_108 = or i1 %tmp_2411, i1 %icmp_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4127 'or' 'or_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%and_ln199_252 = and i1 %or_ln199_108, i1 %tmp_2412" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4128 'and' 'and_ln199_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_36)   --->   "%zext_ln199_55 = zext i1 %and_ln199_252" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4129 'zext' 'zext_ln199_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4130 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_36 = add i13 %trunc_ln199_35, i13 %zext_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4130 'add' 'add_ln199_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4131 [1/1] (0.00ns)   --->   "%tmp_2414 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_36, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4131 'bitselect' 'tmp_2414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_253)   --->   "%xor_ln199_144 = xor i1 %tmp_2414, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4132 'xor' 'xor_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4133 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_253 = and i1 %tmp_2413, i1 %xor_ln199_144" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4133 'and' 'and_ln199_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4134 [1/1] (0.00ns)   --->   "%tmp_942 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_36, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4134 'partselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4135 [1/1] (0.70ns)   --->   "%icmp_ln199_145 = icmp_eq  i4 %tmp_942, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4135 'icmp' 'icmp_ln199_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4136 [1/1] (0.00ns)   --->   "%tmp_943 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_36, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4136 'partselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4137 [1/1] (0.70ns)   --->   "%icmp_ln199_146 = icmp_eq  i5 %tmp_943, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4137 'icmp' 'icmp_ln199_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4138 [1/1] (0.70ns)   --->   "%icmp_ln199_147 = icmp_eq  i5 %tmp_943, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4138 'icmp' 'icmp_ln199_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%select_ln199_144 = select i1 %and_ln199_253, i1 %icmp_ln199_146, i1 %icmp_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4139 'select' 'select_ln199_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%tmp_2415 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_36, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4140 'bitselect' 'tmp_2415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%xor_ln199_228 = xor i1 %tmp_2415, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4141 'xor' 'xor_ln199_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%and_ln199_254 = and i1 %icmp_ln199_145, i1 %xor_ln199_228" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4142 'and' 'and_ln199_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_257)   --->   "%select_ln199_145 = select i1 %and_ln199_253, i1 %and_ln199_254, i1 %icmp_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4143 'select' 'select_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%and_ln199_255 = and i1 %and_ln199_253, i1 %icmp_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4144 'and' 'and_ln199_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%xor_ln199_145 = xor i1 %select_ln199_144, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4145 'xor' 'xor_ln199_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%or_ln199_109 = or i1 %tmp_2414, i1 %xor_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4146 'or' 'or_ln199_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_256)   --->   "%xor_ln199_146 = xor i1 %tmp_2410, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4147 'xor' 'xor_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4148 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_256 = and i1 %or_ln199_109, i1 %xor_ln199_146" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4148 'and' 'and_ln199_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4149 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_257 = and i1 %tmp_2414, i1 %select_ln199_145" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4149 'and' 'and_ln199_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%or_ln199_180 = or i1 %and_ln199_255, i1 %and_ln199_257" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4150 'or' 'or_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%xor_ln199_147 = xor i1 %or_ln199_180, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4151 'xor' 'xor_ln199_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_110)   --->   "%and_ln199_258 = and i1 %tmp_2410, i1 %xor_ln199_147" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4152 'and' 'and_ln199_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_147)   --->   "%select_ln199_146 = select i1 %and_ln199_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4153 'select' 'select_ln199_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4154 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_110 = or i1 %and_ln199_256, i1 %and_ln199_258" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4154 'or' 'or_ln199_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4155 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_147 = select i1 %or_ln199_110, i13 %select_ln199_146, i13 %add_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4155 'select' 'select_ln199_147' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln199_37 = sext i13 %masked_kernel_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4156 'sext' 'sext_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4157 [1/1] (1.89ns)   --->   "%mul_ln199_37 = mul i24 %zext_ln199_54, i24 %sext_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4157 'mul' 'mul_ln199_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4158 [1/1] (0.00ns)   --->   "%tmp_2416 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4158 'bitselect' 'tmp_2416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%trunc_ln199_36 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_37, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4159 'partselect' 'trunc_ln199_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%tmp_2417 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4160 'bitselect' 'tmp_2417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%tmp_2418 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4161 'bitselect' 'tmp_2418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4162 [1/1] (0.00ns)   --->   "%trunc_ln199_84 = trunc i24 %mul_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4162 'trunc' 'trunc_ln199_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4163 [1/1] (0.70ns)   --->   "%icmp_ln199_148 = icmp_ne  i5 %trunc_ln199_84, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4163 'icmp' 'icmp_ln199_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_260)   --->   "%tmp_2419 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4164 'bitselect' 'tmp_2419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%or_ln199_111 = or i1 %tmp_2417, i1 %icmp_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4165 'or' 'or_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%and_ln199_259 = and i1 %or_ln199_111, i1 %tmp_2418" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4166 'and' 'and_ln199_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_37)   --->   "%zext_ln199_56 = zext i1 %and_ln199_259" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4167 'zext' 'zext_ln199_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4168 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_37 = add i13 %trunc_ln199_36, i13 %zext_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4168 'add' 'add_ln199_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4169 [1/1] (0.00ns)   --->   "%tmp_2420 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_37, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4169 'bitselect' 'tmp_2420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_260)   --->   "%xor_ln199_148 = xor i1 %tmp_2420, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4170 'xor' 'xor_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4171 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_260 = and i1 %tmp_2419, i1 %xor_ln199_148" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4171 'and' 'and_ln199_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4172 [1/1] (0.00ns)   --->   "%tmp_944 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_37, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4172 'partselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4173 [1/1] (0.70ns)   --->   "%icmp_ln199_149 = icmp_eq  i4 %tmp_944, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4173 'icmp' 'icmp_ln199_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_945 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_37, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4174 'partselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4175 [1/1] (0.70ns)   --->   "%icmp_ln199_150 = icmp_eq  i5 %tmp_945, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4175 'icmp' 'icmp_ln199_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4176 [1/1] (0.70ns)   --->   "%icmp_ln199_151 = icmp_eq  i5 %tmp_945, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4176 'icmp' 'icmp_ln199_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%select_ln199_148 = select i1 %and_ln199_260, i1 %icmp_ln199_150, i1 %icmp_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4177 'select' 'select_ln199_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%tmp_2421 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_37, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4178 'bitselect' 'tmp_2421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%xor_ln199_229 = xor i1 %tmp_2421, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4179 'xor' 'xor_ln199_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%and_ln199_261 = and i1 %icmp_ln199_149, i1 %xor_ln199_229" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4180 'and' 'and_ln199_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_264)   --->   "%select_ln199_149 = select i1 %and_ln199_260, i1 %and_ln199_261, i1 %icmp_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4181 'select' 'select_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%and_ln199_262 = and i1 %and_ln199_260, i1 %icmp_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4182 'and' 'and_ln199_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%xor_ln199_149 = xor i1 %select_ln199_148, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4183 'xor' 'xor_ln199_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%or_ln199_112 = or i1 %tmp_2420, i1 %xor_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4184 'or' 'or_ln199_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_263)   --->   "%xor_ln199_150 = xor i1 %tmp_2416, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4185 'xor' 'xor_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4186 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_263 = and i1 %or_ln199_112, i1 %xor_ln199_150" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4186 'and' 'and_ln199_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4187 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_264 = and i1 %tmp_2420, i1 %select_ln199_149" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4187 'and' 'and_ln199_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%or_ln199_181 = or i1 %and_ln199_262, i1 %and_ln199_264" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4188 'or' 'or_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%xor_ln199_151 = xor i1 %or_ln199_181, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4189 'xor' 'xor_ln199_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_113)   --->   "%and_ln199_265 = and i1 %tmp_2416, i1 %xor_ln199_151" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4190 'and' 'and_ln199_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_151)   --->   "%select_ln199_150 = select i1 %and_ln199_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4191 'select' 'select_ln199_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4192 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_113 = or i1 %and_ln199_263, i1 %and_ln199_265" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4192 'or' 'or_ln199_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4193 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_151 = select i1 %or_ln199_113, i13 %select_ln199_150, i13 %add_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4193 'select' 'select_ln199_151' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln199_38 = sext i13 %masked_kernel_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4194 'sext' 'sext_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln199_57 = zext i11 %denom_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4195 'zext' 'zext_ln199_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4196 [1/1] (1.89ns)   --->   "%mul_ln199_38 = mul i24 %zext_ln199_57, i24 %sext_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4196 'mul' 'mul_ln199_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4197 [1/1] (0.00ns)   --->   "%tmp_2439 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4197 'bitselect' 'tmp_2439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%trunc_ln199_37 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_38, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4198 'partselect' 'trunc_ln199_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%tmp_2440 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4199 'bitselect' 'tmp_2440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%tmp_2441 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4200 'bitselect' 'tmp_2441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4201 [1/1] (0.00ns)   --->   "%trunc_ln199_85 = trunc i24 %mul_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4201 'trunc' 'trunc_ln199_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4202 [1/1] (0.70ns)   --->   "%icmp_ln199_152 = icmp_ne  i5 %trunc_ln199_85, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4202 'icmp' 'icmp_ln199_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_267)   --->   "%tmp_2442 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4203 'bitselect' 'tmp_2442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%or_ln199_114 = or i1 %tmp_2440, i1 %icmp_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4204 'or' 'or_ln199_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%and_ln199_266 = and i1 %or_ln199_114, i1 %tmp_2441" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4205 'and' 'and_ln199_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_38)   --->   "%zext_ln199_58 = zext i1 %and_ln199_266" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4206 'zext' 'zext_ln199_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4207 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_38 = add i13 %trunc_ln199_37, i13 %zext_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4207 'add' 'add_ln199_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_2443 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_38, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4208 'bitselect' 'tmp_2443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_267)   --->   "%xor_ln199_152 = xor i1 %tmp_2443, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4209 'xor' 'xor_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_267 = and i1 %tmp_2442, i1 %xor_ln199_152" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4210 'and' 'and_ln199_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4211 [1/1] (0.00ns)   --->   "%tmp_952 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_38, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4211 'partselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4212 [1/1] (0.70ns)   --->   "%icmp_ln199_153 = icmp_eq  i4 %tmp_952, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4212 'icmp' 'icmp_ln199_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_953 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_38, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4213 'partselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4214 [1/1] (0.70ns)   --->   "%icmp_ln199_154 = icmp_eq  i5 %tmp_953, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4214 'icmp' 'icmp_ln199_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4215 [1/1] (0.70ns)   --->   "%icmp_ln199_155 = icmp_eq  i5 %tmp_953, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4215 'icmp' 'icmp_ln199_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%select_ln199_152 = select i1 %and_ln199_267, i1 %icmp_ln199_154, i1 %icmp_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4216 'select' 'select_ln199_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%tmp_2444 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_38, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4217 'bitselect' 'tmp_2444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%xor_ln199_230 = xor i1 %tmp_2444, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4218 'xor' 'xor_ln199_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%and_ln199_268 = and i1 %icmp_ln199_153, i1 %xor_ln199_230" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4219 'and' 'and_ln199_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_271)   --->   "%select_ln199_153 = select i1 %and_ln199_267, i1 %and_ln199_268, i1 %icmp_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4220 'select' 'select_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%and_ln199_269 = and i1 %and_ln199_267, i1 %icmp_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4221 'and' 'and_ln199_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%xor_ln199_153 = xor i1 %select_ln199_152, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4222 'xor' 'xor_ln199_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%or_ln199_115 = or i1 %tmp_2443, i1 %xor_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4223 'or' 'or_ln199_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_270)   --->   "%xor_ln199_154 = xor i1 %tmp_2439, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4224 'xor' 'xor_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_270 = and i1 %or_ln199_115, i1 %xor_ln199_154" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4225 'and' 'and_ln199_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_271 = and i1 %tmp_2443, i1 %select_ln199_153" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4226 'and' 'and_ln199_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%or_ln199_182 = or i1 %and_ln199_269, i1 %and_ln199_271" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4227 'or' 'or_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%xor_ln199_155 = xor i1 %or_ln199_182, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4228 'xor' 'xor_ln199_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_116)   --->   "%and_ln199_272 = and i1 %tmp_2439, i1 %xor_ln199_155" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4229 'and' 'and_ln199_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_155)   --->   "%select_ln199_154 = select i1 %and_ln199_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4230 'select' 'select_ln199_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4231 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_116 = or i1 %and_ln199_270, i1 %and_ln199_272" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4231 'or' 'or_ln199_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4232 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_155 = select i1 %or_ln199_116, i13 %select_ln199_154, i13 %add_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4232 'select' 'select_ln199_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln199_39 = sext i13 %masked_kernel_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4233 'sext' 'sext_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4234 [1/1] (1.89ns)   --->   "%mul_ln199_39 = mul i24 %zext_ln199_57, i24 %sext_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4234 'mul' 'mul_ln199_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4235 [1/1] (0.00ns)   --->   "%tmp_2445 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4235 'bitselect' 'tmp_2445' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%trunc_ln199_38 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_39, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4236 'partselect' 'trunc_ln199_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%tmp_2446 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4237 'bitselect' 'tmp_2446' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%tmp_2447 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4238 'bitselect' 'tmp_2447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4239 [1/1] (0.00ns)   --->   "%trunc_ln199_86 = trunc i24 %mul_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4239 'trunc' 'trunc_ln199_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4240 [1/1] (0.70ns)   --->   "%icmp_ln199_156 = icmp_ne  i5 %trunc_ln199_86, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4240 'icmp' 'icmp_ln199_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_274)   --->   "%tmp_2448 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4241 'bitselect' 'tmp_2448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%or_ln199_117 = or i1 %tmp_2446, i1 %icmp_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4242 'or' 'or_ln199_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%and_ln199_273 = and i1 %or_ln199_117, i1 %tmp_2447" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4243 'and' 'and_ln199_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_39)   --->   "%zext_ln199_59 = zext i1 %and_ln199_273" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4244 'zext' 'zext_ln199_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4245 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_39 = add i13 %trunc_ln199_38, i13 %zext_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4245 'add' 'add_ln199_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4246 [1/1] (0.00ns)   --->   "%tmp_2449 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_39, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4246 'bitselect' 'tmp_2449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_274)   --->   "%xor_ln199_156 = xor i1 %tmp_2449, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4247 'xor' 'xor_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4248 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_274 = and i1 %tmp_2448, i1 %xor_ln199_156" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4248 'and' 'and_ln199_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4249 [1/1] (0.00ns)   --->   "%tmp_954 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_39, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4249 'partselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4250 [1/1] (0.70ns)   --->   "%icmp_ln199_157 = icmp_eq  i4 %tmp_954, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4250 'icmp' 'icmp_ln199_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4251 [1/1] (0.00ns)   --->   "%tmp_955 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_39, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4251 'partselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4252 [1/1] (0.70ns)   --->   "%icmp_ln199_158 = icmp_eq  i5 %tmp_955, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4252 'icmp' 'icmp_ln199_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4253 [1/1] (0.70ns)   --->   "%icmp_ln199_159 = icmp_eq  i5 %tmp_955, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4253 'icmp' 'icmp_ln199_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%select_ln199_156 = select i1 %and_ln199_274, i1 %icmp_ln199_158, i1 %icmp_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4254 'select' 'select_ln199_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%tmp_2450 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_39, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4255 'bitselect' 'tmp_2450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%xor_ln199_231 = xor i1 %tmp_2450, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4256 'xor' 'xor_ln199_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%and_ln199_275 = and i1 %icmp_ln199_157, i1 %xor_ln199_231" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4257 'and' 'and_ln199_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_278)   --->   "%select_ln199_157 = select i1 %and_ln199_274, i1 %and_ln199_275, i1 %icmp_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4258 'select' 'select_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%and_ln199_276 = and i1 %and_ln199_274, i1 %icmp_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4259 'and' 'and_ln199_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%xor_ln199_157 = xor i1 %select_ln199_156, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4260 'xor' 'xor_ln199_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%or_ln199_118 = or i1 %tmp_2449, i1 %xor_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4261 'or' 'or_ln199_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_277)   --->   "%xor_ln199_158 = xor i1 %tmp_2445, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4262 'xor' 'xor_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4263 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_277 = and i1 %or_ln199_118, i1 %xor_ln199_158" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4263 'and' 'and_ln199_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_278 = and i1 %tmp_2449, i1 %select_ln199_157" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4264 'and' 'and_ln199_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%or_ln199_183 = or i1 %and_ln199_276, i1 %and_ln199_278" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4265 'or' 'or_ln199_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%xor_ln199_159 = xor i1 %or_ln199_183, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4266 'xor' 'xor_ln199_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_119)   --->   "%and_ln199_279 = and i1 %tmp_2445, i1 %xor_ln199_159" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4267 'and' 'and_ln199_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_159)   --->   "%select_ln199_158 = select i1 %and_ln199_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4268 'select' 'select_ln199_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4269 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_119 = or i1 %and_ln199_277, i1 %and_ln199_279" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4269 'or' 'or_ln199_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4270 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_159 = select i1 %or_ln199_119, i13 %select_ln199_158, i13 %add_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4270 'select' 'select_ln199_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln199_40 = sext i13 %masked_kernel_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4271 'sext' 'sext_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln199_60 = zext i11 %denom_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4272 'zext' 'zext_ln199_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4273 [1/1] (1.89ns)   --->   "%mul_ln199_40 = mul i24 %zext_ln199_60, i24 %sext_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4273 'mul' 'mul_ln199_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4274 [1/1] (0.00ns)   --->   "%tmp_2468 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4274 'bitselect' 'tmp_2468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%trunc_ln199_39 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_40, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4275 'partselect' 'trunc_ln199_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%tmp_2469 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4276 'bitselect' 'tmp_2469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%tmp_2470 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4277 'bitselect' 'tmp_2470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4278 [1/1] (0.00ns)   --->   "%trunc_ln199_87 = trunc i24 %mul_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4278 'trunc' 'trunc_ln199_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4279 [1/1] (0.70ns)   --->   "%icmp_ln199_160 = icmp_ne  i5 %trunc_ln199_87, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4279 'icmp' 'icmp_ln199_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_281)   --->   "%tmp_2471 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4280 'bitselect' 'tmp_2471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%or_ln199_120 = or i1 %tmp_2469, i1 %icmp_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4281 'or' 'or_ln199_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%and_ln199_280 = and i1 %or_ln199_120, i1 %tmp_2470" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4282 'and' 'and_ln199_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_40)   --->   "%zext_ln199_61 = zext i1 %and_ln199_280" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4283 'zext' 'zext_ln199_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4284 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_40 = add i13 %trunc_ln199_39, i13 %zext_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4284 'add' 'add_ln199_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4285 [1/1] (0.00ns)   --->   "%tmp_2472 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_40, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4285 'bitselect' 'tmp_2472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_281)   --->   "%xor_ln199_160 = xor i1 %tmp_2472, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4286 'xor' 'xor_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_281 = and i1 %tmp_2471, i1 %xor_ln199_160" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4287 'and' 'and_ln199_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4288 [1/1] (0.00ns)   --->   "%tmp_962 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_40, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4288 'partselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4289 [1/1] (0.70ns)   --->   "%icmp_ln199_161 = icmp_eq  i4 %tmp_962, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4289 'icmp' 'icmp_ln199_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_963 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_40, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4290 'partselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4291 [1/1] (0.70ns)   --->   "%icmp_ln199_162 = icmp_eq  i5 %tmp_963, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4291 'icmp' 'icmp_ln199_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4292 [1/1] (0.70ns)   --->   "%icmp_ln199_163 = icmp_eq  i5 %tmp_963, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4292 'icmp' 'icmp_ln199_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%select_ln199_160 = select i1 %and_ln199_281, i1 %icmp_ln199_162, i1 %icmp_ln199_163" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4293 'select' 'select_ln199_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%tmp_2473 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_40, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4294 'bitselect' 'tmp_2473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%xor_ln199_232 = xor i1 %tmp_2473, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4295 'xor' 'xor_ln199_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%and_ln199_282 = and i1 %icmp_ln199_161, i1 %xor_ln199_232" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4296 'and' 'and_ln199_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_285)   --->   "%select_ln199_161 = select i1 %and_ln199_281, i1 %and_ln199_282, i1 %icmp_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4297 'select' 'select_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%and_ln199_283 = and i1 %and_ln199_281, i1 %icmp_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4298 'and' 'and_ln199_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%xor_ln199_161 = xor i1 %select_ln199_160, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4299 'xor' 'xor_ln199_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%or_ln199_121 = or i1 %tmp_2472, i1 %xor_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4300 'or' 'or_ln199_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_284)   --->   "%xor_ln199_162 = xor i1 %tmp_2468, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4301 'xor' 'xor_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_284 = and i1 %or_ln199_121, i1 %xor_ln199_162" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4302 'and' 'and_ln199_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_285 = and i1 %tmp_2472, i1 %select_ln199_161" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4303 'and' 'and_ln199_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%or_ln199_184 = or i1 %and_ln199_283, i1 %and_ln199_285" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4304 'or' 'or_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%xor_ln199_163 = xor i1 %or_ln199_184, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4305 'xor' 'xor_ln199_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_122)   --->   "%and_ln199_286 = and i1 %tmp_2468, i1 %xor_ln199_163" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4306 'and' 'and_ln199_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_163)   --->   "%select_ln199_162 = select i1 %and_ln199_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4307 'select' 'select_ln199_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4308 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_122 = or i1 %and_ln199_284, i1 %and_ln199_286" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4308 'or' 'or_ln199_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4309 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_163 = select i1 %or_ln199_122, i13 %select_ln199_162, i13 %add_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4309 'select' 'select_ln199_163' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln199_41 = sext i13 %masked_kernel_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4310 'sext' 'sext_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4311 [1/1] (1.89ns)   --->   "%mul_ln199_41 = mul i24 %zext_ln199_60, i24 %sext_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4311 'mul' 'mul_ln199_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4312 [1/1] (0.00ns)   --->   "%tmp_2474 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4312 'bitselect' 'tmp_2474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%trunc_ln199_40 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_41, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4313 'partselect' 'trunc_ln199_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%tmp_2475 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4314 'bitselect' 'tmp_2475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%tmp_2476 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4315 'bitselect' 'tmp_2476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4316 [1/1] (0.00ns)   --->   "%trunc_ln199_88 = trunc i24 %mul_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4316 'trunc' 'trunc_ln199_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4317 [1/1] (0.70ns)   --->   "%icmp_ln199_164 = icmp_ne  i5 %trunc_ln199_88, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4317 'icmp' 'icmp_ln199_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_288)   --->   "%tmp_2477 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4318 'bitselect' 'tmp_2477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%or_ln199_123 = or i1 %tmp_2475, i1 %icmp_ln199_164" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4319 'or' 'or_ln199_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%and_ln199_287 = and i1 %or_ln199_123, i1 %tmp_2476" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4320 'and' 'and_ln199_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_41)   --->   "%zext_ln199_62 = zext i1 %and_ln199_287" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4321 'zext' 'zext_ln199_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4322 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_41 = add i13 %trunc_ln199_40, i13 %zext_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4322 'add' 'add_ln199_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4323 [1/1] (0.00ns)   --->   "%tmp_2478 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_41, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4323 'bitselect' 'tmp_2478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_288)   --->   "%xor_ln199_164 = xor i1 %tmp_2478, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4324 'xor' 'xor_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_288 = and i1 %tmp_2477, i1 %xor_ln199_164" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4325 'and' 'and_ln199_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4326 [1/1] (0.00ns)   --->   "%tmp_964 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_41, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4326 'partselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4327 [1/1] (0.70ns)   --->   "%icmp_ln199_165 = icmp_eq  i4 %tmp_964, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4327 'icmp' 'icmp_ln199_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_965 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_41, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4328 'partselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4329 [1/1] (0.70ns)   --->   "%icmp_ln199_166 = icmp_eq  i5 %tmp_965, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4329 'icmp' 'icmp_ln199_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4330 [1/1] (0.70ns)   --->   "%icmp_ln199_167 = icmp_eq  i5 %tmp_965, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4330 'icmp' 'icmp_ln199_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%select_ln199_164 = select i1 %and_ln199_288, i1 %icmp_ln199_166, i1 %icmp_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4331 'select' 'select_ln199_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%tmp_2479 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_41, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4332 'bitselect' 'tmp_2479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%xor_ln199_233 = xor i1 %tmp_2479, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4333 'xor' 'xor_ln199_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%and_ln199_289 = and i1 %icmp_ln199_165, i1 %xor_ln199_233" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4334 'and' 'and_ln199_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_292)   --->   "%select_ln199_165 = select i1 %and_ln199_288, i1 %and_ln199_289, i1 %icmp_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4335 'select' 'select_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%and_ln199_290 = and i1 %and_ln199_288, i1 %icmp_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4336 'and' 'and_ln199_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%xor_ln199_165 = xor i1 %select_ln199_164, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4337 'xor' 'xor_ln199_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%or_ln199_124 = or i1 %tmp_2478, i1 %xor_ln199_165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4338 'or' 'or_ln199_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_291)   --->   "%xor_ln199_166 = xor i1 %tmp_2474, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4339 'xor' 'xor_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_291 = and i1 %or_ln199_124, i1 %xor_ln199_166" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4340 'and' 'and_ln199_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_292 = and i1 %tmp_2478, i1 %select_ln199_165" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4341 'and' 'and_ln199_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%or_ln199_185 = or i1 %and_ln199_290, i1 %and_ln199_292" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4342 'or' 'or_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%xor_ln199_167 = xor i1 %or_ln199_185, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4343 'xor' 'xor_ln199_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_125)   --->   "%and_ln199_293 = and i1 %tmp_2474, i1 %xor_ln199_167" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4344 'and' 'and_ln199_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_167)   --->   "%select_ln199_166 = select i1 %and_ln199_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4345 'select' 'select_ln199_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_125 = or i1 %and_ln199_291, i1 %and_ln199_293" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4346 'or' 'or_ln199_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4347 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_167 = select i1 %or_ln199_125, i13 %select_ln199_166, i13 %add_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4347 'select' 'select_ln199_167' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln199_42 = sext i13 %masked_kernel_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4348 'sext' 'sext_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4349 [1/1] (0.00ns)   --->   "%zext_ln199_63 = zext i11 %denom_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4349 'zext' 'zext_ln199_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4350 [1/1] (1.89ns)   --->   "%mul_ln199_42 = mul i24 %zext_ln199_63, i24 %sext_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4350 'mul' 'mul_ln199_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4351 [1/1] (0.00ns)   --->   "%tmp_2497 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4351 'bitselect' 'tmp_2497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%trunc_ln199_41 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_42, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4352 'partselect' 'trunc_ln199_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%tmp_2498 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4353 'bitselect' 'tmp_2498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%tmp_2499 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4354 'bitselect' 'tmp_2499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4355 [1/1] (0.00ns)   --->   "%trunc_ln199_89 = trunc i24 %mul_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4355 'trunc' 'trunc_ln199_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4356 [1/1] (0.70ns)   --->   "%icmp_ln199_168 = icmp_ne  i5 %trunc_ln199_89, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4356 'icmp' 'icmp_ln199_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_295)   --->   "%tmp_2500 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4357 'bitselect' 'tmp_2500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%or_ln199_126 = or i1 %tmp_2498, i1 %icmp_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4358 'or' 'or_ln199_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%and_ln199_294 = and i1 %or_ln199_126, i1 %tmp_2499" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4359 'and' 'and_ln199_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_42)   --->   "%zext_ln199_64 = zext i1 %and_ln199_294" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4360 'zext' 'zext_ln199_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4361 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_42 = add i13 %trunc_ln199_41, i13 %zext_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4361 'add' 'add_ln199_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4362 [1/1] (0.00ns)   --->   "%tmp_2501 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_42, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4362 'bitselect' 'tmp_2501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_295)   --->   "%xor_ln199_168 = xor i1 %tmp_2501, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4363 'xor' 'xor_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_295 = and i1 %tmp_2500, i1 %xor_ln199_168" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4364 'and' 'and_ln199_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4365 [1/1] (0.00ns)   --->   "%tmp_972 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_42, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4365 'partselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4366 [1/1] (0.70ns)   --->   "%icmp_ln199_169 = icmp_eq  i4 %tmp_972, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4366 'icmp' 'icmp_ln199_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4367 [1/1] (0.00ns)   --->   "%tmp_973 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_42, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4367 'partselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4368 [1/1] (0.70ns)   --->   "%icmp_ln199_170 = icmp_eq  i5 %tmp_973, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4368 'icmp' 'icmp_ln199_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4369 [1/1] (0.70ns)   --->   "%icmp_ln199_171 = icmp_eq  i5 %tmp_973, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4369 'icmp' 'icmp_ln199_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%select_ln199_168 = select i1 %and_ln199_295, i1 %icmp_ln199_170, i1 %icmp_ln199_171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4370 'select' 'select_ln199_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%tmp_2502 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_42, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4371 'bitselect' 'tmp_2502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4372 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%xor_ln199_234 = xor i1 %tmp_2502, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4372 'xor' 'xor_ln199_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%and_ln199_296 = and i1 %icmp_ln199_169, i1 %xor_ln199_234" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4373 'and' 'and_ln199_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_299)   --->   "%select_ln199_169 = select i1 %and_ln199_295, i1 %and_ln199_296, i1 %icmp_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4374 'select' 'select_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%and_ln199_297 = and i1 %and_ln199_295, i1 %icmp_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4375 'and' 'and_ln199_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%xor_ln199_169 = xor i1 %select_ln199_168, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4376 'xor' 'xor_ln199_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%or_ln199_127 = or i1 %tmp_2501, i1 %xor_ln199_169" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4377 'or' 'or_ln199_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_298)   --->   "%xor_ln199_170 = xor i1 %tmp_2497, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4378 'xor' 'xor_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_298 = and i1 %or_ln199_127, i1 %xor_ln199_170" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4379 'and' 'and_ln199_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_299 = and i1 %tmp_2501, i1 %select_ln199_169" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4380 'and' 'and_ln199_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%or_ln199_186 = or i1 %and_ln199_297, i1 %and_ln199_299" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4381 'or' 'or_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%xor_ln199_171 = xor i1 %or_ln199_186, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4382 'xor' 'xor_ln199_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_128)   --->   "%and_ln199_300 = and i1 %tmp_2497, i1 %xor_ln199_171" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4383 'and' 'and_ln199_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_171)   --->   "%select_ln199_170 = select i1 %and_ln199_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4384 'select' 'select_ln199_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_128 = or i1 %and_ln199_298, i1 %and_ln199_300" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4385 'or' 'or_ln199_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4386 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_171 = select i1 %or_ln199_128, i13 %select_ln199_170, i13 %add_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4386 'select' 'select_ln199_171' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln199_43 = sext i13 %masked_kernel_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4387 'sext' 'sext_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4388 [1/1] (1.89ns)   --->   "%mul_ln199_43 = mul i24 %zext_ln199_63, i24 %sext_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4388 'mul' 'mul_ln199_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4389 [1/1] (0.00ns)   --->   "%tmp_2503 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4389 'bitselect' 'tmp_2503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%trunc_ln199_42 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_43, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4390 'partselect' 'trunc_ln199_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%tmp_2504 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4391 'bitselect' 'tmp_2504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%tmp_2505 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4392 'bitselect' 'tmp_2505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4393 [1/1] (0.00ns)   --->   "%trunc_ln199_90 = trunc i24 %mul_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4393 'trunc' 'trunc_ln199_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4394 [1/1] (0.70ns)   --->   "%icmp_ln199_172 = icmp_ne  i5 %trunc_ln199_90, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4394 'icmp' 'icmp_ln199_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_302)   --->   "%tmp_2506 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4395 'bitselect' 'tmp_2506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%or_ln199_129 = or i1 %tmp_2504, i1 %icmp_ln199_172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4396 'or' 'or_ln199_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%and_ln199_301 = and i1 %or_ln199_129, i1 %tmp_2505" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4397 'and' 'and_ln199_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_43)   --->   "%zext_ln199_65 = zext i1 %and_ln199_301" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4398 'zext' 'zext_ln199_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4399 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_43 = add i13 %trunc_ln199_42, i13 %zext_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4399 'add' 'add_ln199_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4400 [1/1] (0.00ns)   --->   "%tmp_2507 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_43, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4400 'bitselect' 'tmp_2507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_302)   --->   "%xor_ln199_172 = xor i1 %tmp_2507, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4401 'xor' 'xor_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_302 = and i1 %tmp_2506, i1 %xor_ln199_172" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4402 'and' 'and_ln199_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4403 [1/1] (0.00ns)   --->   "%tmp_974 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_43, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4403 'partselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4404 [1/1] (0.70ns)   --->   "%icmp_ln199_173 = icmp_eq  i4 %tmp_974, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4404 'icmp' 'icmp_ln199_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4405 [1/1] (0.00ns)   --->   "%tmp_975 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_43, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4405 'partselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4406 [1/1] (0.70ns)   --->   "%icmp_ln199_174 = icmp_eq  i5 %tmp_975, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4406 'icmp' 'icmp_ln199_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4407 [1/1] (0.70ns)   --->   "%icmp_ln199_175 = icmp_eq  i5 %tmp_975, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4407 'icmp' 'icmp_ln199_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%select_ln199_172 = select i1 %and_ln199_302, i1 %icmp_ln199_174, i1 %icmp_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4408 'select' 'select_ln199_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%tmp_2508 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_43, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4409 'bitselect' 'tmp_2508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%xor_ln199_235 = xor i1 %tmp_2508, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4410 'xor' 'xor_ln199_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%and_ln199_303 = and i1 %icmp_ln199_173, i1 %xor_ln199_235" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4411 'and' 'and_ln199_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_306)   --->   "%select_ln199_173 = select i1 %and_ln199_302, i1 %and_ln199_303, i1 %icmp_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4412 'select' 'select_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%and_ln199_304 = and i1 %and_ln199_302, i1 %icmp_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4413 'and' 'and_ln199_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%xor_ln199_173 = xor i1 %select_ln199_172, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4414 'xor' 'xor_ln199_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%or_ln199_130 = or i1 %tmp_2507, i1 %xor_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4415 'or' 'or_ln199_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_305)   --->   "%xor_ln199_174 = xor i1 %tmp_2503, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4416 'xor' 'xor_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_305 = and i1 %or_ln199_130, i1 %xor_ln199_174" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4417 'and' 'and_ln199_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_306 = and i1 %tmp_2507, i1 %select_ln199_173" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4418 'and' 'and_ln199_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%or_ln199_187 = or i1 %and_ln199_304, i1 %and_ln199_306" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4419 'or' 'or_ln199_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%xor_ln199_175 = xor i1 %or_ln199_187, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4420 'xor' 'xor_ln199_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_131)   --->   "%and_ln199_307 = and i1 %tmp_2503, i1 %xor_ln199_175" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4421 'and' 'and_ln199_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_175)   --->   "%select_ln199_174 = select i1 %and_ln199_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4422 'select' 'select_ln199_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_131 = or i1 %and_ln199_305, i1 %and_ln199_307" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4423 'or' 'or_ln199_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4424 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_175 = select i1 %or_ln199_131, i13 %select_ln199_174, i13 %add_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4424 'select' 'select_ln199_175' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln199_44 = sext i13 %masked_kernel_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4425 'sext' 'sext_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4426 [1/1] (0.00ns)   --->   "%zext_ln199_66 = zext i11 %denom_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4426 'zext' 'zext_ln199_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4427 [1/1] (1.89ns)   --->   "%mul_ln199_44 = mul i24 %zext_ln199_66, i24 %sext_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4427 'mul' 'mul_ln199_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4428 [1/1] (0.00ns)   --->   "%tmp_2526 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4428 'bitselect' 'tmp_2526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%trunc_ln199_43 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_44, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4429 'partselect' 'trunc_ln199_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%tmp_2527 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4430 'bitselect' 'tmp_2527' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%tmp_2528 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4431 'bitselect' 'tmp_2528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4432 [1/1] (0.00ns)   --->   "%trunc_ln199_91 = trunc i24 %mul_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4432 'trunc' 'trunc_ln199_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4433 [1/1] (0.70ns)   --->   "%icmp_ln199_176 = icmp_ne  i5 %trunc_ln199_91, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4433 'icmp' 'icmp_ln199_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_309)   --->   "%tmp_2529 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4434 'bitselect' 'tmp_2529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%or_ln199_132 = or i1 %tmp_2527, i1 %icmp_ln199_176" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4435 'or' 'or_ln199_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%and_ln199_308 = and i1 %or_ln199_132, i1 %tmp_2528" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4436 'and' 'and_ln199_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_44)   --->   "%zext_ln199_67 = zext i1 %and_ln199_308" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4437 'zext' 'zext_ln199_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4438 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_44 = add i13 %trunc_ln199_43, i13 %zext_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4438 'add' 'add_ln199_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4439 [1/1] (0.00ns)   --->   "%tmp_2530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_44, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4439 'bitselect' 'tmp_2530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_309)   --->   "%xor_ln199_176 = xor i1 %tmp_2530, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4440 'xor' 'xor_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_309 = and i1 %tmp_2529, i1 %xor_ln199_176" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4441 'and' 'and_ln199_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4442 [1/1] (0.00ns)   --->   "%tmp_982 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_44, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4442 'partselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4443 [1/1] (0.70ns)   --->   "%icmp_ln199_177 = icmp_eq  i4 %tmp_982, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4443 'icmp' 'icmp_ln199_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4444 [1/1] (0.00ns)   --->   "%tmp_983 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_44, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4444 'partselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4445 [1/1] (0.70ns)   --->   "%icmp_ln199_178 = icmp_eq  i5 %tmp_983, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4445 'icmp' 'icmp_ln199_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4446 [1/1] (0.70ns)   --->   "%icmp_ln199_179 = icmp_eq  i5 %tmp_983, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4446 'icmp' 'icmp_ln199_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%select_ln199_176 = select i1 %and_ln199_309, i1 %icmp_ln199_178, i1 %icmp_ln199_179" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4447 'select' 'select_ln199_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%tmp_2531 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_44, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4448 'bitselect' 'tmp_2531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%xor_ln199_236 = xor i1 %tmp_2531, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4449 'xor' 'xor_ln199_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%and_ln199_310 = and i1 %icmp_ln199_177, i1 %xor_ln199_236" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4450 'and' 'and_ln199_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_313)   --->   "%select_ln199_177 = select i1 %and_ln199_309, i1 %and_ln199_310, i1 %icmp_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4451 'select' 'select_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%and_ln199_311 = and i1 %and_ln199_309, i1 %icmp_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4452 'and' 'and_ln199_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%xor_ln199_177 = xor i1 %select_ln199_176, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4453 'xor' 'xor_ln199_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%or_ln199_133 = or i1 %tmp_2530, i1 %xor_ln199_177" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4454 'or' 'or_ln199_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_312)   --->   "%xor_ln199_178 = xor i1 %tmp_2526, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4455 'xor' 'xor_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_312 = and i1 %or_ln199_133, i1 %xor_ln199_178" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4456 'and' 'and_ln199_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_313 = and i1 %tmp_2530, i1 %select_ln199_177" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4457 'and' 'and_ln199_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%or_ln199_188 = or i1 %and_ln199_311, i1 %and_ln199_313" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4458 'or' 'or_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%xor_ln199_179 = xor i1 %or_ln199_188, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4459 'xor' 'xor_ln199_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_134)   --->   "%and_ln199_314 = and i1 %tmp_2526, i1 %xor_ln199_179" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4460 'and' 'and_ln199_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_179)   --->   "%select_ln199_178 = select i1 %and_ln199_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4461 'select' 'select_ln199_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_134 = or i1 %and_ln199_312, i1 %and_ln199_314" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4462 'or' 'or_ln199_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4463 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_179 = select i1 %or_ln199_134, i13 %select_ln199_178, i13 %add_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4463 'select' 'select_ln199_179' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln199_45 = sext i13 %masked_kernel_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4464 'sext' 'sext_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4465 [1/1] (1.89ns)   --->   "%mul_ln199_45 = mul i24 %zext_ln199_66, i24 %sext_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4465 'mul' 'mul_ln199_45' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4466 [1/1] (0.00ns)   --->   "%tmp_2532 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4466 'bitselect' 'tmp_2532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%trunc_ln199_44 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_45, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4467 'partselect' 'trunc_ln199_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%tmp_2533 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4468 'bitselect' 'tmp_2533' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%tmp_2534 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4469 'bitselect' 'tmp_2534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4470 [1/1] (0.00ns)   --->   "%trunc_ln199_92 = trunc i24 %mul_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4470 'trunc' 'trunc_ln199_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4471 [1/1] (0.70ns)   --->   "%icmp_ln199_180 = icmp_ne  i5 %trunc_ln199_92, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4471 'icmp' 'icmp_ln199_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_316)   --->   "%tmp_2535 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4472 'bitselect' 'tmp_2535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%or_ln199_135 = or i1 %tmp_2533, i1 %icmp_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4473 'or' 'or_ln199_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%and_ln199_315 = and i1 %or_ln199_135, i1 %tmp_2534" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4474 'and' 'and_ln199_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_45)   --->   "%zext_ln199_68 = zext i1 %and_ln199_315" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4475 'zext' 'zext_ln199_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4476 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_45 = add i13 %trunc_ln199_44, i13 %zext_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4476 'add' 'add_ln199_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4477 [1/1] (0.00ns)   --->   "%tmp_2536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_45, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4477 'bitselect' 'tmp_2536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_316)   --->   "%xor_ln199_180 = xor i1 %tmp_2536, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4478 'xor' 'xor_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_316 = and i1 %tmp_2535, i1 %xor_ln199_180" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4479 'and' 'and_ln199_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4480 [1/1] (0.00ns)   --->   "%tmp_984 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_45, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4480 'partselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4481 [1/1] (0.70ns)   --->   "%icmp_ln199_181 = icmp_eq  i4 %tmp_984, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4481 'icmp' 'icmp_ln199_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_985 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_45, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4482 'partselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4483 [1/1] (0.70ns)   --->   "%icmp_ln199_182 = icmp_eq  i5 %tmp_985, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4483 'icmp' 'icmp_ln199_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4484 [1/1] (0.70ns)   --->   "%icmp_ln199_183 = icmp_eq  i5 %tmp_985, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4484 'icmp' 'icmp_ln199_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%select_ln199_180 = select i1 %and_ln199_316, i1 %icmp_ln199_182, i1 %icmp_ln199_183" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4485 'select' 'select_ln199_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%tmp_2537 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_45, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4486 'bitselect' 'tmp_2537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%xor_ln199_237 = xor i1 %tmp_2537, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4487 'xor' 'xor_ln199_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%and_ln199_317 = and i1 %icmp_ln199_181, i1 %xor_ln199_237" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4488 'and' 'and_ln199_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_320)   --->   "%select_ln199_181 = select i1 %and_ln199_316, i1 %and_ln199_317, i1 %icmp_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4489 'select' 'select_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%and_ln199_318 = and i1 %and_ln199_316, i1 %icmp_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4490 'and' 'and_ln199_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%xor_ln199_181 = xor i1 %select_ln199_180, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4491 'xor' 'xor_ln199_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%or_ln199_136 = or i1 %tmp_2536, i1 %xor_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4492 'or' 'or_ln199_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_319)   --->   "%xor_ln199_182 = xor i1 %tmp_2532, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4493 'xor' 'xor_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_319 = and i1 %or_ln199_136, i1 %xor_ln199_182" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4494 'and' 'and_ln199_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_320 = and i1 %tmp_2536, i1 %select_ln199_181" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4495 'and' 'and_ln199_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%or_ln199_189 = or i1 %and_ln199_318, i1 %and_ln199_320" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4496 'or' 'or_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%xor_ln199_183 = xor i1 %or_ln199_189, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4497 'xor' 'xor_ln199_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_137)   --->   "%and_ln199_321 = and i1 %tmp_2532, i1 %xor_ln199_183" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4498 'and' 'and_ln199_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_183)   --->   "%select_ln199_182 = select i1 %and_ln199_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4499 'select' 'select_ln199_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_137 = or i1 %and_ln199_319, i1 %and_ln199_321" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4500 'or' 'or_ln199_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4501 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_183 = select i1 %or_ln199_137, i13 %select_ln199_182, i13 %add_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4501 'select' 'select_ln199_183' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln199_46 = sext i13 %masked_kernel_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4502 'sext' 'sext_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4503 [1/1] (0.00ns)   --->   "%zext_ln199_69 = zext i11 %denom_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4503 'zext' 'zext_ln199_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4504 [1/1] (1.89ns)   --->   "%mul_ln199_46 = mul i24 %zext_ln199_69, i24 %sext_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4504 'mul' 'mul_ln199_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4505 [1/1] (0.00ns)   --->   "%tmp_2555 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4505 'bitselect' 'tmp_2555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%trunc_ln199_45 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_46, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4506 'partselect' 'trunc_ln199_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%tmp_2556 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4507 'bitselect' 'tmp_2556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%tmp_2557 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4508 'bitselect' 'tmp_2557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4509 [1/1] (0.00ns)   --->   "%trunc_ln199_93 = trunc i24 %mul_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4509 'trunc' 'trunc_ln199_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4510 [1/1] (0.70ns)   --->   "%icmp_ln199_184 = icmp_ne  i5 %trunc_ln199_93, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4510 'icmp' 'icmp_ln199_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_323)   --->   "%tmp_2558 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4511 'bitselect' 'tmp_2558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%or_ln199_138 = or i1 %tmp_2556, i1 %icmp_ln199_184" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4512 'or' 'or_ln199_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%and_ln199_322 = and i1 %or_ln199_138, i1 %tmp_2557" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4513 'and' 'and_ln199_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_46)   --->   "%zext_ln199_70 = zext i1 %and_ln199_322" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4514 'zext' 'zext_ln199_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4515 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_46 = add i13 %trunc_ln199_45, i13 %zext_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4515 'add' 'add_ln199_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4516 [1/1] (0.00ns)   --->   "%tmp_2559 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_46, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4516 'bitselect' 'tmp_2559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_323)   --->   "%xor_ln199_184 = xor i1 %tmp_2559, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4517 'xor' 'xor_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_323 = and i1 %tmp_2558, i1 %xor_ln199_184" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4518 'and' 'and_ln199_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_992 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_46, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4519 'partselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4520 [1/1] (0.70ns)   --->   "%icmp_ln199_185 = icmp_eq  i4 %tmp_992, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4520 'icmp' 'icmp_ln199_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4521 [1/1] (0.00ns)   --->   "%tmp_993 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_46, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4521 'partselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4522 [1/1] (0.70ns)   --->   "%icmp_ln199_186 = icmp_eq  i5 %tmp_993, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4522 'icmp' 'icmp_ln199_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4523 [1/1] (0.70ns)   --->   "%icmp_ln199_187 = icmp_eq  i5 %tmp_993, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4523 'icmp' 'icmp_ln199_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%select_ln199_184 = select i1 %and_ln199_323, i1 %icmp_ln199_186, i1 %icmp_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4524 'select' 'select_ln199_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%tmp_2560 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_46, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4525 'bitselect' 'tmp_2560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%xor_ln199_238 = xor i1 %tmp_2560, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4526 'xor' 'xor_ln199_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%and_ln199_324 = and i1 %icmp_ln199_185, i1 %xor_ln199_238" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4527 'and' 'and_ln199_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_327)   --->   "%select_ln199_185 = select i1 %and_ln199_323, i1 %and_ln199_324, i1 %icmp_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4528 'select' 'select_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%and_ln199_325 = and i1 %and_ln199_323, i1 %icmp_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4529 'and' 'and_ln199_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%xor_ln199_185 = xor i1 %select_ln199_184, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4530 'xor' 'xor_ln199_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%or_ln199_139 = or i1 %tmp_2559, i1 %xor_ln199_185" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4531 'or' 'or_ln199_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_326)   --->   "%xor_ln199_186 = xor i1 %tmp_2555, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4532 'xor' 'xor_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_326 = and i1 %or_ln199_139, i1 %xor_ln199_186" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4533 'and' 'and_ln199_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_327 = and i1 %tmp_2559, i1 %select_ln199_185" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4534 'and' 'and_ln199_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%or_ln199_190 = or i1 %and_ln199_325, i1 %and_ln199_327" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4535 'or' 'or_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%xor_ln199_187 = xor i1 %or_ln199_190, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4536 'xor' 'xor_ln199_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_140)   --->   "%and_ln199_328 = and i1 %tmp_2555, i1 %xor_ln199_187" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4537 'and' 'and_ln199_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_187)   --->   "%select_ln199_186 = select i1 %and_ln199_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4538 'select' 'select_ln199_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_140 = or i1 %and_ln199_326, i1 %and_ln199_328" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4539 'or' 'or_ln199_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4540 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_187 = select i1 %or_ln199_140, i13 %select_ln199_186, i13 %add_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4540 'select' 'select_ln199_187' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln199_47 = sext i13 %masked_kernel_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4541 'sext' 'sext_ln199_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4542 [1/1] (1.89ns)   --->   "%mul_ln199_47 = mul i24 %zext_ln199_69, i24 %sext_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4542 'mul' 'mul_ln199_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4543 [1/1] (0.00ns)   --->   "%tmp_2561 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4543 'bitselect' 'tmp_2561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%trunc_ln199_46 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_47, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4544 'partselect' 'trunc_ln199_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%tmp_2562 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4545 'bitselect' 'tmp_2562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%tmp_2563 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4546 'bitselect' 'tmp_2563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4547 [1/1] (0.00ns)   --->   "%trunc_ln199_94 = trunc i24 %mul_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4547 'trunc' 'trunc_ln199_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4548 [1/1] (0.70ns)   --->   "%icmp_ln199_188 = icmp_ne  i5 %trunc_ln199_94, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4548 'icmp' 'icmp_ln199_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_330)   --->   "%tmp_2564 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4549 'bitselect' 'tmp_2564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%or_ln199_141 = or i1 %tmp_2562, i1 %icmp_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4550 'or' 'or_ln199_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%and_ln199_329 = and i1 %or_ln199_141, i1 %tmp_2563" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4551 'and' 'and_ln199_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_47)   --->   "%zext_ln199_71 = zext i1 %and_ln199_329" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4552 'zext' 'zext_ln199_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4553 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_47 = add i13 %trunc_ln199_46, i13 %zext_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4553 'add' 'add_ln199_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_2565 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_47, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4554 'bitselect' 'tmp_2565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_330)   --->   "%xor_ln199_188 = xor i1 %tmp_2565, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4555 'xor' 'xor_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_330 = and i1 %tmp_2564, i1 %xor_ln199_188" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4556 'and' 'and_ln199_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4557 [1/1] (0.00ns)   --->   "%tmp_994 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_47, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4557 'partselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4558 [1/1] (0.70ns)   --->   "%icmp_ln199_189 = icmp_eq  i4 %tmp_994, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4558 'icmp' 'icmp_ln199_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4559 [1/1] (0.00ns)   --->   "%tmp_995 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_47, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4559 'partselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4560 [1/1] (0.70ns)   --->   "%icmp_ln199_190 = icmp_eq  i5 %tmp_995, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4560 'icmp' 'icmp_ln199_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4561 [1/1] (0.70ns)   --->   "%icmp_ln199_191 = icmp_eq  i5 %tmp_995, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4561 'icmp' 'icmp_ln199_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%select_ln199_188 = select i1 %and_ln199_330, i1 %icmp_ln199_190, i1 %icmp_ln199_191" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4562 'select' 'select_ln199_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%tmp_2566 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_47, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4563 'bitselect' 'tmp_2566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%xor_ln199_239 = xor i1 %tmp_2566, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4564 'xor' 'xor_ln199_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%and_ln199_331 = and i1 %icmp_ln199_189, i1 %xor_ln199_239" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4565 'and' 'and_ln199_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_334)   --->   "%select_ln199_189 = select i1 %and_ln199_330, i1 %and_ln199_331, i1 %icmp_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4566 'select' 'select_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%and_ln199_332 = and i1 %and_ln199_330, i1 %icmp_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4567 'and' 'and_ln199_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%xor_ln199_189 = xor i1 %select_ln199_188, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4568 'xor' 'xor_ln199_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%or_ln199_142 = or i1 %tmp_2565, i1 %xor_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4569 'or' 'or_ln199_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_333)   --->   "%xor_ln199_190 = xor i1 %tmp_2561, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4570 'xor' 'xor_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_333 = and i1 %or_ln199_142, i1 %xor_ln199_190" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4571 'and' 'and_ln199_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_334 = and i1 %tmp_2565, i1 %select_ln199_189" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4572 'and' 'and_ln199_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%or_ln199_191 = or i1 %and_ln199_332, i1 %and_ln199_334" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4573 'or' 'or_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%xor_ln199_191 = xor i1 %or_ln199_191, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4574 'xor' 'xor_ln199_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_143)   --->   "%and_ln199_335 = and i1 %tmp_2561, i1 %xor_ln199_191" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4575 'and' 'and_ln199_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_191)   --->   "%select_ln199_190 = select i1 %and_ln199_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4576 'select' 'select_ln199_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_143 = or i1 %and_ln199_333, i1 %and_ln199_335" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4577 'or' 'or_ln199_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4578 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_191 = select i1 %or_ln199_143, i13 %select_ln199_190, i13 %add_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4578 'select' 'select_ln199_191' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4579 [1/1] (0.00ns)   --->   "%mrv = insertvalue i624 <undef>, i13 %select_ln199_3" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4579 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4580 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i624 %mrv, i13 %select_ln199_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4580 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4581 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i624 %mrv_1, i13 %select_ln199_11" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4581 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4582 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i624 %mrv_2, i13 %select_ln199_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4582 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4583 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i624 %mrv_3, i13 %select_ln199_19" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4583 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4584 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i624 %mrv_4, i13 %select_ln199_23" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4584 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4585 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i624 %mrv_5, i13 %select_ln199_27" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4585 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4586 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i624 %mrv_6, i13 %select_ln199_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4586 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4587 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i624 %mrv_7, i13 %select_ln199_35" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4587 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4588 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i624 %mrv_8, i13 %select_ln199_39" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4588 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4589 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i624 %mrv_9, i13 %select_ln199_43" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4589 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4590 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i624 %mrv_10, i13 %select_ln199_47" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4590 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4591 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i624 %mrv_11, i13 %select_ln199_51" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4591 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4592 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i624 %mrv_12, i13 %select_ln199_55" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4592 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4593 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i624 %mrv_13, i13 %select_ln199_59" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4593 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4594 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i624 %mrv_14, i13 %select_ln199_63" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4594 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4595 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i624 %mrv_15, i13 %select_ln199_67" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4595 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4596 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i624 %mrv_16, i13 %select_ln199_71" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4596 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4597 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i624 %mrv_17, i13 %select_ln199_75" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4597 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4598 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i624 %mrv_18, i13 %select_ln199_79" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4598 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4599 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i624 %mrv_19, i13 %select_ln199_83" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4599 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4600 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i624 %mrv_20, i13 %select_ln199_87" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4600 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4601 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i624 %mrv_21, i13 %select_ln199_91" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4601 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4602 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i624 %mrv_22, i13 %select_ln199_95" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4602 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4603 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i624 %mrv_23, i13 %select_ln199_99" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4603 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4604 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i624 %mrv_24, i13 %select_ln199_103" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4604 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4605 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i624 %mrv_25, i13 %select_ln199_107" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4605 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4606 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i624 %mrv_26, i13 %select_ln199_111" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4606 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4607 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i624 %mrv_27, i13 %select_ln199_115" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4607 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4608 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i624 %mrv_28, i13 %select_ln199_119" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4608 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4609 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i624 %mrv_29, i13 %select_ln199_123" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4609 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4610 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i624 %mrv_30, i13 %select_ln199_127" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4610 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4611 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i624 %mrv_31, i13 %select_ln199_131" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4611 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4612 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i624 %mrv_32, i13 %select_ln199_135" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4612 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4613 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i624 %mrv_33, i13 %select_ln199_139" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4613 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4614 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i624 %mrv_34, i13 %select_ln199_143" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4614 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4615 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i624 %mrv_35, i13 %select_ln199_147" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4615 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4616 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i624 %mrv_36, i13 %select_ln199_151" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4616 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4617 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i624 %mrv_37, i13 %select_ln199_155" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4617 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4618 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i624 %mrv_38, i13 %select_ln199_159" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4618 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4619 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i624 %mrv_39, i13 %select_ln199_163" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4619 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4620 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i624 %mrv_40, i13 %select_ln199_167" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4620 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4621 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i624 %mrv_41, i13 %select_ln199_171" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4621 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4622 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i624 %mrv_42, i13 %select_ln199_175" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4622 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4623 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i624 %mrv_43, i13 %select_ln199_179" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4623 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4624 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i624 %mrv_44, i13 %select_ln199_183" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4624 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4625 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i624 %mrv_45, i13 %select_ln199_187" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4625 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4626 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i624 %mrv_46, i13 %select_ln199_191" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4626 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4627 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i624 %mrv_47" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 4627 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.892ns
The critical path consists of the following:
	wire read operation ('padding_mask_0_val_read', firmware/nnet_utils/nnet_hept.h:189) on port 'padding_mask_0_val' (firmware/nnet_utils/nnet_hept.h:189) [73]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln189', firmware/nnet_utils/nnet_hept.h:189) [124]  (1.892 ns)

 <State 2>: 4.279ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln190', firmware/nnet_utils/nnet_hept.h:190) [127]  (2.733 ns)
	'icmp' operation 1 bit ('icmp_ln189', firmware/nnet_utils/nnet_hept.h:189) [133]  (0.791 ns)
	'or' operation 1 bit ('or_ln189', firmware/nnet_utils/nnet_hept.h:189) [135]  (0.000 ns)
	'and' operation 1 bit ('and_ln189', firmware/nnet_utils/nnet_hept.h:189) [136]  (0.000 ns)
	'add' operation 13 bit ('add_ln189', firmware/nnet_utils/nnet_hept.h:189) [138]  (0.755 ns)

 <State 3>: 0.843ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [141]  (0.122 ns)
	'select' operation 1 bit ('select_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [151]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_5', firmware/nnet_utils/nnet_hept.h:189) [157]  (0.278 ns)
	'or' operation 1 bit ('or_ln189_144', firmware/nnet_utils/nnet_hept.h:189) [158]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln189_3', firmware/nnet_utils/nnet_hept.h:189) [159]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_6', firmware/nnet_utils/nnet_hept.h:189) [160]  (0.000 ns)
	'or' operation 1 bit ('or_ln189_2', firmware/nnet_utils/nnet_hept.h:189) [162]  (0.122 ns)
	'select' operation 13 bit ('masked_kernel', firmware/nnet_utils/nnet_hept.h:189) [163]  (0.321 ns)

 <State 4>: 3.890ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln191', firmware/nnet_utils/nnet_hept.h:191) [208]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln191_1', firmware/nnet_utils/nnet_hept.h:191) [213]  (0.000 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [215]  (0.321 ns)
	'add' operation 12 bit ('add_ln193', firmware/nnet_utils/nnet_hept.h:193) [222]  (0.735 ns)
	'select' operation 12 bit ('select_ln193', firmware/nnet_utils/nnet_hept.h:193) [223]  (0.000 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_hept.h:193) [224]  (0.299 ns)
	'select' operation 11 bit ('index', firmware/nnet_utils/nnet_hept.h:194) [227]  (0.301 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:195) [230]  (0.303 ns)
	'getelementptr' operation 10 bit ('inv_table_addr', firmware/nnet_utils/nnet_hept.h:196) [232]  (0.000 ns)
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [233]  (1.177 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [233]  (1.177 ns)

 <State 6>: 4.197ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln199', firmware/nnet_utils/nnet_hept.h:199) [236]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln199', firmware/nnet_utils/nnet_hept.h:199) [242]  (0.707 ns)
	'or' operation 1 bit ('or_ln199', firmware/nnet_utils/nnet_hept.h:199) [244]  (0.000 ns)
	'and' operation 1 bit ('and_ln199', firmware/nnet_utils/nnet_hept.h:199) [245]  (0.000 ns)
	'add' operation 13 bit ('add_ln199', firmware/nnet_utils/nnet_hept.h:199) [247]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln199', firmware/nnet_utils/nnet_hept.h:199) [249]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [250]  (0.122 ns)
	'select' operation 1 bit ('select_ln199', firmware/nnet_utils/nnet_hept.h:199) [256]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [262]  (0.000 ns)
	'or' operation 1 bit ('or_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [263]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_4', firmware/nnet_utils/nnet_hept.h:199) [265]  (0.278 ns)
	'or' operation 1 bit ('or_ln199_2', firmware/nnet_utils/nnet_hept.h:199) [271]  (0.122 ns)
	'select' operation 13 bit ('select_ln199_3', firmware/nnet_utils/nnet_hept.h:199) [272]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
