Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 24 09:50:31 2025
| Host         : LAPTOP-PE6S5DGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     172         
LUTAR-1    Warning           LUT drives async reset alert    32          
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (752)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (309)
5. checking no_input_delay (14)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (752)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: c1/div_res_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt11_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt12_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt13_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt14_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt16_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt17_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt18_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt19_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt1_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt22_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt24_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt4_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt5_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt6_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt7_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cc/cnt9_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: t1/clk_1hz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: t2/clk_1hz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: t3/clk_1hz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: t4/clk_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (309)
--------------------------------------------------
 There are 309 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.640        0.000                      0                  849        0.136        0.000                      0                  849       19.600        0.000                       0                   522  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                35.640        0.000                      0                  849        0.136        0.000                      0                  849       19.600        0.000                       0                   522  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       35.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.640ns  (required time - arrival time)
  Source:                 cc/cnt9_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt9_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.069ns (24.354%)  route 3.320ns (75.646%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 43.921 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt9_reg[6]/Q
                         net (fo=23, routed)          0.953     5.505    cc/cnt9[6]
    SLICE_X74Y109        LUT4 (Prop_lut4_I1_O)        0.047     5.552 r  cc/cnt9[7]_i_9/O
                         net (fo=1, routed)           0.254     5.806    cc/cnt9[7]_i_9_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I1_O)        0.134     5.940 f  cc/cnt9[7]_i_8/O
                         net (fo=1, routed)           0.245     6.185    cc/cnt9[7]_i_8_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.228 r  cc/cnt9[7]_i_4/O
                         net (fo=7, routed)           0.955     7.183    cc/cnt91
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.043     7.226 r  cc/cnt9[3]_i_9/O
                         net (fo=1, routed)           0.000     7.226    cc/cnt9[3]_i_9_n_0
    SLICE_X77Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.493 r  cc/cnt9_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.493    cc/cnt9_reg[3]_i_3_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.604 r  cc/cnt9_reg[5]_i_3/O[2]
                         net (fo=1, routed)           0.551     8.155    cc/cnt9_reg[5]_i_3_n_5
    SLICE_X78Y103        LUT6 (Prop_lut6_I4_O)        0.122     8.277 r  cc/cnt9[7]_i_5/O
                         net (fo=1, routed)           0.363     8.640    cc/cnt9[7]_i_5_n_0
    SLICE_X78Y103        LUT5 (Prop_lut5_I0_O)        0.043     8.683 r  cc/cnt9[7]_i_2/O
                         net (fo=1, routed)           0.000     8.683    cc/p_0_in__3[7]
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.146    43.921    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[7]/C
                         clock pessimism              0.372    44.293    
                         clock uncertainty           -0.035    44.258    
    SLICE_X78Y103        FDCE (Setup_fdce_C_D)        0.065    44.323    cc/cnt9_reg[7]
  -------------------------------------------------------------------
                         required time                         44.323    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 35.640    

Slack (MET) :             36.009ns  (required time - arrival time)
  Source:                 cc/cnt9_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt9_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.125ns (27.989%)  route 2.894ns (72.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 43.921 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt9_reg[6]/Q
                         net (fo=23, routed)          0.953     5.505    cc/cnt9[6]
    SLICE_X74Y109        LUT4 (Prop_lut4_I1_O)        0.047     5.552 r  cc/cnt9[7]_i_9/O
                         net (fo=1, routed)           0.254     5.806    cc/cnt9[7]_i_9_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I1_O)        0.134     5.940 f  cc/cnt9[7]_i_8/O
                         net (fo=1, routed)           0.245     6.185    cc/cnt9[7]_i_8_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.228 r  cc/cnt9[7]_i_4/O
                         net (fo=7, routed)           0.955     7.183    cc/cnt91
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.043     7.226 r  cc/cnt9[3]_i_9/O
                         net (fo=1, routed)           0.000     7.226    cc/cnt9[3]_i_9_n_0
    SLICE_X77Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.493 r  cc/cnt9_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.493    cc/cnt9_reg[3]_i_3_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.659 r  cc/cnt9_reg[5]_i_3/O[1]
                         net (fo=1, routed)           0.380     8.039    cc/cnt9_reg[5]_i_3_n_6
    SLICE_X78Y103        LUT6 (Prop_lut6_I0_O)        0.123     8.162 r  cc/cnt9[6]_i_3/O
                         net (fo=1, routed)           0.108     8.270    cc/cnt9[6]_i_3_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I2_O)        0.043     8.313 r  cc/cnt9[6]_i_1/O
                         net (fo=1, routed)           0.000     8.313    cc/p_0_in__3[6]
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.146    43.921    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/C
                         clock pessimism              0.372    44.293    
                         clock uncertainty           -0.035    44.258    
    SLICE_X78Y103        FDCE (Setup_fdce_C_D)        0.064    44.322    cc/cnt9_reg[6]
  -------------------------------------------------------------------
                         required time                         44.322    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 36.009    

Slack (MET) :             36.252ns  (required time - arrival time)
  Source:                 cc/cnt9_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt9_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.930ns (24.779%)  route 2.823ns (75.221%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 43.921 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt9_reg[6]/Q
                         net (fo=23, routed)          0.953     5.505    cc/cnt9[6]
    SLICE_X74Y109        LUT4 (Prop_lut4_I1_O)        0.047     5.552 r  cc/cnt9[7]_i_9/O
                         net (fo=1, routed)           0.254     5.806    cc/cnt9[7]_i_9_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I1_O)        0.134     5.940 f  cc/cnt9[7]_i_8/O
                         net (fo=1, routed)           0.245     6.185    cc/cnt9[7]_i_8_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.228 r  cc/cnt9[7]_i_4/O
                         net (fo=7, routed)           0.955     7.183    cc/cnt91
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.043     7.226 r  cc/cnt9[3]_i_9/O
                         net (fo=1, routed)           0.000     7.226    cc/cnt9[3]_i_9_n_0
    SLICE_X77Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.508 r  cc/cnt9_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.416     7.924    cc/cnt9_reg[3]_i_3_n_5
    SLICE_X78Y102        LUT6 (Prop_lut6_I1_O)        0.122     8.046 r  cc/cnt9[3]_i_1/O
                         net (fo=1, routed)           0.000     8.046    cc/p_0_in__3[3]
    SLICE_X78Y102        FDCE                                         r  cc/cnt9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.146    43.921    cc/CLK
    SLICE_X78Y102        FDCE                                         r  cc/cnt9_reg[3]/C
                         clock pessimism              0.347    44.268    
                         clock uncertainty           -0.035    44.233    
    SLICE_X78Y102        FDCE (Setup_fdce_C_D)        0.066    44.299    cc/cnt9_reg[3]
  -------------------------------------------------------------------
                         required time                         44.299    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 36.252    

Slack (MET) :             36.262ns  (required time - arrival time)
  Source:                 cc/cnt9_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt9_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.066ns (29.147%)  route 2.591ns (70.853%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 43.874 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt9_reg[6]/Q
                         net (fo=23, routed)          0.953     5.505    cc/cnt9[6]
    SLICE_X74Y109        LUT4 (Prop_lut4_I1_O)        0.047     5.552 r  cc/cnt9[7]_i_9/O
                         net (fo=1, routed)           0.254     5.806    cc/cnt9[7]_i_9_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I1_O)        0.134     5.940 f  cc/cnt9[7]_i_8/O
                         net (fo=1, routed)           0.245     6.185    cc/cnt9[7]_i_8_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.228 r  cc/cnt9[7]_i_4/O
                         net (fo=7, routed)           0.955     7.183    cc/cnt91
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.043     7.226 r  cc/cnt9[3]_i_9/O
                         net (fo=1, routed)           0.000     7.226    cc/cnt9[3]_i_9_n_0
    SLICE_X77Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     7.538 r  cc/cnt9_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.184     7.723    cc/cnt9_reg[3]_i_3_n_4
    SLICE_X77Y101        LUT6 (Prop_lut6_I0_O)        0.120     7.843 r  cc/cnt9[4]_i_3/O
                         net (fo=1, routed)           0.000     7.843    cc/cnt9[4]_i_3_n_0
    SLICE_X77Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.951 r  cc/cnt9_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.951    cc/p_0_in__3[4]
    SLICE_X77Y101        FDCE                                         r  cc/cnt9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.099    43.874    cc/CLK
    SLICE_X77Y101        FDCE                                         r  cc/cnt9_reg[4]/C
                         clock pessimism              0.326    44.200    
                         clock uncertainty           -0.035    44.165    
    SLICE_X77Y101        FDCE (Setup_fdce_C_D)        0.048    44.213    cc/cnt9_reg[4]
  -------------------------------------------------------------------
                         required time                         44.213    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 36.262    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 cc/cnt11_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt11_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.388ns (11.111%)  route 3.104ns (88.889%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y105        FDCE                                         r  cc/cnt11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt11_reg[1]/Q
                         net (fo=14, routed)          1.588     6.140    cc/cnt11[1]
    SLICE_X79Y108        LUT6 (Prop_lut6_I2_O)        0.043     6.183 f  cc/cnt11[7]_i_8/O
                         net (fo=1, routed)           0.150     6.333    cc/cnt11[7]_i_8_n_0
    SLICE_X79Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.376 f  cc/cnt11[7]_i_3/O
                         net (fo=11, routed)          0.832     7.208    cc/cnt11[4]_i_2_n_0
    SLICE_X87Y101        LUT3 (Prop_lut3_I1_O)        0.043     7.251 r  cc/cnt11[7]_i_1/O
                         net (fo=8, routed)           0.534     7.785    cc/cnt11[7]_i_1_n_0
    SLICE_X78Y106        FDCE                                         r  cc/cnt11_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.145    43.920    cc/CLK
    SLICE_X78Y106        FDCE                                         r  cc/cnt11_reg[5]/C
                         clock pessimism              0.347    44.267    
                         clock uncertainty           -0.035    44.232    
    SLICE_X78Y106        FDCE (Setup_fdce_C_CE)      -0.178    44.054    cc/cnt11_reg[5]
  -------------------------------------------------------------------
                         required time                         44.054    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 cc/cnt11_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt11_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.388ns (11.111%)  route 3.104ns (88.889%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y105        FDCE                                         r  cc/cnt11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt11_reg[1]/Q
                         net (fo=14, routed)          1.588     6.140    cc/cnt11[1]
    SLICE_X79Y108        LUT6 (Prop_lut6_I2_O)        0.043     6.183 f  cc/cnt11[7]_i_8/O
                         net (fo=1, routed)           0.150     6.333    cc/cnt11[7]_i_8_n_0
    SLICE_X79Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.376 f  cc/cnt11[7]_i_3/O
                         net (fo=11, routed)          0.832     7.208    cc/cnt11[4]_i_2_n_0
    SLICE_X87Y101        LUT3 (Prop_lut3_I1_O)        0.043     7.251 r  cc/cnt11[7]_i_1/O
                         net (fo=8, routed)           0.534     7.785    cc/cnt11[7]_i_1_n_0
    SLICE_X78Y106        FDCE                                         r  cc/cnt11_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.145    43.920    cc/CLK
    SLICE_X78Y106        FDCE                                         r  cc/cnt11_reg[6]/C
                         clock pessimism              0.347    44.267    
                         clock uncertainty           -0.035    44.232    
    SLICE_X78Y106        FDCE (Setup_fdce_C_CE)      -0.178    44.054    cc/cnt11_reg[6]
  -------------------------------------------------------------------
                         required time                         44.054    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 cc/cnt11_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt11_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.388ns (11.111%)  route 3.104ns (88.889%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y105        FDCE                                         r  cc/cnt11_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt11_reg[1]/Q
                         net (fo=14, routed)          1.588     6.140    cc/cnt11[1]
    SLICE_X79Y108        LUT6 (Prop_lut6_I2_O)        0.043     6.183 f  cc/cnt11[7]_i_8/O
                         net (fo=1, routed)           0.150     6.333    cc/cnt11[7]_i_8_n_0
    SLICE_X79Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.376 f  cc/cnt11[7]_i_3/O
                         net (fo=11, routed)          0.832     7.208    cc/cnt11[4]_i_2_n_0
    SLICE_X87Y101        LUT3 (Prop_lut3_I1_O)        0.043     7.251 r  cc/cnt11[7]_i_1/O
                         net (fo=8, routed)           0.534     7.785    cc/cnt11[7]_i_1_n_0
    SLICE_X78Y106        FDCE                                         r  cc/cnt11_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.145    43.920    cc/CLK
    SLICE_X78Y106        FDCE                                         r  cc/cnt11_reg[7]/C
                         clock pessimism              0.347    44.267    
                         clock uncertainty           -0.035    44.232    
    SLICE_X78Y106        FDCE (Setup_fdce_C_CE)      -0.178    44.054    cc/cnt11_reg[7]
  -------------------------------------------------------------------
                         required time                         44.054    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.283ns  (required time - arrival time)
  Source:                 cc/cnt5_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.431ns (11.839%)  route 3.210ns (88.161%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 43.859 - 40.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.276     4.291    cc/CLK
    SLICE_X78Y109        FDCE                                         r  cc/cnt5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDCE (Prop_fdce_C_Q)         0.259     4.550 r  cc/cnt5_reg[4]/Q
                         net (fo=20, routed)          0.903     5.453    cc/cnt5[4]
    SLICE_X72Y110        LUT4 (Prop_lut4_I3_O)        0.043     5.496 r  cc/cnt3[7]_i_7/O
                         net (fo=1, routed)           0.593     6.089    cc/cnt3[7]_i_7_n_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.043     6.132 f  cc/cnt3[7]_i_6/O
                         net (fo=1, routed)           0.459     6.591    cc/cnt3[7]_i_6_n_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.634 r  cc/cnt3[7]_i_2/O
                         net (fo=9, routed)           1.254     7.889    cc/cnt3[7]_i_2_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.043     7.932 r  cc/cnt3[7]_i_1/O
                         net (fo=1, routed)           0.000     7.932    cc/p_0_in__2[7]
    SLICE_X66Y127        FDCE                                         r  cc/cnt3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.084    43.859    cc/CLK
    SLICE_X66Y127        FDCE                                         r  cc/cnt3_reg[7]/C
                         clock pessimism              0.326    44.185    
                         clock uncertainty           -0.035    44.150    
    SLICE_X66Y127        FDCE (Setup_fdce_C_D)        0.065    44.215    cc/cnt3_reg[7]
  -------------------------------------------------------------------
                         required time                         44.215    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 36.283    

Slack (MET) :             36.297ns  (required time - arrival time)
  Source:                 cc/clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt23_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.223ns (6.439%)  route 3.240ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 44.038 - 40.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.279     4.294    cc/CLK
    SLICE_X83Y100        FDRE                                         r  cc/clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.223     4.517 r  cc/clk_1_reg/Q
                         net (fo=178, routed)         3.240     7.758    cc/clk_1
    SLICE_X65Y89         FDCE                                         r  cc/cnt23_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.263    44.038    cc/CLK
    SLICE_X65Y89         FDCE                                         r  cc/cnt23_reg[5]/C
                         clock pessimism              0.253    44.291    
                         clock uncertainty           -0.035    44.256    
    SLICE_X65Y89         FDCE (Setup_fdce_C_CE)      -0.201    44.055    cc/cnt23_reg[5]
  -------------------------------------------------------------------
                         required time                         44.055    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 36.297    

Slack (MET) :             36.313ns  (required time - arrival time)
  Source:                 cc/cnt9_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt9_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.028ns (28.375%)  route 2.595ns (71.625%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 43.874 - 40.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.278     4.293    cc/CLK
    SLICE_X78Y103        FDCE                                         r  cc/cnt9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y103        FDCE (Prop_fdce_C_Q)         0.259     4.552 r  cc/cnt9_reg[6]/Q
                         net (fo=23, routed)          0.953     5.505    cc/cnt9[6]
    SLICE_X74Y109        LUT4 (Prop_lut4_I1_O)        0.047     5.552 r  cc/cnt9[7]_i_9/O
                         net (fo=1, routed)           0.254     5.806    cc/cnt9[7]_i_9_n_0
    SLICE_X74Y109        LUT6 (Prop_lut6_I1_O)        0.134     5.940 f  cc/cnt9[7]_i_8/O
                         net (fo=1, routed)           0.245     6.185    cc/cnt9[7]_i_8_n_0
    SLICE_X74Y108        LUT6 (Prop_lut6_I5_O)        0.043     6.228 r  cc/cnt9[7]_i_4/O
                         net (fo=7, routed)           0.955     7.183    cc/cnt91
    SLICE_X77Y102        LUT2 (Prop_lut2_I0_O)        0.043     7.226 r  cc/cnt9[3]_i_9/O
                         net (fo=1, routed)           0.000     7.226    cc/cnt9[3]_i_9_n_0
    SLICE_X77Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.493 r  cc/cnt9_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.493    cc/cnt9_reg[3]_i_3_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.604 r  cc/cnt9_reg[5]_i_3/O[0]
                         net (fo=1, routed)           0.188     7.792    cc/cnt9_reg[5]_i_3_n_7
    SLICE_X76Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.916 r  cc/cnt9[5]_i_1/O
                         net (fo=1, routed)           0.000     7.916    cc/p_0_in__3[5]
    SLICE_X76Y102        FDCE                                         r  cc/cnt9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AC18                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    40.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    42.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    42.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.099    43.874    cc/CLK
    SLICE_X76Y102        FDCE                                         r  cc/cnt9_reg[5]/C
                         clock pessimism              0.326    44.200    
                         clock uncertainty           -0.035    44.165    
    SLICE_X76Y102        FDCE (Setup_fdce_C_D)        0.064    44.229    cc/cnt9_reg[5]
  -------------------------------------------------------------------
                         required time                         44.229    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 36.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cc/cnt20_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/cnt20_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.700%)  route 0.079ns (38.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.536     1.782    cc/CLK
    SLICE_X60Y117        FDCE                                         r  cc/cnt20_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDCE (Prop_fdce_C_Q)         0.100     1.882 r  cc/cnt20_reg[7]/Q
                         net (fo=14, routed)          0.079     1.961    cc/cnt20[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I4_O)        0.028     1.989 r  cc/cnt20[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    cc/p_0_in__10[0]
    SLICE_X61Y117        FDCE                                         r  cc/cnt20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.733     2.218    cc/CLK
    SLICE_X61Y117        FDCE                                         r  cc/cnt20_reg[0]/C
                         clock pessimism             -0.425     1.793    
    SLICE_X61Y117        FDCE (Hold_fdce_C_D)         0.060     1.853    cc/cnt20_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.576     1.822    cc/CLK
    SLICE_X78Y100        FDCE                                         r  cc/switch_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDCE (Prop_fdce_C_Q)         0.107     1.929 f  cc/switch_prev_reg[3]/Q
                         net (fo=1, routed)           0.054     1.983    cc/switch_prev[3]
    SLICE_X78Y100        LUT2 (Prop_lut2_I1_O)        0.064     2.047 r  cc/switch[3]_i_1/O
                         net (fo=1, routed)           0.000     2.047    cc/switch[3]_i_1_n_0
    SLICE_X78Y100        FDCE                                         r  cc/switch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.775     2.260    cc/CLK
    SLICE_X78Y100        FDCE                                         r  cc/switch_reg[3]/C
                         clock pessimism             -0.438     1.822    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.087     1.909    cc/switch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.581     1.827    cc/CLK
    SLICE_X94Y105        FDCE                                         r  cc/switch_prev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105        FDCE (Prop_fdce_C_Q)         0.107     1.934 f  cc/switch_prev_reg[5]/Q
                         net (fo=1, routed)           0.054     1.988    cc/switch_prev[5]
    SLICE_X94Y105        LUT2 (Prop_lut2_I1_O)        0.064     2.052 r  cc/switch[5]_i_1/O
                         net (fo=1, routed)           0.000     2.052    cc/switch[5]_i_1_n_0
    SLICE_X94Y105        FDCE                                         r  cc/switch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.781     2.266    cc/CLK
    SLICE_X94Y105        FDCE                                         r  cc/switch_reg[5]/C
                         clock pessimism             -0.439     1.827    
    SLICE_X94Y105        FDCE (Hold_fdce_C_D)         0.087     1.914    cc/switch_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.562     1.808    cc/CLK
    SLICE_X78Y124        FDCE                                         r  cc/switch_prev_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDCE (Prop_fdce_C_Q)         0.107     1.915 f  cc/switch_prev_reg[7]/Q
                         net (fo=1, routed)           0.054     1.969    cc/switch_prev[7]
    SLICE_X78Y124        LUT2 (Prop_lut2_I1_O)        0.064     2.033 r  cc/switch[7]_i_1/O
                         net (fo=1, routed)           0.000     2.033    cc/switch[7]_i_1_n_0
    SLICE_X78Y124        FDCE                                         r  cc/switch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.758     2.243    cc/CLK
    SLICE_X78Y124        FDCE                                         r  cc/switch_reg[7]/C
                         clock pessimism             -0.435     1.808    
    SLICE_X78Y124        FDCE (Hold_fdce_C_D)         0.087     1.895    cc/switch_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.576     1.822    cc/CLK
    SLICE_X82Y105        FDCE                                         r  cc/switch_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.107     1.929 f  cc/switch_prev_reg[2]/Q
                         net (fo=1, routed)           0.054     1.983    cc/switch_prev[2]
    SLICE_X82Y105        LUT2 (Prop_lut2_I1_O)        0.064     2.047 r  cc/switch[2]_i_1/O
                         net (fo=1, routed)           0.000     2.047    cc/switch[2]_i_1_n_0
    SLICE_X82Y105        FDCE                                         r  cc/switch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.775     2.260    cc/CLK
    SLICE_X82Y105        FDCE                                         r  cc/switch_reg[2]/C
                         clock pessimism             -0.438     1.822    
    SLICE_X82Y105        FDCE (Hold_fdce_C_D)         0.087     1.909    cc/switch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cc/lfsr_8_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/lfsr_8_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.579     1.825    cc/CLK
    SLICE_X88Y108        FDCE                                         r  cc/lfsr_8_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDCE (Prop_fdce_C_Q)         0.107     1.932 r  cc/lfsr_8_reg[8]/Q
                         net (fo=1, routed)           0.054     1.986    cc/lfsr_8_reg_n_0_[8]
    SLICE_X89Y108        FDCE                                         r  cc/lfsr_8_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.778     2.263    cc/CLK
    SLICE_X89Y108        FDCE                                         r  cc/lfsr_8_reg[9]/C
                         clock pessimism             -0.427     1.836    
    SLICE_X89Y108        FDCE (Hold_fdce_C_D)         0.011     1.847    cc/lfsr_8_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.549     1.795    cc/CLK
    SLICE_X77Y106        FDCE                                         r  cc/switch_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.091     1.886 f  cc/switch_prev_reg[4]/Q
                         net (fo=1, routed)           0.052     1.937    cc/switch_prev[4]
    SLICE_X77Y106        LUT2 (Prop_lut2_I1_O)        0.066     2.003 r  cc/switch[4]_i_1/O
                         net (fo=1, routed)           0.000     2.003    cc/switch[4]_i_1_n_0
    SLICE_X77Y106        FDCE                                         r  cc/switch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.748     2.233    cc/CLK
    SLICE_X77Y106        FDCE                                         r  cc/switch_reg[4]/C
                         clock pessimism             -0.438     1.795    
    SLICE_X77Y106        FDCE (Hold_fdce_C_D)         0.060     1.855    cc/switch_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.546     1.792    cc/CLK
    SLICE_X69Y108        FDCE                                         r  cc/switch_prev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDCE (Prop_fdce_C_Q)         0.091     1.883 f  cc/switch_prev_reg[6]/Q
                         net (fo=1, routed)           0.052     1.934    cc/switch_prev[6]
    SLICE_X69Y108        LUT2 (Prop_lut2_I1_O)        0.066     2.000 r  cc/switch[6]_i_1/O
                         net (fo=1, routed)           0.000     2.000    cc/switch[6]_i_1_n_0
    SLICE_X69Y108        FDCE                                         r  cc/switch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.745     2.230    cc/CLK
    SLICE_X69Y108        FDCE                                         r  cc/switch_reg[6]/C
                         clock pessimism             -0.438     1.792    
    SLICE_X69Y108        FDCE (Hold_fdce_C_D)         0.060     1.852    cc/switch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cc/switch_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cc/switch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.157ns (73.831%)  route 0.056ns (26.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.578     1.824    cc/CLK
    SLICE_X84Y100        FDCE                                         r  cc/switch_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.091     1.915 f  cc/switch_prev_reg[0]/Q
                         net (fo=1, routed)           0.056     1.970    cc/switch_prev[0]
    SLICE_X84Y100        LUT2 (Prop_lut2_I1_O)        0.066     2.036 r  cc/switch[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    cc/switch[0]_i_1_n_0
    SLICE_X84Y100        FDCE                                         r  cc/switch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.777     2.262    cc/CLK
    SLICE_X84Y100        FDCE                                         r  cc/switch_reg[0]/C
                         clock pessimism             -0.438     1.824    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.060     1.884    cc/switch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 t3/clk_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t3/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.280%)  route 0.127ns (49.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.593     1.839    t3/CLK
    SLICE_X69Y82         FDCE                                         r  t3/clk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDCE (Prop_fdce_C_Q)         0.100     1.939 f  t3/clk_cnt_reg[24]/Q
                         net (fo=28, routed)          0.127     2.065    t3/clk_cnt[24]
    SLICE_X70Y82         LUT6 (Prop_lut6_I0_O)        0.028     2.093 r  t3/clk_cnt[22]_i_1__1/O
                         net (fo=1, routed)           0.000     2.093    t3/clk_cnt[22]_i_1__1_n_0
    SLICE_X70Y82         FDCE                                         r  t3/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.810     2.295    t3/CLK
    SLICE_X70Y82         FDCE                                         r  t3/clk_cnt_reg[22]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X70Y82         FDCE (Hold_fdce_C_D)         0.087     1.938    t3/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         40.000      38.592     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X56Y103  cc/cnt10_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X76Y111  cc/cnt13_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X54Y119  cc/cnt15_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X62Y117  cc/cnt20_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X56Y92   cc/cnt21_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X63Y89   cc/cnt23_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X75Y125  cc/cnt24_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X64Y126  cc/cnt2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X67Y127  cc/cnt3_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X56Y103  cc/cnt10_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X56Y103  cc/cnt10_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X76Y111  cc/cnt13_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X76Y111  cc/cnt13_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X54Y119  cc/cnt15_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X54Y119  cc/cnt15_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X62Y117  cc/cnt20_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X62Y117  cc/cnt20_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X56Y92   cc/cnt21_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X56Y92   cc/cnt21_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X56Y129  c1/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X56Y129  c1/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X56Y129  c1/div_res_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X56Y129  c1/div_res_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X83Y100  cc/clk_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X83Y100  cc/clk_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X83Y100  cc/clk_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X83Y100  cc/clk_2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X55Y103  cc/cnt10_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X55Y103  cc/cnt10_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           314 Endpoints
Min Delay           314 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 0.909ns (9.166%)  route 9.008ns (90.834%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/col_reg[2]/Q
                         net (fo=189, routed)         3.499     3.703    vga_inst/vga_col[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.132     3.835 r  vga_inst/pixel_data_reg[10]_i_21__1/O
                         net (fo=11, routed)          1.431     5.266    vga_inst/pixel_data_reg[10]_i_21__1_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I5_O)        0.134     5.400 f  vga_inst/pixel_data_reg[10]_i_25__0/O
                         net (fo=1, routed)           0.229     5.629    vga_inst/pixel_data_reg[10]_i_25__0_n_0
    SLICE_X79Y111        LUT6 (Prop_lut6_I2_O)        0.043     5.672 f  vga_inst/pixel_data_reg[10]_i_16__0/O
                         net (fo=1, routed)           0.571     6.243    vga_inst/pixel_data_reg[10]_i_16__0_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I4_O)        0.043     6.286 r  vga_inst/pixel_data_reg[10]_i_9__0/O
                         net (fo=1, routed)           0.150     6.436    vga_inst/pixel_data_reg[10]_i_9__0_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I0_O)        0.043     6.479 r  vga_inst/pixel_data_reg[10]_i_6__0/O
                         net (fo=6, routed)           0.642     7.121    cc/pixel_on_51
    SLICE_X72Y114        LUT5 (Prop_lut5_I0_O)        0.047     7.168 r  cc/pixel_data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.666     7.834    vga_inst/R[3]_i_37_0[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I0_O)        0.134     7.968 r  vga_inst/R[3]_i_114/O
                         net (fo=1, routed)           0.367     8.335    vga_inst/R[3]_i_114_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.043     8.378 r  vga_inst/R[3]_i_37/O
                         net (fo=1, routed)           0.484     8.862    cc/R_reg[3]_1
    SLICE_X66Y113        LUT6 (Prop_lut6_I0_O)        0.043     8.905 r  cc/R[3]_i_7/O
                         net (fo=1, routed)           0.559     9.464    cc/R[3]_i_7_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.043     9.507 r  cc/R[3]_i_1/O
                         net (fo=3, routed)           0.410     9.917    vga_inst/Din[1]
    SLICE_X66Y100        FDRE                                         r  vga_inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 0.909ns (9.166%)  route 9.008ns (90.834%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/col_reg[2]/Q
                         net (fo=189, routed)         3.499     3.703    vga_inst/vga_col[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.132     3.835 r  vga_inst/pixel_data_reg[10]_i_21__1/O
                         net (fo=11, routed)          1.431     5.266    vga_inst/pixel_data_reg[10]_i_21__1_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I5_O)        0.134     5.400 f  vga_inst/pixel_data_reg[10]_i_25__0/O
                         net (fo=1, routed)           0.229     5.629    vga_inst/pixel_data_reg[10]_i_25__0_n_0
    SLICE_X79Y111        LUT6 (Prop_lut6_I2_O)        0.043     5.672 f  vga_inst/pixel_data_reg[10]_i_16__0/O
                         net (fo=1, routed)           0.571     6.243    vga_inst/pixel_data_reg[10]_i_16__0_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I4_O)        0.043     6.286 r  vga_inst/pixel_data_reg[10]_i_9__0/O
                         net (fo=1, routed)           0.150     6.436    vga_inst/pixel_data_reg[10]_i_9__0_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I0_O)        0.043     6.479 r  vga_inst/pixel_data_reg[10]_i_6__0/O
                         net (fo=6, routed)           0.642     7.121    cc/pixel_on_51
    SLICE_X72Y114        LUT5 (Prop_lut5_I0_O)        0.047     7.168 r  cc/pixel_data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.666     7.834    vga_inst/R[3]_i_37_0[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I0_O)        0.134     7.968 r  vga_inst/R[3]_i_114/O
                         net (fo=1, routed)           0.367     8.335    vga_inst/R[3]_i_114_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.043     8.378 r  vga_inst/R[3]_i_37/O
                         net (fo=1, routed)           0.484     8.862    cc/R_reg[3]_1
    SLICE_X66Y113        LUT6 (Prop_lut6_I0_O)        0.043     8.905 r  cc/R[3]_i_7/O
                         net (fo=1, routed)           0.559     9.464    cc/R[3]_i_7_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.043     9.507 r  cc/R[3]_i_1/O
                         net (fo=3, routed)           0.410     9.917    vga_inst/Din[1]
    SLICE_X66Y100        FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/R_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.806ns  (logic 0.909ns (9.269%)  route 8.897ns (90.731%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/col_reg[2]/Q
                         net (fo=189, routed)         3.499     3.703    vga_inst/vga_col[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.132     3.835 r  vga_inst/pixel_data_reg[10]_i_21__1/O
                         net (fo=11, routed)          1.431     5.266    vga_inst/pixel_data_reg[10]_i_21__1_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I5_O)        0.134     5.400 f  vga_inst/pixel_data_reg[10]_i_25__0/O
                         net (fo=1, routed)           0.229     5.629    vga_inst/pixel_data_reg[10]_i_25__0_n_0
    SLICE_X79Y111        LUT6 (Prop_lut6_I2_O)        0.043     5.672 f  vga_inst/pixel_data_reg[10]_i_16__0/O
                         net (fo=1, routed)           0.571     6.243    vga_inst/pixel_data_reg[10]_i_16__0_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I4_O)        0.043     6.286 r  vga_inst/pixel_data_reg[10]_i_9__0/O
                         net (fo=1, routed)           0.150     6.436    vga_inst/pixel_data_reg[10]_i_9__0_n_0
    SLICE_X75Y111        LUT6 (Prop_lut6_I0_O)        0.043     6.479 r  vga_inst/pixel_data_reg[10]_i_6__0/O
                         net (fo=6, routed)           0.642     7.121    cc/pixel_on_51
    SLICE_X72Y114        LUT5 (Prop_lut5_I0_O)        0.047     7.168 r  cc/pixel_data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.666     7.834    vga_inst/R[3]_i_37_0[1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I0_O)        0.134     7.968 r  vga_inst/R[3]_i_114/O
                         net (fo=1, routed)           0.367     8.335    vga_inst/R[3]_i_114_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.043     8.378 r  vga_inst/R[3]_i_37/O
                         net (fo=1, routed)           0.484     8.862    cc/R_reg[3]_1
    SLICE_X66Y113        LUT6 (Prop_lut6_I0_O)        0.043     8.905 r  cc/R[3]_i_7/O
                         net (fo=1, routed)           0.559     9.464    cc/R[3]_i_7_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.043     9.507 r  cc/R[3]_i_1/O
                         net (fo=3, routed)           0.300     9.806    vga_inst/Din[1]
    SLICE_X66Y100        FDRE                                         r  vga_inst/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 0.754ns (7.697%)  route 9.043ns (92.303%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[1]_rep/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[1]_rep/Q
                         net (fo=117, routed)         3.149     3.372    vga_inst/col_reg[1]_rep_1
    SLICE_X84Y110        LUT2 (Prop_lut2_I1_O)        0.043     3.415 r  vga_inst/pixel_data_reg[10]_i_30__1/O
                         net (fo=13, routed)          1.643     5.058    vga_inst/col_reg[0]_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.101 r  vga_inst/pixel_data_reg[10]_i_73/O
                         net (fo=1, routed)           0.537     5.638    vga_inst/pixel_data_reg[10]_i_73_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  vga_inst/pixel_data_reg[10]_i_46/O
                         net (fo=1, routed)           0.539     6.220    vga_inst/pixel_data_reg[10]_i_46_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.263 f  vga_inst/pixel_data_reg[10]_i_24__1/O
                         net (fo=1, routed)           0.232     6.495    vga_inst/pixel_data_reg[10]_i_24__1_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.538 f  vga_inst/pixel_data_reg[10]_i_13__1/O
                         net (fo=1, routed)           0.717     7.255    vga_inst/pixel_data_reg[10]_i_13__1_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.043     7.298 r  vga_inst/pixel_data_reg[10]_i_6__1/O
                         net (fo=6, routed)           0.628     7.926    cc/pixel_on_61
    SLICE_X69Y106        LUT5 (Prop_lut5_I4_O)        0.051     7.977 r  cc/pixel_data_reg[9]_i_1__1/O
                         net (fo=1, routed)           0.600     8.577    cc/B_reg[2]_0[3]
    SLICE_X64Y112        LUT6 (Prop_lut6_I5_O)        0.136     8.713 r  cc/B[1]_i_24/O
                         net (fo=1, routed)           0.525     9.237    cc/B[1]_i_24_n_0
    SLICE_X70Y110        LUT6 (Prop_lut6_I0_O)        0.043     9.280 r  cc/B[1]_i_6/O
                         net (fo=1, routed)           0.473     9.754    cc/B[1]_i_6_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I4_O)        0.043     9.797 r  cc/B[1]_i_1/O
                         net (fo=1, routed)           0.000     9.797    vga_inst/Din[3]
    SLICE_X67Y102        FDRE                                         r  vga_inst/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 0.653ns (6.720%)  route 9.064ns (93.280%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[1]_rep/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[1]_rep/Q
                         net (fo=117, routed)         3.149     3.372    vga_inst/col_reg[1]_rep_1
    SLICE_X84Y110        LUT2 (Prop_lut2_I1_O)        0.043     3.415 r  vga_inst/pixel_data_reg[10]_i_30__1/O
                         net (fo=13, routed)          1.643     5.058    vga_inst/col_reg[0]_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.101 r  vga_inst/pixel_data_reg[10]_i_73/O
                         net (fo=1, routed)           0.537     5.638    vga_inst/pixel_data_reg[10]_i_73_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  vga_inst/pixel_data_reg[10]_i_46/O
                         net (fo=1, routed)           0.539     6.220    vga_inst/pixel_data_reg[10]_i_46_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.263 f  vga_inst/pixel_data_reg[10]_i_24__1/O
                         net (fo=1, routed)           0.232     6.495    vga_inst/pixel_data_reg[10]_i_24__1_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.538 f  vga_inst/pixel_data_reg[10]_i_13__1/O
                         net (fo=1, routed)           0.717     7.255    vga_inst/pixel_data_reg[10]_i_13__1_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.043     7.298 r  vga_inst/pixel_data_reg[10]_i_6__1/O
                         net (fo=6, routed)           0.628     7.926    cc/pixel_on_61
    SLICE_X69Y106        LUT5 (Prop_lut5_I4_O)        0.043     7.969 r  cc/pixel_data_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.355     8.324    vga_inst/Q[0]
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.043     8.367 r  vga_inst/G[3]_i_24/O
                         net (fo=1, routed)           0.446     8.813    cc/G_reg[3]_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I5_O)        0.043     8.856 r  cc/G[3]_i_4/O
                         net (fo=1, routed)           0.267     9.123    cc/G[3]_i_4_n_0
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.043     9.166 r  cc/G[3]_i_1/O
                         net (fo=3, routed)           0.551     9.717    vga_inst/Din[2]
    SLICE_X67Y102        FDRE                                         r  vga_inst/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.606ns  (logic 0.653ns (6.798%)  route 8.953ns (93.202%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[1]_rep/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[1]_rep/Q
                         net (fo=117, routed)         3.149     3.372    vga_inst/col_reg[1]_rep_1
    SLICE_X84Y110        LUT2 (Prop_lut2_I1_O)        0.043     3.415 r  vga_inst/pixel_data_reg[10]_i_30__1/O
                         net (fo=13, routed)          1.643     5.058    vga_inst/col_reg[0]_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.101 r  vga_inst/pixel_data_reg[10]_i_73/O
                         net (fo=1, routed)           0.537     5.638    vga_inst/pixel_data_reg[10]_i_73_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  vga_inst/pixel_data_reg[10]_i_46/O
                         net (fo=1, routed)           0.539     6.220    vga_inst/pixel_data_reg[10]_i_46_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.263 f  vga_inst/pixel_data_reg[10]_i_24__1/O
                         net (fo=1, routed)           0.232     6.495    vga_inst/pixel_data_reg[10]_i_24__1_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.538 f  vga_inst/pixel_data_reg[10]_i_13__1/O
                         net (fo=1, routed)           0.717     7.255    vga_inst/pixel_data_reg[10]_i_13__1_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.043     7.298 r  vga_inst/pixel_data_reg[10]_i_6__1/O
                         net (fo=6, routed)           0.628     7.926    cc/pixel_on_61
    SLICE_X69Y106        LUT5 (Prop_lut5_I4_O)        0.043     7.969 r  cc/pixel_data_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.355     8.324    vga_inst/Q[0]
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.043     8.367 r  vga_inst/G[3]_i_24/O
                         net (fo=1, routed)           0.446     8.813    cc/G_reg[3]_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I5_O)        0.043     8.856 r  cc/G[3]_i_4/O
                         net (fo=1, routed)           0.267     9.123    cc/G[3]_i_4_n_0
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.043     9.166 r  cc/G[3]_i_1/O
                         net (fo=3, routed)           0.440     9.606    vga_inst/Din[2]
    SLICE_X67Y102        FDRE                                         r  vga_inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.496ns  (logic 0.653ns (6.877%)  route 8.843ns (93.123%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[1]_rep/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[1]_rep/Q
                         net (fo=117, routed)         3.149     3.372    vga_inst/col_reg[1]_rep_1
    SLICE_X84Y110        LUT2 (Prop_lut2_I1_O)        0.043     3.415 r  vga_inst/pixel_data_reg[10]_i_30__1/O
                         net (fo=13, routed)          1.643     5.058    vga_inst/col_reg[0]_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.101 r  vga_inst/pixel_data_reg[10]_i_73/O
                         net (fo=1, routed)           0.537     5.638    vga_inst/pixel_data_reg[10]_i_73_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  vga_inst/pixel_data_reg[10]_i_46/O
                         net (fo=1, routed)           0.539     6.220    vga_inst/pixel_data_reg[10]_i_46_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.263 f  vga_inst/pixel_data_reg[10]_i_24__1/O
                         net (fo=1, routed)           0.232     6.495    vga_inst/pixel_data_reg[10]_i_24__1_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.538 f  vga_inst/pixel_data_reg[10]_i_13__1/O
                         net (fo=1, routed)           0.717     7.255    vga_inst/pixel_data_reg[10]_i_13__1_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.043     7.298 r  vga_inst/pixel_data_reg[10]_i_6__1/O
                         net (fo=6, routed)           0.628     7.926    cc/pixel_on_61
    SLICE_X69Y106        LUT5 (Prop_lut5_I4_O)        0.043     7.969 r  cc/pixel_data_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.355     8.324    vga_inst/Q[0]
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.043     8.367 r  vga_inst/G[3]_i_24/O
                         net (fo=1, routed)           0.446     8.813    cc/G_reg[3]_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I5_O)        0.043     8.856 r  cc/G[3]_i_4/O
                         net (fo=1, routed)           0.267     9.123    cc/G[3]_i_4_n_0
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.043     9.166 r  cc/G[3]_i_1/O
                         net (fo=3, routed)           0.330     9.496    vga_inst/Din[2]
    SLICE_X67Y102        FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/G_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 0.877ns (9.686%)  route 8.178ns (90.314%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[2]/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  vga_inst/col_reg[2]/Q
                         net (fo=189, routed)         3.499     3.703    vga_inst/vga_col[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.132     3.835 r  vga_inst/pixel_data_reg[10]_i_21__1/O
                         net (fo=11, routed)          1.425     5.260    vga_inst/pixel_data_reg[10]_i_21__1_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I5_O)        0.134     5.394 f  vga_inst/pixel_data_reg[10]_i_25/O
                         net (fo=1, routed)           0.232     5.626    vga_inst/pixel_data_reg[10]_i_25_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I5_O)        0.043     5.669 f  vga_inst/pixel_data_reg[10]_i_10/O
                         net (fo=1, routed)           0.551     6.220    vga_inst/pixel_data_reg[10]_i_10_n_0
    SLICE_X74Y111        LUT6 (Prop_lut6_I1_O)        0.043     6.263 r  vga_inst/pixel_data_reg[10]_i_6/O
                         net (fo=6, routed)           0.448     6.711    cc/pixel_on
    SLICE_X75Y109        LUT4 (Prop_lut4_I3_O)        0.055     6.766 r  cc/pixel_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.641     7.407    cc/B[2]_i_2_2[2]
    SLICE_X78Y114        LUT6 (Prop_lut6_I0_O)        0.137     7.544 r  cc/G[1]_i_46/O
                         net (fo=1, routed)           0.806     8.350    cc/G[1]_i_46_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I5_O)        0.043     8.393 r  cc/G[1]_i_18/O
                         net (fo=1, routed)           0.468     8.861    cc/G[1]_i_18_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I5_O)        0.043     8.904 r  cc/G[1]_i_4/O
                         net (fo=1, routed)           0.108     9.012    vga_inst/G_reg[1]_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I4_O)        0.043     9.055 r  vga_inst/G[1]_i_1/O
                         net (fo=1, routed)           0.000     9.055    vga_inst/pixel_data[5]
    SLICE_X68Y107        FDRE                                         r  vga_inst/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/B_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 0.610ns (6.881%)  route 8.255ns (93.119%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[1]_rep/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[1]_rep/Q
                         net (fo=117, routed)         3.149     3.372    vga_inst/col_reg[1]_rep_1
    SLICE_X84Y110        LUT2 (Prop_lut2_I1_O)        0.043     3.415 r  vga_inst/pixel_data_reg[10]_i_30__1/O
                         net (fo=13, routed)          1.643     5.058    vga_inst/col_reg[0]_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.101 r  vga_inst/pixel_data_reg[10]_i_73/O
                         net (fo=1, routed)           0.537     5.638    vga_inst/pixel_data_reg[10]_i_73_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  vga_inst/pixel_data_reg[10]_i_46/O
                         net (fo=1, routed)           0.539     6.220    vga_inst/pixel_data_reg[10]_i_46_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.263 f  vga_inst/pixel_data_reg[10]_i_24__1/O
                         net (fo=1, routed)           0.232     6.495    vga_inst/pixel_data_reg[10]_i_24__1_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.538 f  vga_inst/pixel_data_reg[10]_i_13__1/O
                         net (fo=1, routed)           0.717     7.255    vga_inst/pixel_data_reg[10]_i_13__1_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.043     7.298 r  vga_inst/pixel_data_reg[10]_i_6__1/O
                         net (fo=6, routed)           0.333     7.631    cc/pixel_on_61
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.043     7.674 r  cc/pixel_data_reg[10]_i_1__1/O
                         net (fo=1, routed)           0.328     8.002    cc/B_reg[2]_0[4]
    SLICE_X67Y109        LUT6 (Prop_lut6_I2_O)        0.043     8.045 r  cc/B[2]_i_2/O
                         net (fo=1, routed)           0.336     8.381    cc/B[2]_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.043     8.424 r  cc/B[2]_i_1/O
                         net (fo=2, routed)           0.440     8.865    vga_inst/Din[4]
    SLICE_X67Y100        FDRE                                         r  vga_inst/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/B_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 0.610ns (6.881%)  route 8.255ns (93.119%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE                         0.000     0.000 r  vga_inst/col_reg[1]_rep/C
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga_inst/col_reg[1]_rep/Q
                         net (fo=117, routed)         3.149     3.372    vga_inst/col_reg[1]_rep_1
    SLICE_X84Y110        LUT2 (Prop_lut2_I1_O)        0.043     3.415 r  vga_inst/pixel_data_reg[10]_i_30__1/O
                         net (fo=13, routed)          1.643     5.058    vga_inst/col_reg[0]_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I0_O)        0.043     5.101 r  vga_inst/pixel_data_reg[10]_i_73/O
                         net (fo=1, routed)           0.537     5.638    vga_inst/pixel_data_reg[10]_i_73_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  vga_inst/pixel_data_reg[10]_i_46/O
                         net (fo=1, routed)           0.539     6.220    vga_inst/pixel_data_reg[10]_i_46_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.263 f  vga_inst/pixel_data_reg[10]_i_24__1/O
                         net (fo=1, routed)           0.232     6.495    vga_inst/pixel_data_reg[10]_i_24__1_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I5_O)        0.043     6.538 f  vga_inst/pixel_data_reg[10]_i_13__1/O
                         net (fo=1, routed)           0.717     7.255    vga_inst/pixel_data_reg[10]_i_13__1_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I4_O)        0.043     7.298 r  vga_inst/pixel_data_reg[10]_i_6__1/O
                         net (fo=6, routed)           0.333     7.631    cc/pixel_on_61
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.043     7.674 r  cc/pixel_data_reg[10]_i_1__1/O
                         net (fo=1, routed)           0.328     8.002    cc/B_reg[2]_0[4]
    SLICE_X67Y109        LUT6 (Prop_lut6_I2_O)        0.043     8.045 r  cc/B[2]_i_2/O
                         net (fo=1, routed)           0.336     8.381    cc/B[2]_i_2_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I0_O)        0.043     8.424 r  cc/B[2]_i_1/O
                         net (fo=2, routed)           0.440     8.865    vga_inst/Din[4]
    SLICE_X66Y100        FDRE                                         r  vga_inst/B_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/rdn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.188%)  route 0.081ns (38.812%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDCE                         0.000     0.000 r  vga_inst/v_count_reg[9]/C
    SLICE_X63Y119        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vga_inst/v_count_reg[9]/Q
                         net (fo=6, routed)           0.081     0.181    vga_inst/v_count_reg_n_0_[9]
    SLICE_X62Y119        LUT4 (Prop_lut4_I1_O)        0.028     0.209 r  vga_inst/rdn_i_1/O
                         net (fo=1, routed)           0.000     0.209    vga_inst/rdn_i_1_n_0
    SLICE_X62Y119        FDRE                                         r  vga_inst/rdn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/VS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (60.897%)  route 0.082ns (39.103%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDCE                         0.000     0.000 r  vga_inst/v_count_reg[9]/C
    SLICE_X63Y119        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vga_inst/v_count_reg[9]/Q
                         net (fo=6, routed)           0.082     0.182    vga_inst/v_count_reg_n_0_[9]
    SLICE_X62Y119        LUT6 (Prop_lut6_I4_O)        0.028     0.210 r  vga_inst/VS_i_1/O
                         net (fo=1, routed)           0.000     0.210    vga_inst/v_sync
    SLICE_X62Y119        FDRE                                         r  vga_inst/VS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/col_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.128ns (60.741%)  route 0.083ns (39.259%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE                         0.000     0.000 r  vga_inst/h_count_reg[5]/C
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[5]/Q
                         net (fo=9, routed)           0.083     0.183    vga_inst/h_count_reg[5]
    SLICE_X60Y121        LUT6 (Prop_lut6_I0_O)        0.028     0.211 r  vga_inst/col[5]_i_1/O
                         net (fo=1, routed)           0.000     0.211    vga_inst/col_addr[5]
    SLICE_X60Y121        FDRE                                         r  vga_inst/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/HS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.128ns (57.831%)  route 0.093ns (42.169%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDRE                         0.000     0.000 r  vga_inst/h_count_reg[6]/C
    SLICE_X60Y120        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/h_count_reg[6]/Q
                         net (fo=11, routed)          0.093     0.193    vga_inst/h_count_reg[6]
    SLICE_X61Y120        LUT5 (Prop_lut5_I2_O)        0.028     0.221 r  vga_inst/HS_i_1/O
                         net (fo=1, routed)           0.000     0.221    vga_inst/h_sync
    SLICE_X61Y120        FDRE                                         r  vga_inst/HS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t2/extension_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t2/green_timer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.157ns (70.560%)  route 0.066ns (29.440%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDCE                         0.000     0.000 r  t2/extension_reg[1]/C
    SLICE_X71Y87         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  t2/extension_reg[1]/Q
                         net (fo=8, routed)           0.066     0.157    t2/extension__0[1]
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.066     0.223 r  t2/green_timer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.223    t2/green_timer[2]_i_1__0_n_0
    SLICE_X71Y87         FDPE                                         r  t2/green_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.157ns (67.599%)  route 0.075ns (32.401%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X63Y119        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga_inst/v_count_reg[7]/Q
                         net (fo=8, routed)           0.075     0.166    vga_inst/v_count_reg_n_0_[7]
    SLICE_X63Y119        LUT6 (Prop_lut6_I4_O)        0.066     0.232 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.232    vga_inst/v_count[8]_i_1_n_0
    SLICE_X63Y119        FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.155ns (62.976%)  route 0.091ns (37.024%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y121        FDRE                         0.000     0.000 r  vga_inst/h_count_reg[4]/C
    SLICE_X61Y121        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_inst/h_count_reg[4]/Q
                         net (fo=6, routed)           0.091     0.182    vga_inst/h_count_reg[4]
    SLICE_X61Y121        LUT6 (Prop_lut6_I0_O)        0.064     0.246 r  vga_inst/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.246    vga_inst/p_0_in[5]
    SLICE_X61Y121        FDRE                                         r  vga_inst/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.157ns (63.336%)  route 0.091ns (36.664%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDRE                         0.000     0.000 r  vga_inst/h_count_reg[8]/C
    SLICE_X60Y120        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_inst/h_count_reg[8]/Q
                         net (fo=7, routed)           0.091     0.182    vga_inst/h_count_reg[8]
    SLICE_X60Y120        LUT6 (Prop_lut6_I0_O)        0.066     0.248 r  vga_inst/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.248    vga_inst/p_0_in[9]
    SLICE_X60Y120        FDRE                                         r  vga_inst/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t2/prev_level_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            t2/prev_level_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDCE                         0.000     0.000 r  t2/prev_level_reg[0]_C/C
    SLICE_X71Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/prev_level_reg[0]_C/Q
                         net (fo=4, routed)           0.136     0.236    cc/prev_level_reg[0]_C_6
    SLICE_X71Y90         LUT4 (Prop_lut4_I3_O)        0.028     0.264 r  cc/prev_level[0]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.264    t2/prev_level_reg[0]_C_2
    SLICE_X71Y90         FDCE                                         r  t2/prev_level_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            t2/direction_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.129ns (48.689%)  route 0.136ns (51.311%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.029     0.265 r  t2/direction_i_1__0/O
                         net (fo=1, routed)           0.000     0.265    t2/direction_i_1__0_n_0
    SLICE_X73Y90         FDCE                                         r  t2/direction_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cc/cnt19_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/B_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 1.680ns (16.521%)  route 8.489ns (83.479%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.225     4.240    cc/CLK
    SLICE_X66Y110        FDCE                                         r  cc/cnt19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDCE (Prop_fdce_C_Q)         0.259     4.499 r  cc/cnt19_reg[0]/Q
                         net (fo=20, routed)          0.757     5.256    cc/cnt19[0]
    SLICE_X70Y113        LUT4 (Prop_lut4_I3_O)        0.043     5.299 r  cc/prev_level[1]_P_i_52__1/O
                         net (fo=1, routed)           0.000     5.299    cc/prev_level[1]_P_i_52__1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.545 r  cc/prev_level_reg[1]_P_i_25__1/CO[3]
                         net (fo=29, routed)          0.604     6.149    cc/prev_level_reg[1]_P_i_25__1_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.043     6.192 f  cc/prev_level[1]_P_i_33__2/O
                         net (fo=2, routed)           0.250     6.442    cc/prev_level[1]_P_i_33__2_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.485 r  cc/prev_level[1]_P_i_40__2/O
                         net (fo=1, routed)           0.399     6.884    cc/prev_level[1]_P_i_40__2_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.167 r  cc/prev_level_reg[1]_P_i_24__1/CO[3]
                         net (fo=7, routed)           0.830     7.997    cc/prev_level_reg[1]_P_i_24__1_n_0
    SLICE_X69Y115        LUT5 (Prop_lut5_I1_O)        0.043     8.040 r  cc/prev_level[1]_P_i_12__2/O
                         net (fo=1, routed)           0.000     8.040    cc/prev_level[1]_P_i_12__2_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.107     8.147 r  cc/prev_level_reg[1]_P_i_5__1/O
                         net (fo=11, routed)          1.058     9.205    cc/max4[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.329 r  cc/R[3]_i_1011/O
                         net (fo=29, routed)          1.150    10.479    maxv4/rom_ones/R_reg[3]_i_502
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.043    10.522 r  maxv4/rom_ones/R[3]_i_1487/O
                         net (fo=1, routed)           0.000    10.522    maxv4/rom_ones/R[3]_i_1487_n_0
    SLICE_X59Y99         MUXF7 (Prop_muxf7_I0_O)      0.107    10.629 r  maxv4/rom_ones/R_reg[3]_i_1007/O
                         net (fo=1, routed)           0.237    10.866    vga_inst/R[3]_i_231_2
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  vga_inst/R[3]_i_501/O
                         net (fo=1, routed)           0.483    11.473    vga_inst/R[3]_i_501_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I3_O)        0.043    11.516 r  vga_inst/R[3]_i_231/O
                         net (fo=2, routed)           0.575    12.090    vga_inst/R[3]_i_231_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.043    12.133 r  vga_inst/R[3]_i_97/O
                         net (fo=1, routed)           0.522    12.656    vga_inst/R[3]_i_97_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.043    12.699 r  vga_inst/R[3]_i_33/O
                         net (fo=4, routed)           0.564    13.262    cc/R_reg[1]_6
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.043    13.305 r  cc/B[2]_i_5/O
                         net (fo=1, routed)           0.620    13.926    cc/B[2]_i_5_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I3_O)        0.043    13.969 r  cc/B[2]_i_1/O
                         net (fo=2, routed)           0.440    14.409    vga_inst/Din[4]
    SLICE_X67Y100        FDRE                                         r  vga_inst/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt19_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/B_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 1.680ns (16.521%)  route 8.489ns (83.479%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.225     4.240    cc/CLK
    SLICE_X66Y110        FDCE                                         r  cc/cnt19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDCE (Prop_fdce_C_Q)         0.259     4.499 r  cc/cnt19_reg[0]/Q
                         net (fo=20, routed)          0.757     5.256    cc/cnt19[0]
    SLICE_X70Y113        LUT4 (Prop_lut4_I3_O)        0.043     5.299 r  cc/prev_level[1]_P_i_52__1/O
                         net (fo=1, routed)           0.000     5.299    cc/prev_level[1]_P_i_52__1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.545 r  cc/prev_level_reg[1]_P_i_25__1/CO[3]
                         net (fo=29, routed)          0.604     6.149    cc/prev_level_reg[1]_P_i_25__1_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.043     6.192 f  cc/prev_level[1]_P_i_33__2/O
                         net (fo=2, routed)           0.250     6.442    cc/prev_level[1]_P_i_33__2_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.485 r  cc/prev_level[1]_P_i_40__2/O
                         net (fo=1, routed)           0.399     6.884    cc/prev_level[1]_P_i_40__2_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.167 r  cc/prev_level_reg[1]_P_i_24__1/CO[3]
                         net (fo=7, routed)           0.830     7.997    cc/prev_level_reg[1]_P_i_24__1_n_0
    SLICE_X69Y115        LUT5 (Prop_lut5_I1_O)        0.043     8.040 r  cc/prev_level[1]_P_i_12__2/O
                         net (fo=1, routed)           0.000     8.040    cc/prev_level[1]_P_i_12__2_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.107     8.147 r  cc/prev_level_reg[1]_P_i_5__1/O
                         net (fo=11, routed)          1.058     9.205    cc/max4[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.329 r  cc/R[3]_i_1011/O
                         net (fo=29, routed)          1.150    10.479    maxv4/rom_ones/R_reg[3]_i_502
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.043    10.522 r  maxv4/rom_ones/R[3]_i_1487/O
                         net (fo=1, routed)           0.000    10.522    maxv4/rom_ones/R[3]_i_1487_n_0
    SLICE_X59Y99         MUXF7 (Prop_muxf7_I0_O)      0.107    10.629 r  maxv4/rom_ones/R_reg[3]_i_1007/O
                         net (fo=1, routed)           0.237    10.866    vga_inst/R[3]_i_231_2
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  vga_inst/R[3]_i_501/O
                         net (fo=1, routed)           0.483    11.473    vga_inst/R[3]_i_501_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I3_O)        0.043    11.516 r  vga_inst/R[3]_i_231/O
                         net (fo=2, routed)           0.575    12.090    vga_inst/R[3]_i_231_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.043    12.133 r  vga_inst/R[3]_i_97/O
                         net (fo=1, routed)           0.522    12.656    vga_inst/R[3]_i_97_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.043    12.699 r  vga_inst/R[3]_i_33/O
                         net (fo=4, routed)           0.564    13.262    cc/R_reg[1]_6
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.043    13.305 r  cc/B[2]_i_5/O
                         net (fo=1, routed)           0.620    13.926    cc/B[2]_i_5_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I3_O)        0.043    13.969 r  cc/B[2]_i_1/O
                         net (fo=2, routed)           0.440    14.409    vga_inst/Din[4]
    SLICE_X66Y100        FDRE                                         r  vga_inst/B_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 1.727ns (17.181%)  route 8.325ns (82.819%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.229     4.244    cc/CLK
    SLICE_X74Y107        FDCE                                         r  cc/cnt16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  cc/cnt16_reg[4]/Q
                         net (fo=27, routed)          0.779     5.282    cc/cnt16[4]
    SLICE_X71Y108        LUT4 (Prop_lut4_I2_O)        0.043     5.325 r  cc/prev_level[1]_P_i_50__0/O
                         net (fo=1, routed)           0.000     5.325    cc/prev_level[1]_P_i_50__0_n_0
    SLICE_X71Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.520 r  cc/prev_level_reg[1]_P_i_25__0/CO[3]
                         net (fo=29, routed)          0.636     6.157    cc/prev_level_reg[1]_P_i_25__0_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I1_O)        0.055     6.212 f  cc/prev_level[1]_P_i_33__1/O
                         net (fo=2, routed)           0.470     6.681    cc/prev_level[1]_P_i_33__1_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I1_O)        0.137     6.818 r  cc/prev_level[1]_P_i_40__1/O
                         net (fo=1, routed)           0.274     7.092    cc/prev_level[1]_P_i_40__1_n_0
    SLICE_X73Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.361 r  cc/prev_level_reg[1]_P_i_24__0/CO[3]
                         net (fo=7, routed)           0.675     8.036    cc/prev_level_reg[1]_P_i_24__0_n_0
    SLICE_X74Y106        LUT5 (Prop_lut5_I1_O)        0.043     8.079 r  cc/prev_level[1]_P_i_12__1/O
                         net (fo=1, routed)           0.000     8.079    cc/prev_level[1]_P_i_12__1_n_0
    SLICE_X74Y106        MUXF7 (Prop_muxf7_I0_O)      0.115     8.194 r  cc/prev_level_reg[1]_P_i_5__0/O
                         net (fo=11, routed)          0.962     9.156    cc/max3[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.122     9.278 r  cc/R[3]_i_970/O
                         net (fo=29, routed)          1.129    10.407    maxv3/rom_ones/R_reg[3]_i_472
    SLICE_X60Y92         LUT6 (Prop_lut6_I1_O)        0.043    10.450 r  maxv3/rom_ones/R[3]_i_1465/O
                         net (fo=1, routed)           0.000    10.450    maxv3/rom_ones/R[3]_i_1465_n_0
    SLICE_X60Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    10.557 r  maxv3/rom_ones/R_reg[3]_i_959/O
                         net (fo=1, routed)           0.523    11.079    cc/R[3]_i_217_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.203 r  cc/R[3]_i_469/O
                         net (fo=1, routed)           0.236    11.439    vga_inst/G[3]_i_49_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.043    11.482 r  vga_inst/R[3]_i_217/O
                         net (fo=2, routed)           0.546    12.028    vga_inst/R[3]_i_217_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.043    12.071 r  vga_inst/G[3]_i_49/O
                         net (fo=3, routed)           0.575    12.646    cc/G[3]_i_2_0
    SLICE_X66Y98         LUT6 (Prop_lut6_I2_O)        0.043    12.689 r  cc/G[3]_i_10/O
                         net (fo=1, routed)           0.553    13.242    cc/mv3[7]
    SLICE_X69Y111        LUT6 (Prop_lut6_I2_O)        0.043    13.285 r  cc/G[3]_i_2/O
                         net (fo=1, routed)           0.418    13.702    cc/G[3]_i_2_n_0
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.043    13.745 r  cc/G[3]_i_1/O
                         net (fo=3, routed)           0.551    14.296    vga_inst/Din[2]
    SLICE_X67Y102        FDRE                                         r  vga_inst/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 1.727ns (17.371%)  route 8.215ns (82.629%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.229     4.244    cc/CLK
    SLICE_X74Y107        FDCE                                         r  cc/cnt16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  cc/cnt16_reg[4]/Q
                         net (fo=27, routed)          0.779     5.282    cc/cnt16[4]
    SLICE_X71Y108        LUT4 (Prop_lut4_I2_O)        0.043     5.325 r  cc/prev_level[1]_P_i_50__0/O
                         net (fo=1, routed)           0.000     5.325    cc/prev_level[1]_P_i_50__0_n_0
    SLICE_X71Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.520 r  cc/prev_level_reg[1]_P_i_25__0/CO[3]
                         net (fo=29, routed)          0.636     6.157    cc/prev_level_reg[1]_P_i_25__0_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I1_O)        0.055     6.212 f  cc/prev_level[1]_P_i_33__1/O
                         net (fo=2, routed)           0.470     6.681    cc/prev_level[1]_P_i_33__1_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I1_O)        0.137     6.818 r  cc/prev_level[1]_P_i_40__1/O
                         net (fo=1, routed)           0.274     7.092    cc/prev_level[1]_P_i_40__1_n_0
    SLICE_X73Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.361 r  cc/prev_level_reg[1]_P_i_24__0/CO[3]
                         net (fo=7, routed)           0.675     8.036    cc/prev_level_reg[1]_P_i_24__0_n_0
    SLICE_X74Y106        LUT5 (Prop_lut5_I1_O)        0.043     8.079 r  cc/prev_level[1]_P_i_12__1/O
                         net (fo=1, routed)           0.000     8.079    cc/prev_level[1]_P_i_12__1_n_0
    SLICE_X74Y106        MUXF7 (Prop_muxf7_I0_O)      0.115     8.194 r  cc/prev_level_reg[1]_P_i_5__0/O
                         net (fo=11, routed)          0.962     9.156    cc/max3[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.122     9.278 r  cc/R[3]_i_970/O
                         net (fo=29, routed)          1.129    10.407    maxv3/rom_ones/R_reg[3]_i_472
    SLICE_X60Y92         LUT6 (Prop_lut6_I1_O)        0.043    10.450 r  maxv3/rom_ones/R[3]_i_1465/O
                         net (fo=1, routed)           0.000    10.450    maxv3/rom_ones/R[3]_i_1465_n_0
    SLICE_X60Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    10.557 r  maxv3/rom_ones/R_reg[3]_i_959/O
                         net (fo=1, routed)           0.523    11.079    cc/R[3]_i_217_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.203 r  cc/R[3]_i_469/O
                         net (fo=1, routed)           0.236    11.439    vga_inst/G[3]_i_49_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.043    11.482 r  vga_inst/R[3]_i_217/O
                         net (fo=2, routed)           0.546    12.028    vga_inst/R[3]_i_217_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.043    12.071 r  vga_inst/G[3]_i_49/O
                         net (fo=3, routed)           0.575    12.646    cc/G[3]_i_2_0
    SLICE_X66Y98         LUT6 (Prop_lut6_I2_O)        0.043    12.689 r  cc/G[3]_i_10/O
                         net (fo=1, routed)           0.553    13.242    cc/mv3[7]
    SLICE_X69Y111        LUT6 (Prop_lut6_I2_O)        0.043    13.285 r  cc/G[3]_i_2/O
                         net (fo=1, routed)           0.418    13.702    cc/G[3]_i_2_n_0
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.043    13.745 r  cc/G[3]_i_1/O
                         net (fo=3, routed)           0.440    14.186    vga_inst/Din[2]
    SLICE_X67Y102        FDRE                                         r  vga_inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt19_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.895ns  (logic 1.680ns (16.978%)  route 8.215ns (83.022%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.225     4.240    cc/CLK
    SLICE_X66Y110        FDCE                                         r  cc/cnt19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDCE (Prop_fdce_C_Q)         0.259     4.499 r  cc/cnt19_reg[0]/Q
                         net (fo=20, routed)          0.757     5.256    cc/cnt19[0]
    SLICE_X70Y113        LUT4 (Prop_lut4_I3_O)        0.043     5.299 r  cc/prev_level[1]_P_i_52__1/O
                         net (fo=1, routed)           0.000     5.299    cc/prev_level[1]_P_i_52__1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.545 r  cc/prev_level_reg[1]_P_i_25__1/CO[3]
                         net (fo=29, routed)          0.604     6.149    cc/prev_level_reg[1]_P_i_25__1_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.043     6.192 f  cc/prev_level[1]_P_i_33__2/O
                         net (fo=2, routed)           0.250     6.442    cc/prev_level[1]_P_i_33__2_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.485 r  cc/prev_level[1]_P_i_40__2/O
                         net (fo=1, routed)           0.399     6.884    cc/prev_level[1]_P_i_40__2_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.167 r  cc/prev_level_reg[1]_P_i_24__1/CO[3]
                         net (fo=7, routed)           0.830     7.997    cc/prev_level_reg[1]_P_i_24__1_n_0
    SLICE_X69Y115        LUT5 (Prop_lut5_I1_O)        0.043     8.040 r  cc/prev_level[1]_P_i_12__2/O
                         net (fo=1, routed)           0.000     8.040    cc/prev_level[1]_P_i_12__2_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.107     8.147 r  cc/prev_level_reg[1]_P_i_5__1/O
                         net (fo=11, routed)          1.058     9.205    cc/max4[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.329 r  cc/R[3]_i_1011/O
                         net (fo=29, routed)          1.150    10.479    maxv4/rom_ones/R_reg[3]_i_502
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.043    10.522 r  maxv4/rom_ones/R[3]_i_1487/O
                         net (fo=1, routed)           0.000    10.522    maxv4/rom_ones/R[3]_i_1487_n_0
    SLICE_X59Y99         MUXF7 (Prop_muxf7_I0_O)      0.107    10.629 r  maxv4/rom_ones/R_reg[3]_i_1007/O
                         net (fo=1, routed)           0.237    10.866    vga_inst/R[3]_i_231_2
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  vga_inst/R[3]_i_501/O
                         net (fo=1, routed)           0.483    11.473    vga_inst/R[3]_i_501_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I3_O)        0.043    11.516 r  vga_inst/R[3]_i_231/O
                         net (fo=2, routed)           0.575    12.090    vga_inst/R[3]_i_231_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.043    12.133 r  vga_inst/R[3]_i_97/O
                         net (fo=1, routed)           0.522    12.656    vga_inst/R[3]_i_97_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.043    12.699 r  vga_inst/R[3]_i_33/O
                         net (fo=4, routed)           0.777    13.475    cc/R_reg[1]_6
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.043    13.518 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.164    13.682    cc/R[3]_i_6_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I4_O)        0.043    13.725 r  cc/R[3]_i_1/O
                         net (fo=3, routed)           0.410    14.135    vga_inst/Din[1]
    SLICE_X66Y100        FDRE                                         r  vga_inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt19_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.895ns  (logic 1.680ns (16.978%)  route 8.215ns (83.022%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.225     4.240    cc/CLK
    SLICE_X66Y110        FDCE                                         r  cc/cnt19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDCE (Prop_fdce_C_Q)         0.259     4.499 r  cc/cnt19_reg[0]/Q
                         net (fo=20, routed)          0.757     5.256    cc/cnt19[0]
    SLICE_X70Y113        LUT4 (Prop_lut4_I3_O)        0.043     5.299 r  cc/prev_level[1]_P_i_52__1/O
                         net (fo=1, routed)           0.000     5.299    cc/prev_level[1]_P_i_52__1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.545 r  cc/prev_level_reg[1]_P_i_25__1/CO[3]
                         net (fo=29, routed)          0.604     6.149    cc/prev_level_reg[1]_P_i_25__1_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.043     6.192 f  cc/prev_level[1]_P_i_33__2/O
                         net (fo=2, routed)           0.250     6.442    cc/prev_level[1]_P_i_33__2_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.485 r  cc/prev_level[1]_P_i_40__2/O
                         net (fo=1, routed)           0.399     6.884    cc/prev_level[1]_P_i_40__2_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.167 r  cc/prev_level_reg[1]_P_i_24__1/CO[3]
                         net (fo=7, routed)           0.830     7.997    cc/prev_level_reg[1]_P_i_24__1_n_0
    SLICE_X69Y115        LUT5 (Prop_lut5_I1_O)        0.043     8.040 r  cc/prev_level[1]_P_i_12__2/O
                         net (fo=1, routed)           0.000     8.040    cc/prev_level[1]_P_i_12__2_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.107     8.147 r  cc/prev_level_reg[1]_P_i_5__1/O
                         net (fo=11, routed)          1.058     9.205    cc/max4[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.329 r  cc/R[3]_i_1011/O
                         net (fo=29, routed)          1.150    10.479    maxv4/rom_ones/R_reg[3]_i_502
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.043    10.522 r  maxv4/rom_ones/R[3]_i_1487/O
                         net (fo=1, routed)           0.000    10.522    maxv4/rom_ones/R[3]_i_1487_n_0
    SLICE_X59Y99         MUXF7 (Prop_muxf7_I0_O)      0.107    10.629 r  maxv4/rom_ones/R_reg[3]_i_1007/O
                         net (fo=1, routed)           0.237    10.866    vga_inst/R[3]_i_231_2
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  vga_inst/R[3]_i_501/O
                         net (fo=1, routed)           0.483    11.473    vga_inst/R[3]_i_501_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I3_O)        0.043    11.516 r  vga_inst/R[3]_i_231/O
                         net (fo=2, routed)           0.575    12.090    vga_inst/R[3]_i_231_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.043    12.133 r  vga_inst/R[3]_i_97/O
                         net (fo=1, routed)           0.522    12.656    vga_inst/R[3]_i_97_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.043    12.699 r  vga_inst/R[3]_i_33/O
                         net (fo=4, routed)           0.777    13.475    cc/R_reg[1]_6
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.043    13.518 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.164    13.682    cc/R[3]_i_6_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I4_O)        0.043    13.725 r  cc/R[3]_i_1/O
                         net (fo=3, routed)           0.410    14.135    vga_inst/Din[1]
    SLICE_X66Y100        FDRE                                         r  vga_inst/R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 1.812ns (18.356%)  route 8.060ns (81.644%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.229     4.244    cc/CLK
    SLICE_X74Y107        FDCE                                         r  cc/cnt16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  cc/cnt16_reg[4]/Q
                         net (fo=27, routed)          0.779     5.282    cc/cnt16[4]
    SLICE_X71Y108        LUT4 (Prop_lut4_I2_O)        0.043     5.325 r  cc/prev_level[1]_P_i_50__0/O
                         net (fo=1, routed)           0.000     5.325    cc/prev_level[1]_P_i_50__0_n_0
    SLICE_X71Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.520 r  cc/prev_level_reg[1]_P_i_25__0/CO[3]
                         net (fo=29, routed)          0.636     6.157    cc/prev_level_reg[1]_P_i_25__0_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I1_O)        0.055     6.212 f  cc/prev_level[1]_P_i_33__1/O
                         net (fo=2, routed)           0.470     6.681    cc/prev_level[1]_P_i_33__1_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I1_O)        0.137     6.818 r  cc/prev_level[1]_P_i_40__1/O
                         net (fo=1, routed)           0.274     7.092    cc/prev_level[1]_P_i_40__1_n_0
    SLICE_X73Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.361 r  cc/prev_level_reg[1]_P_i_24__0/CO[3]
                         net (fo=7, routed)           0.593     7.954    cc/prev_level_reg[1]_P_i_24__0_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I1_O)        0.043     7.997 r  cc/prev_level[1]_P_i_8__0/O
                         net (fo=1, routed)           0.000     7.997    cc/prev_level[1]_P_i_8__0_n_0
    SLICE_X72Y106        MUXF7 (Prop_muxf7_I0_O)      0.101     8.098 r  cc/prev_level_reg[1]_P_i_3__0/O
                         net (fo=13, routed)          1.077     9.175    cc/max3[4]
    SLICE_X69Y96         LUT5 (Prop_lut5_I0_O)        0.131     9.306 r  cc/B[1]_i_20/O
                         net (fo=21, routed)          1.108    10.414    maxv3/rom_tens/R[3]_i_227
    SLICE_X59Y95         MUXF7 (Prop_muxf7_S_O)       0.240    10.654 r  maxv3/rom_tens/R_reg[3]_i_493/O
                         net (fo=1, routed)           0.436    11.089    vga_inst/R[3]_i_96_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124    11.213 r  vga_inst/R[3]_i_229/O
                         net (fo=2, routed)           0.360    11.573    vga_inst/R[3]_i_229_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I3_O)        0.043    11.616 r  vga_inst/R[3]_i_96/O
                         net (fo=3, routed)           0.721    12.338    vga_inst/R[3]_i_96_n_0
    SLICE_X65Y99         LUT6 (Prop_lut6_I0_O)        0.043    12.381 f  vga_inst/G[1]_i_22/O
                         net (fo=1, routed)           0.293    12.674    cc/G[1]_i_2_2
    SLICE_X66Y98         LUT6 (Prop_lut6_I2_O)        0.043    12.717 r  cc/G[1]_i_7/O
                         net (fo=1, routed)           0.720    13.437    cc/G[1]_i_7_n_0
    SLICE_X66Y111        LUT6 (Prop_lut6_I3_O)        0.043    13.480 r  cc/G[1]_i_2/O
                         net (fo=1, routed)           0.593    14.073    vga_inst/G_reg[1]_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I2_O)        0.043    14.116 r  vga_inst/G[1]_i_1/O
                         net (fo=1, routed)           0.000    14.116    vga_inst/pixel_data[5]
    SLICE_X68Y107        FDRE                                         r  vga_inst/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.831ns  (logic 1.727ns (17.566%)  route 8.104ns (82.434%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.229     4.244    cc/CLK
    SLICE_X74Y107        FDCE                                         r  cc/cnt16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y107        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  cc/cnt16_reg[4]/Q
                         net (fo=27, routed)          0.779     5.282    cc/cnt16[4]
    SLICE_X71Y108        LUT4 (Prop_lut4_I2_O)        0.043     5.325 r  cc/prev_level[1]_P_i_50__0/O
                         net (fo=1, routed)           0.000     5.325    cc/prev_level[1]_P_i_50__0_n_0
    SLICE_X71Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.520 r  cc/prev_level_reg[1]_P_i_25__0/CO[3]
                         net (fo=29, routed)          0.636     6.157    cc/prev_level_reg[1]_P_i_25__0_n_0
    SLICE_X73Y108        LUT3 (Prop_lut3_I1_O)        0.055     6.212 f  cc/prev_level[1]_P_i_33__1/O
                         net (fo=2, routed)           0.470     6.681    cc/prev_level[1]_P_i_33__1_n_0
    SLICE_X73Y108        LUT6 (Prop_lut6_I1_O)        0.137     6.818 r  cc/prev_level[1]_P_i_40__1/O
                         net (fo=1, routed)           0.274     7.092    cc/prev_level[1]_P_i_40__1_n_0
    SLICE_X73Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.361 r  cc/prev_level_reg[1]_P_i_24__0/CO[3]
                         net (fo=7, routed)           0.675     8.036    cc/prev_level_reg[1]_P_i_24__0_n_0
    SLICE_X74Y106        LUT5 (Prop_lut5_I1_O)        0.043     8.079 r  cc/prev_level[1]_P_i_12__1/O
                         net (fo=1, routed)           0.000     8.079    cc/prev_level[1]_P_i_12__1_n_0
    SLICE_X74Y106        MUXF7 (Prop_muxf7_I0_O)      0.115     8.194 r  cc/prev_level_reg[1]_P_i_5__0/O
                         net (fo=11, routed)          0.962     9.156    cc/max3[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I5_O)        0.122     9.278 r  cc/R[3]_i_970/O
                         net (fo=29, routed)          1.129    10.407    maxv3/rom_ones/R_reg[3]_i_472
    SLICE_X60Y92         LUT6 (Prop_lut6_I1_O)        0.043    10.450 r  maxv3/rom_ones/R[3]_i_1465/O
                         net (fo=1, routed)           0.000    10.450    maxv3/rom_ones/R[3]_i_1465_n_0
    SLICE_X60Y92         MUXF7 (Prop_muxf7_I0_O)      0.107    10.557 r  maxv3/rom_ones/R_reg[3]_i_959/O
                         net (fo=1, routed)           0.523    11.079    cc/R[3]_i_217_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.203 r  cc/R[3]_i_469/O
                         net (fo=1, routed)           0.236    11.439    vga_inst/G[3]_i_49_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I0_O)        0.043    11.482 r  vga_inst/R[3]_i_217/O
                         net (fo=2, routed)           0.546    12.028    vga_inst/R[3]_i_217_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I5_O)        0.043    12.071 r  vga_inst/G[3]_i_49/O
                         net (fo=3, routed)           0.575    12.646    cc/G[3]_i_2_0
    SLICE_X66Y98         LUT6 (Prop_lut6_I2_O)        0.043    12.689 r  cc/G[3]_i_10/O
                         net (fo=1, routed)           0.553    13.242    cc/mv3[7]
    SLICE_X69Y111        LUT6 (Prop_lut6_I2_O)        0.043    13.285 r  cc/G[3]_i_2/O
                         net (fo=1, routed)           0.418    13.702    cc/G[3]_i_2_n_0
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.043    13.745 r  cc/G[3]_i_1/O
                         net (fo=3, routed)           0.330    14.075    vga_inst/Din[2]
    SLICE_X67Y102        FDRE                                         r  vga_inst/G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt19_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 1.680ns (17.170%)  route 8.105ns (82.830%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.225     4.240    cc/CLK
    SLICE_X66Y110        FDCE                                         r  cc/cnt19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y110        FDCE (Prop_fdce_C_Q)         0.259     4.499 r  cc/cnt19_reg[0]/Q
                         net (fo=20, routed)          0.757     5.256    cc/cnt19[0]
    SLICE_X70Y113        LUT4 (Prop_lut4_I3_O)        0.043     5.299 r  cc/prev_level[1]_P_i_52__1/O
                         net (fo=1, routed)           0.000     5.299    cc/prev_level[1]_P_i_52__1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.545 r  cc/prev_level_reg[1]_P_i_25__1/CO[3]
                         net (fo=29, routed)          0.604     6.149    cc/prev_level_reg[1]_P_i_25__1_n_0
    SLICE_X70Y114        LUT3 (Prop_lut3_I1_O)        0.043     6.192 f  cc/prev_level[1]_P_i_33__2/O
                         net (fo=2, routed)           0.250     6.442    cc/prev_level[1]_P_i_33__2_n_0
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.485 r  cc/prev_level[1]_P_i_40__2/O
                         net (fo=1, routed)           0.399     6.884    cc/prev_level[1]_P_i_40__2_n_0
    SLICE_X70Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.167 r  cc/prev_level_reg[1]_P_i_24__1/CO[3]
                         net (fo=7, routed)           0.830     7.997    cc/prev_level_reg[1]_P_i_24__1_n_0
    SLICE_X69Y115        LUT5 (Prop_lut5_I1_O)        0.043     8.040 r  cc/prev_level[1]_P_i_12__2/O
                         net (fo=1, routed)           0.000     8.040    cc/prev_level[1]_P_i_12__2_n_0
    SLICE_X69Y115        MUXF7 (Prop_muxf7_I0_O)      0.107     8.147 r  cc/prev_level_reg[1]_P_i_5__1/O
                         net (fo=11, routed)          1.058     9.205    cc/max4[2]
    SLICE_X66Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.329 r  cc/R[3]_i_1011/O
                         net (fo=29, routed)          1.150    10.479    maxv4/rom_ones/R_reg[3]_i_502
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.043    10.522 r  maxv4/rom_ones/R[3]_i_1487/O
                         net (fo=1, routed)           0.000    10.522    maxv4/rom_ones/R[3]_i_1487_n_0
    SLICE_X59Y99         MUXF7 (Prop_muxf7_I0_O)      0.107    10.629 r  maxv4/rom_ones/R_reg[3]_i_1007/O
                         net (fo=1, routed)           0.237    10.866    vga_inst/R[3]_i_231_2
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  vga_inst/R[3]_i_501/O
                         net (fo=1, routed)           0.483    11.473    vga_inst/R[3]_i_501_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I3_O)        0.043    11.516 r  vga_inst/R[3]_i_231/O
                         net (fo=2, routed)           0.575    12.090    vga_inst/R[3]_i_231_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.043    12.133 r  vga_inst/R[3]_i_97/O
                         net (fo=1, routed)           0.522    12.656    vga_inst/R[3]_i_97_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.043    12.699 r  vga_inst/R[3]_i_33/O
                         net (fo=4, routed)           0.777    13.475    cc/R_reg[1]_6
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.043    13.518 r  cc/R[3]_i_6/O
                         net (fo=1, routed)           0.164    13.682    cc/R[3]_i_6_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I4_O)        0.043    13.725 r  cc/R[3]_i_1/O
                         net (fo=3, routed)           0.300    14.025    vga_inst/Din[1]
    SLICE_X66Y100        FDRE                                         r  vga_inst/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt6_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 1.881ns (19.332%)  route 7.849ns (80.669%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.229     4.244    cc/CLK
    SLICE_X70Y101        FDCE                                         r  cc/cnt6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_fdce_C_Q)         0.259     4.503 r  cc/cnt6_reg[3]/Q
                         net (fo=20, routed)          1.079     5.583    cc/cnt6[3]
    SLICE_X74Y104        LUT4 (Prop_lut4_I0_O)        0.043     5.626 r  cc/prev_level[1]_P_i_51/O
                         net (fo=1, routed)           0.000     5.626    cc/prev_level[1]_P_i_51_n_0
    SLICE_X74Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.882 r  cc/prev_level_reg[1]_P_i_25/CO[3]
                         net (fo=29, routed)          0.488     6.370    cc/prev_level_reg[1]_P_i_25_n_0
    SLICE_X75Y103        LUT3 (Prop_lut3_I1_O)        0.052     6.422 f  cc/prev_level[1]_P_i_33__0/O
                         net (fo=2, routed)           0.451     6.872    cc/prev_level[1]_P_i_33__0_n_0
    SLICE_X76Y102        LUT6 (Prop_lut6_I1_O)        0.136     7.008 r  cc/prev_level[1]_P_i_40__0/O
                         net (fo=1, routed)           0.389     7.397    cc/prev_level[1]_P_i_40__0_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     7.666 r  cc/prev_level_reg[1]_P_i_24/CO[3]
                         net (fo=7, routed)           0.775     8.441    cc/prev_level_reg[1]_P_i_24_n_0
    SLICE_X73Y102        LUT5 (Prop_lut5_I1_O)        0.043     8.484 f  cc/prev_level[1]_P_i_10__0/O
                         net (fo=1, routed)           0.000     8.484    cc/prev_level[1]_P_i_10__0_n_0
    SLICE_X73Y102        MUXF7 (Prop_muxf7_I0_O)      0.107     8.591 f  cc/prev_level_reg[1]_P_i_4/O
                         net (fo=12, routed)          0.808     9.399    cc/max2[3]
    SLICE_X66Y97         LUT5 (Prop_lut5_I3_O)        0.128     9.527 f  cc/R[1]_i_42/O
                         net (fo=2, routed)           0.252     9.778    cc/R[1]_i_42_n_0
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.134     9.912 r  cc/R[1]_i_22/O
                         net (fo=23, routed)          0.989    10.902    maxv2/rom_tens/R[3]_i_213
    SLICE_X60Y97         LUT5 (Prop_lut5_I3_O)        0.043    10.945 r  maxv2/rom_tens/R[3]_i_933/O
                         net (fo=1, routed)           0.588    11.532    vga_inst/tens_pixels_57[0]
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.043    11.575 r  vga_inst/R[3]_i_457/O
                         net (fo=1, routed)           0.000    11.575    vga_inst/R[3]_i_457_n_0
    SLICE_X62Y97         MUXF7 (Prop_muxf7_I1_O)      0.117    11.692 r  vga_inst/R_reg[3]_i_209/O
                         net (fo=2, routed)           0.521    12.214    vga_inst/R_reg[3]_i_209_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.122    12.336 r  vga_inst/G[3]_i_87/O
                         net (fo=2, routed)           0.542    12.878    vga_inst/col_reg[2]_6
    SLICE_X67Y97         LUT6 (Prop_lut6_I5_O)        0.043    12.921 f  vga_inst/B[1]_i_17/O
                         net (fo=1, routed)           0.312    13.233    cc/B_reg[1]
    SLICE_X67Y98         LUT6 (Prop_lut6_I0_O)        0.043    13.276 r  cc/B[1]_i_4/O
                         net (fo=1, routed)           0.655    13.931    cc/B[1]_i_4_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I2_O)        0.043    13.974 r  cc/B[1]_i_1/O
                         net (fo=1, routed)           0.000    13.974    vga_inst/Din[3]
    SLICE_X67Y102        FDRE                                         r  vga_inst/B_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cc/cnt19_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.184ns (27.100%)  route 0.495ns (72.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.545     1.791    cc/CLK
    SLICE_X69Y110        FDCE                                         r  cc/cnt19_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDCE (Prop_fdce_C_Q)         0.100     1.891 r  cc/cnt19_reg[4]/Q
                         net (fo=26, routed)          0.143     2.033    cc/cnt19[4]
    SLICE_X66Y109        LUT6 (Prop_lut6_I3_O)        0.028     2.061 r  cc/R[3]_i_17/O
                         net (fo=3, routed)           0.163     2.225    cc/R[3]_i_17_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I3_O)        0.028     2.253 r  cc/R[1]_i_3/O
                         net (fo=1, routed)           0.189     2.442    cc/R[1]_i_3_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I1_O)        0.028     2.470 r  cc/R[1]_i_1/O
                         net (fo=1, routed)           0.000     2.470    vga_inst/Din[0]
    SLICE_X66Y107        FDRE                                         r  vga_inst/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/prev_level_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.202ns (24.360%)  route 0.627ns (75.640%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.577     1.823    cc/CLK
    SLICE_X86Y104        FDCE                                         r  cc/cnt12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.118     1.941 r  cc/cnt12_reg[2]/Q
                         net (fo=18, routed)          0.237     2.177    cc/cnt12[2]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.205 r  cc/prev_level[1]_P_i_5/O
                         net (fo=11, routed)          0.256     2.461    cc/max1[2]
    SLICE_X81Y97         LUT5 (Prop_lut5_I2_O)        0.028     2.489 r  cc/extension[0]_i_2/O
                         net (fo=6, routed)           0.135     2.624    cc/cnt1_reg[4]_0
    SLICE_X81Y95         LUT4 (Prop_lut4_I0_O)        0.028     2.652 r  cc/prev_level[0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.652    t1/prev_level_reg[0]_C_2
    SLICE_X81Y95         FDCE                                         r  t1/prev_level_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt16_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/G_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.212ns (23.905%)  route 0.675ns (76.095%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.548     1.794    cc/CLK
    SLICE_X75Y107        FDCE                                         r  cc/cnt16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDCE (Prop_fdce_C_Q)         0.100     1.894 r  cc/cnt16_reg[3]/Q
                         net (fo=27, routed)          0.317     2.211    cc/cnt16[3]
    SLICE_X71Y110        LUT6 (Prop_lut6_I4_O)        0.028     2.239 r  cc/R[3]_i_10/O
                         net (fo=4, routed)           0.161     2.400    cc/cnt16_reg[6]_2
    SLICE_X69Y110        LUT2 (Prop_lut2_I1_O)        0.028     2.428 r  cc/G[1]_i_17/O
                         net (fo=1, routed)           0.142     2.570    cc/G[1]_i_17_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I4_O)        0.028     2.598 r  cc/G[1]_i_4/O
                         net (fo=1, routed)           0.055     2.653    vga_inst/G_reg[1]_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I4_O)        0.028     2.681 r  vga_inst/G[1]_i_1/O
                         net (fo=1, routed)           0.000     2.681    vga_inst/pixel_data[5]
    SLICE_X68Y107        FDRE                                         r  vga_inst/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt19_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.212ns (23.562%)  route 0.688ns (76.438%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.545     1.791    cc/CLK
    SLICE_X69Y110        FDCE                                         r  cc/cnt19_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDCE (Prop_fdce_C_Q)         0.100     1.891 f  cc/cnt19_reg[4]/Q
                         net (fo=26, routed)          0.143     2.033    cc/cnt19[4]
    SLICE_X66Y109        LUT6 (Prop_lut6_I3_O)        0.028     2.061 f  cc/R[3]_i_17/O
                         net (fo=3, routed)           0.173     2.235    cc/R[3]_i_17_n_0
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.028     2.263 f  cc/B[2]_i_13/O
                         net (fo=1, routed)           0.082     2.345    cc/B[2]_i_13_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I3_O)        0.028     2.373 r  cc/B[2]_i_3/O
                         net (fo=1, routed)           0.054     2.426    cc/B[2]_i_3_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I1_O)        0.028     2.454 r  cc/B[2]_i_1/O
                         net (fo=2, routed)           0.236     2.691    vga_inst/Din[4]
    SLICE_X67Y100        FDRE                                         r  vga_inst/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt19_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/B_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.212ns (23.562%)  route 0.688ns (76.438%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.545     1.791    cc/CLK
    SLICE_X69Y110        FDCE                                         r  cc/cnt19_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110        FDCE (Prop_fdce_C_Q)         0.100     1.891 f  cc/cnt19_reg[4]/Q
                         net (fo=26, routed)          0.143     2.033    cc/cnt19[4]
    SLICE_X66Y109        LUT6 (Prop_lut6_I3_O)        0.028     2.061 f  cc/R[3]_i_17/O
                         net (fo=3, routed)           0.173     2.235    cc/R[3]_i_17_n_0
    SLICE_X66Y107        LUT2 (Prop_lut2_I1_O)        0.028     2.263 f  cc/B[2]_i_13/O
                         net (fo=1, routed)           0.082     2.345    cc/B[2]_i_13_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I3_O)        0.028     2.373 r  cc/B[2]_i_3/O
                         net (fo=1, routed)           0.054     2.426    cc/B[2]_i_3_n_0
    SLICE_X66Y107        LUT6 (Prop_lut6_I1_O)        0.028     2.454 r  cc/B[2]_i_1/O
                         net (fo=2, routed)           0.236     2.691    vga_inst/Din[4]
    SLICE_X66Y100        FDRE                                         r  vga_inst/B_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/prev_level_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.176ns (19.858%)  route 0.710ns (80.142%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.577     1.823    cc/CLK
    SLICE_X86Y104        FDCE                                         r  cc/cnt12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.118     1.941 r  cc/cnt12_reg[2]/Q
                         net (fo=18, routed)          0.237     2.177    cc/cnt12[2]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.205 r  cc/prev_level[1]_P_i_5/O
                         net (fo=11, routed)          0.256     2.461    cc/max1[2]
    SLICE_X81Y97         LUT4 (Prop_lut4_I2_O)        0.030     2.491 r  cc/prev_level[1]_P_i_2/O
                         net (fo=10, routed)          0.218     2.709    t1/prev_level_reg[1]_P_2
    SLICE_X81Y96         FDPE                                         r  t1/prev_level_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/extension_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.202ns (21.642%)  route 0.731ns (78.358%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.577     1.823    cc/CLK
    SLICE_X86Y104        FDCE                                         r  cc/cnt12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.118     1.941 r  cc/cnt12_reg[2]/Q
                         net (fo=18, routed)          0.237     2.177    cc/cnt12[2]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.205 r  cc/prev_level[1]_P_i_5/O
                         net (fo=11, routed)          0.256     2.461    cc/max1[2]
    SLICE_X81Y97         LUT5 (Prop_lut5_I2_O)        0.028     2.489 r  cc/extension[0]_i_2/O
                         net (fo=6, routed)           0.239     2.728    t1/extension_reg[0]_0
    SLICE_X82Y96         LUT5 (Prop_lut5_I0_O)        0.028     2.756 r  t1/extension[0]_i_1/O
                         net (fo=1, routed)           0.000     2.756    t1/extension[0]_i_1_n_0
    SLICE_X82Y96         FDCE                                         r  t1/extension_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/green_timer_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.202ns (21.339%)  route 0.745ns (78.661%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.577     1.823    cc/CLK
    SLICE_X86Y104        FDCE                                         r  cc/cnt12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.118     1.941 f  cc/cnt12_reg[2]/Q
                         net (fo=18, routed)          0.237     2.177    cc/cnt12[2]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.205 f  cc/prev_level[1]_P_i_5/O
                         net (fo=11, routed)          0.208     2.413    cc/max1[2]
    SLICE_X81Y97         LUT6 (Prop_lut6_I5_O)        0.028     2.441 r  cc/green_timer_reg[4]_LDC_i_3/O
                         net (fo=4, routed)           0.196     2.637    t1/green_timer_reg[4]_C_1
    SLICE_X84Y94         LUT6 (Prop_lut6_I0_O)        0.028     2.665 r  t1/green_timer[0]_C_i_1/O
                         net (fo=2, routed)           0.104     2.769    t1/green_timer[0]_C_i_1_n_0
    SLICE_X84Y95         FDCE                                         r  t1/green_timer_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/prev_level_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.247ns (25.976%)  route 0.704ns (74.024%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.577     1.823    cc/CLK
    SLICE_X86Y104        FDCE                                         r  cc/cnt12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.118     1.941 r  cc/cnt12_reg[2]/Q
                         net (fo=18, routed)          0.237     2.177    cc/cnt12[2]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.205 r  cc/prev_level[1]_P_i_5/O
                         net (fo=11, routed)          0.256     2.461    cc/max1[2]
    SLICE_X81Y97         LUT4 (Prop_lut4_I2_O)        0.030     2.491 r  cc/prev_level[1]_P_i_2/O
                         net (fo=10, routed)          0.211     2.703    t1/prev_level_reg[1]_P_2
    SLICE_X83Y96         LUT3 (Prop_lut3_I0_O)        0.071     2.774 r  t1/prev_level[1]_C_i_1/O
                         net (fo=1, routed)           0.000     2.774    t1/prev_level[1]_C_i_1_n_0
    SLICE_X83Y96         FDCE                                         r  t1/prev_level_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cc/cnt12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/green_timer_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.202ns (21.205%)  route 0.751ns (78.795%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.577     1.823    cc/CLK
    SLICE_X86Y104        FDCE                                         r  cc/cnt12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.118     1.941 f  cc/cnt12_reg[2]/Q
                         net (fo=18, routed)          0.237     2.177    cc/cnt12[2]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.028     2.205 f  cc/prev_level[1]_P_i_5/O
                         net (fo=11, routed)          0.208     2.413    cc/max1[2]
    SLICE_X81Y97         LUT6 (Prop_lut6_I5_O)        0.028     2.441 r  cc/green_timer_reg[4]_LDC_i_3/O
                         net (fo=4, routed)           0.196     2.637    t1/green_timer_reg[4]_C_1
    SLICE_X84Y94         LUT6 (Prop_lut6_I0_O)        0.028     2.665 r  t1/green_timer[0]_C_i_1/O
                         net (fo=2, routed)           0.110     2.775    t1/green_timer[0]_C_i_1_n_0
    SLICE_X83Y95         FDPE                                         r  t1/green_timer_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt18_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.120ns  (logic 0.745ns (9.173%)  route 7.375ns (90.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.375     8.120    cc/rst_IBUF
    SLICE_X73Y120        FDCE                                         f  cc/cnt18_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.089     3.864    cc/CLK
    SLICE_X73Y120        FDCE                                         r  cc/cnt18_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt18_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.120ns  (logic 0.745ns (9.173%)  route 7.375ns (90.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.375     8.120    cc/rst_IBUF
    SLICE_X72Y120        FDCE                                         f  cc/cnt18_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.089     3.864    cc/CLK
    SLICE_X72Y120        FDCE                                         r  cc/cnt18_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt18_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.120ns  (logic 0.745ns (9.173%)  route 7.375ns (90.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.375     8.120    cc/rst_IBUF
    SLICE_X72Y120        FDCE                                         f  cc/cnt18_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.089     3.864    cc/CLK
    SLICE_X72Y120        FDCE                                         r  cc/cnt18_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt18_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.120ns  (logic 0.745ns (9.173%)  route 7.375ns (90.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.375     8.120    cc/rst_IBUF
    SLICE_X72Y120        FDCE                                         f  cc/cnt18_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.089     3.864    cc/CLK
    SLICE_X72Y120        FDCE                                         r  cc/cnt18_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 0.745ns (9.242%)  route 7.314ns (90.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.314     8.059    cc/rst_IBUF
    SLICE_X54Y119        FDCE                                         f  cc/cnt15_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.085     3.860    cc/CLK
    SLICE_X54Y119        FDCE                                         r  cc/cnt15_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 0.745ns (9.242%)  route 7.314ns (90.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.314     8.059    cc/rst_IBUF
    SLICE_X54Y119        FDCE                                         f  cc/cnt15_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.085     3.860    cc/CLK
    SLICE_X54Y119        FDCE                                         r  cc/cnt15_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 0.745ns (9.242%)  route 7.314ns (90.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.314     8.059    cc/rst_IBUF
    SLICE_X55Y119        FDCE                                         f  cc/cnt15_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.085     3.860    cc/CLK
    SLICE_X55Y119        FDCE                                         r  cc/cnt15_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt15_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.059ns  (logic 0.745ns (9.242%)  route 7.314ns (90.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.314     8.059    cc/rst_IBUF
    SLICE_X54Y119        FDCE                                         f  cc/cnt15_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.085     3.860    cc/CLK
    SLICE_X54Y119        FDCE                                         r  cc/cnt15_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt18_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.030ns  (logic 0.745ns (9.276%)  route 7.285ns (90.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.285     8.030    cc/rst_IBUF
    SLICE_X72Y119        FDCE                                         f  cc/cnt18_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.090     3.865    cc/CLK
    SLICE_X72Y119        FDCE                                         r  cc/cnt18_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cc/cnt18_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.030ns  (logic 0.745ns (9.276%)  route 7.285ns (90.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=584, routed)         7.285     8.030    cc/rst_IBUF
    SLICE_X72Y119        FDCE                                         f  cc/cnt18_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         1.090     3.865    cc/CLK
    SLICE_X72Y119        FDCE                                         r  cc/cnt18_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cc/switch_prev_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.148ns (15.785%)  route 0.791ns (84.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.791     0.939    cc/switch_prev_reg[7]_0[5]
    SLICE_X94Y105        FDCE                                         r  cc/switch_prev_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.781     2.266    cc/CLK
    SLICE_X94Y105        FDCE                                         r  cc/switch_prev_reg[5]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cc/switch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.176ns (16.767%)  route 0.875ns (83.233%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.875     1.023    cc/switch_prev_reg[7]_0[5]
    SLICE_X94Y105        LUT2 (Prop_lut2_I0_O)        0.028     1.051 r  cc/switch[5]_i_1/O
                         net (fo=1, routed)           0.000     1.051    cc/switch[5]_i_1_n_0
    SLICE_X94Y105        FDCE                                         r  cc/switch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.781     2.266    cc/CLK
    SLICE_X94Y105        FDCE                                         r  cc/switch_reg[5]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.262ns (23.749%)  route 0.841ns (76.251%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 r  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.297     1.025    cc/cnt6[4]_i_2_n_0
    SLICE_X70Y101        LUT2 (Prop_lut2_I1_O)        0.028     1.053 r  cc/cnt6[4]_i_6/O
                         net (fo=1, routed)           0.000     1.053    cc/cnt6[4]_i_6_n_0
    SLICE_X70Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.103 r  cc/cnt6_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.103    cc/cnt6_reg[4]_i_1_n_7
    SLICE_X70Y101        FDCE                                         r  cc/cnt6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.747     2.232    cc/CLK
    SLICE_X70Y101        FDCE                                         r  cc/cnt6_reg[1]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.212ns (19.074%)  route 0.899ns (80.926%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 r  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.355     1.083    cc/cnt6[4]_i_2_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.028     1.111 r  cc/cnt10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.111    cc/cnt10[1]_i_1_n_0
    SLICE_X56Y103        FDCE                                         r  cc/cnt10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.740     2.225    cc/CLK
    SLICE_X56Y103        FDCE                                         r  cc/cnt10_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cc/switch_prev_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.152ns (13.626%)  route 0.961ns (86.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.961     1.112    cc/switch_prev_reg[7]_0[0]
    SLICE_X84Y100        FDCE                                         r  cc/switch_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.777     2.262    cc/CLK
    SLICE_X84Y100        FDCE                                         r  cc/switch_prev_reg[0]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt6_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.212ns (19.025%)  route 0.902ns (80.975%))
  Logic Levels:           5  (FDCE=1 LUT3=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 f  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 f  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 f  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.243     0.972    cc/cnt6[4]_i_2_n_0
    SLICE_X72Y102        LUT3 (Prop_lut3_I1_O)        0.028     1.000 r  cc/cnt6[7]_i_1/O
                         net (fo=8, routed)           0.115     1.114    cc/cnt6[7]_i_1_n_0
    SLICE_X71Y102        FDCE                                         r  cc/cnt6_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.747     2.232    cc/CLK
    SLICE_X71Y102        FDCE                                         r  cc/cnt6_reg[0]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.274ns (24.570%)  route 0.841ns (75.430%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 r  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.297     1.025    cc/cnt6[4]_i_2_n_0
    SLICE_X70Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     1.115 r  cc/cnt6_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.115    cc/cnt6_reg[4]_i_1_n_6
    SLICE_X70Y101        FDCE                                         r  cc/cnt6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.747     2.232    cc/CLK
    SLICE_X70Y101        FDCE                                         r  cc/cnt6_reg[2]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.217ns (19.436%)  route 0.899ns (80.564%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 r  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.355     1.083    cc/cnt6[4]_i_2_n_0
    SLICE_X56Y103        LUT5 (Prop_lut5_I0_O)        0.033     1.116 r  cc/cnt10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.116    cc/cnt10[2]_i_1_n_0
    SLICE_X56Y103        FDCE                                         r  cc/cnt10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.740     2.225    cc/CLK
    SLICE_X56Y103        FDCE                                         r  cc/cnt10_reg[2]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt10_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.212ns (18.475%)  route 0.936ns (81.525%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 r  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.391     1.120    cc/cnt6[4]_i_2_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.028     1.148 r  cc/cnt10[7]_i_1/O
                         net (fo=1, routed)           0.000     1.148    cc/cnt10[7]_i_1_n_0
    SLICE_X54Y103        FDCE                                         r  cc/cnt10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.740     2.225    cc/CLK
    SLICE_X54Y103        FDCE                                         r  cc/cnt10_reg[7]/C

Slack:                    inf
  Source:                 t2/direction_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cc/cnt10_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.212ns (18.459%)  route 0.937ns (81.541%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE                         0.000     0.000 r  t2/direction_reg/C
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  t2/direction_reg/Q
                         net (fo=3, routed)           0.136     0.236    t2/al2
    SLICE_X73Y90         LUT3 (Prop_lut3_I2_O)        0.028     0.264 r  t2/cnt10[7]_i_7/O
                         net (fo=19, routed)          0.334     0.597    cc/light2
    SLICE_X73Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.625 r  cc/cnt10[7]_i_6/O
                         net (fo=1, routed)           0.075     0.700    cc/cnt10[7]_i_6_n_0
    SLICE_X73Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.728 r  cc/cnt10[7]_i_2/O
                         net (fo=11, routed)          0.392     1.121    cc/cnt6[4]_i_2_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.028     1.149 r  cc/cnt10[5]_i_1/O
                         net (fo=1, routed)           0.000     1.149    cc/cnt10[5]_i_1_n_0
    SLICE_X54Y103        FDCE                                         r  cc/cnt10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=521, routed)         0.740     2.225    cc/CLK
    SLICE_X54Y103        FDCE                                         r  cc/cnt10_reg[5]/C





