{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488293536843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488293536843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 09:52:16 2017 " "Processing started: Tue Feb 28 09:52:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488293536843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488293536843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488293536843 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488293537711 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b0 register.v(17) " "Verilog HDL Compiler Directive warning at register.v(17): text macro \"b0\" is undefined" {  } { { "register.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/register.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1488293537880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "register.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293537880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537880 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BusMux BusMux.v " "Entity \"BusMux\" obtained from \"BusMux.v\" instead of from Quartus II megafunction library" {  } { { "BusMux.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/BusMux.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1488293537896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux " "Found entity 1: BusMux" {  } { { "BusMux.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/BusMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293537896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "mdr.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/mdr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293537911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file phase1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Phase1 " "Found entity 1: Phase1" {  } { { "Phase1.bdf" "" { Schematic "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/Phase1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293537911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus32_to_5_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus32_to_5_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus32_to_5_encoder " "Found entity 1: bus32_to_5_encoder" {  } { { "bus32_to_5_encoder.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/bus32_to_5_encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293537927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537927 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an operand ALU.v(19) " "Verilog HDL syntax error at ALU.v(19) near text \"not\";  expecting an operand" {  } { { "ALU.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/ALU.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537943 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"endcase\" ALU.v(22) " "Verilog HDL syntax error at ALU.v(22) near text \"endmodule\";  expecting \"endcase\"" {  } { { "ALU.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/ALU.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537943 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" carryLookAhead.v(9) " "Verilog HDL syntax error at carryLookAhead.v(9) near text \"\[\";  expecting \")\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" carryLookAhead.v(10) " "Verilog HDL syntax error at carryLookAhead.v(10) near text \"\[\";  expecting \")\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" carryLookAhead.v(11) " "Verilog HDL syntax error at carryLookAhead.v(11) near text \"\[\";  expecting \")\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" carryLookAhead.v(12) " "Verilog HDL syntax error at carryLookAhead.v(12) near text \"\[\";  expecting \")\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" carryLookAhead.v(13) " "Verilog HDL syntax error at carryLookAhead.v(13) near text \"\[\";  expecting \")\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" carryLookAhead.v(18) " "Verilog HDL syntax error at carryLookAhead.v(18) near text \"input\";  expecting \";\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier carryLookAhead.v(18) " "Verilog HDL syntax error at carryLookAhead.v(18) near text \"\[\";  expecting an identifier" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" carryLookAhead.v(19) " "Verilog HDL syntax error at carryLookAhead.v(19) near text \"begin\";  expecting \"endmodule\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B carryLookAhead.v(20) " "Verilog HDL Declaration error at carryLookAhead.v(20): identifier \"B\" is already declared in the present scope" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "carry carryLookAhead.v(20) " "Verilog HDL Declaration error at carryLookAhead.v(20): identifier \"carry\" is already declared in the present scope" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" carryLookAhead.v(20) " "Verilog HDL syntax error at carryLookAhead.v(20) near text \")\";  expecting \";\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier carryLookAhead.v(26) " "Verilog HDL syntax error at carryLookAhead.v(26) near text \"\[\";  expecting an identifier" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" carryLookAhead.v(27) " "Verilog HDL syntax error at carryLookAhead.v(27) near text \"begin\";  expecting \"endmodule\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" carryLookAhead.v(29) " "Verilog HDL syntax error at carryLookAhead.v(29) near text \"for\";  expecting \"endmodule\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an identifier carryLookAhead.v(30) " "Verilog HDL syntax error at carryLookAhead.v(30) near text \";\";  expecting an identifier" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier carryLookAhead.v(36) " "Verilog HDL syntax error at carryLookAhead.v(36) near text \"\[\";  expecting an identifier" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier carryLookAhead.v(47) " "Verilog HDL syntax error at carryLookAhead.v(47) near text \"\[\";  expecting an identifier" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" carryLookAhead.v(48) " "Verilog HDL syntax error at carryLookAhead.v(48) near text \"begin\";  expecting \"endmodule\"" {  } { { "carryLookAhead.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/carryLookAhead.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookahead.v 0 0 " "Found 0 design units, including 0 entities, in source file carrylookahead.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537975 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \"end\" boothMultiply.v(16) " "Verilog HDL syntax error at boothMultiply.v(16) near text \"reg\";  expecting \"end\"" {  } { { "boothMultiply.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/boothMultiply.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"integer\";  expecting \";\" boothMultiply.v(18) " "Verilog HDL syntax error at boothMultiply.v(18) near text \"integer\";  expecting \";\"" {  } { { "boothMultiply.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/boothMultiply.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293537980 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "boothMultiply boothMultiply.v(1) " "Ignored design unit \"boothMultiply\" at boothMultiply.v(1) due to previous errors" {  } { { "boothMultiply.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/boothMultiply.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1488293537980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiply.v 0 0 " "Found 0 design units, including 0 entities, in source file boothmultiply.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537980 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" shl.v(10) " "Verilog HDL syntax error at shl.v(10) near end of file ;  expecting \"endmodule\"" {  } { { "shl.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/shl.v" 10 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1488293537996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 0 0 " "Found 0 design units, including 0 entities, in source file shl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293537996 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" shr.v(9) " "Verilog HDL syntax error at shr.v(9) near end of file ;  expecting \"endmodule\"" {  } { { "shr.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/shr.v" 9 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1488293538011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 0 0 " "Found 0 design units, including 0 entities, in source file shr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538011 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" ror.v(11) " "Verilog HDL syntax error at ror.v(11) near end of file ;  expecting \"endmodule\"" {  } { { "ror.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/ror.v" 11 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1488293538027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 0 0 " "Found 0 design units, including 0 entities, in source file ror.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotater.v 1 1 " "Found 1 design units, including 1 entities, in source file rotater.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotater " "Found entity 1: rotater" {  } { { "rotater.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/rotater.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293538027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538027 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" rol.v(11) " "Verilog HDL syntax error at rol.v(11) near end of file ;  expecting \"endmodule\"" {  } { { "rol.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/rol.v" 11 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1488293538043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 0 0 " "Found 0 design units, including 0 entities, in source file rol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538043 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "shiftl_tb.v(9) " "Verilog HDL error at shiftl_tb.v(9): constant value overflow" {  } { { "shiftl_tb.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/shiftl_tb.v" 9 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1488293538058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftl_tb " "Found entity 1: shiftl_tb" {  } { { "shiftl_tb.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/shiftl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293538058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538058 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" tb_test.v(16) " "Verilog HDL syntax error at tb_test.v(16) near text \"=\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(20) " "Verilog HDL syntax error at tb_test.v(20) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(21) " "Verilog HDL syntax error at tb_test.v(21) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(22) " "Verilog HDL syntax error at tb_test.v(22) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(23) " "Verilog HDL syntax error at tb_test.v(23) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(24) " "Verilog HDL syntax error at tb_test.v(24) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(25) " "Verilog HDL syntax error at tb_test.v(25) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(26) " "Verilog HDL syntax error at tb_test.v(26) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"presentState\" tb_test.v(27) " "Verilog HDL syntax error at tb_test.v(27) near text \"presentState\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"end\" tb_test.v(51) " "Verilog HDL syntax error at tb_test.v(51) near end of file ;  expecting \"end\"" {  } { { "tb_test.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/tb_test.v" 51 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_test.v 0 0 " "Found 0 design units, including 0 entities, in source file tb_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arraymultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file arraymultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrayMultiplier " "Found entity 1: arrayMultiplier" {  } { { "arrayMultiplier.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/arrayMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538080 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"end\" arrayMultiplier_tb.v(16) " "Verilog HDL syntax error at arrayMultiplier_tb.v(16) near end of file ;  expecting \"end\"" {  } { { "arrayMultiplier_tb.v" "" { Text "C:/Users/Owner/Documents/Fourth year/374/miniSRC/Phase1/arrayMultiplier_tb.v" 16 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1488293538096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arraymultiplier_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file arraymultiplier_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488293538096 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 38 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 38 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488293538211 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 09:52:18 2017 " "Processing ended: Tue Feb 28 09:52:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488293538211 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488293538211 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488293538211 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488293538211 ""}
