# MIPS
Implementation of a 5-stage pipelined Mips processor on verilog
