{
  "Top": "iiccomm3",
  "RtlTop": "iiccomm3",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "38",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "UCSD",
    "Library": "hlsip",
    "Name": "iiccomm3",
    "Version": "1.0",
    "DisplayName": "Iiccomm3",
    "Description": "HLS Core: Iiccomm3 Function",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/..\/iiccomm3.cpp",
      "..\/..\/main.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/iiccomm3_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/iiccomm3_iic_V_m_axi.vhd",
      "impl\/vhdl\/iiccomm3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/iiccomm3_AXILiteS_s_axi.v",
      "impl\/verilog\/iiccomm3_iic_V_m_axi.v",
      "impl\/verilog\/iiccomm3.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/iiccomm3_v1_0\/data\/iiccomm3.mdd",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/data\/iiccomm3.tcl",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/src\/xiiccomm3.c",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/src\/xiiccomm3.h",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/src\/xiiccomm3_hw.h",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/src\/xiiccomm3_linux.c",
      "impl\/misc\/drivers\/iiccomm3_v1_0\/src\/xiiccomm3_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS m_axi_iic_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_iic_V": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_iic_V",
      "data_width": "32",
      "param_prefix": "C_M_AXI_IIC_V",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "stat_reg_outValue1_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of stat_reg_outValue1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stat_reg_outValue1_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of stat_reg_outValue1_V"
            }]
        },
        {
          "offset": "0x14",
          "name": "stat_reg_outValue1_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of stat_reg_outValue1_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "stat_reg_outValue1_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal stat_reg_outValue1_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "stat_reg_outValue2_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of stat_reg_outValue2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stat_reg_outValue2_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of stat_reg_outValue2_V"
            }]
        },
        {
          "offset": "0x1c",
          "name": "stat_reg_outValue2_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of stat_reg_outValue2_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "stat_reg_outValue2_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal stat_reg_outValue2_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "stat_reg_outValue3_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of stat_reg_outValue3_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stat_reg_outValue3_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of stat_reg_outValue3_V"
            }]
        },
        {
          "offset": "0x24",
          "name": "stat_reg_outValue3_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of stat_reg_outValue3_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "stat_reg_outValue3_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal stat_reg_outValue3_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "stat_reg_outValue4_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of stat_reg_outValue4_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stat_reg_outValue4_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of stat_reg_outValue4_V"
            }]
        },
        {
          "offset": "0x2c",
          "name": "stat_reg_outValue4_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of stat_reg_outValue4_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "stat_reg_outValue4_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal stat_reg_outValue4_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "ctrl_reg_outValue_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of ctrl_reg_outValue_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl_reg_outValue_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ctrl_reg_outValue_V"
            }]
        },
        {
          "offset": "0x34",
          "name": "ctrl_reg_outValue_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of ctrl_reg_outValue_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "ctrl_reg_outValue_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal ctrl_reg_outValue_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "empty_pirq_outValue_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of empty_pirq_outValue_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "empty_pirq_outValue_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of empty_pirq_outValue_V"
            }]
        },
        {
          "offset": "0x3c",
          "name": "empty_pirq_outValue_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of empty_pirq_outValue_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "empty_pirq_outValue_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal empty_pirq_outValue_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "full_pirq_outValue_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of full_pirq_outValue_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "full_pirq_outValue_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of full_pirq_outValue_V"
            }]
        },
        {
          "offset": "0x44",
          "name": "full_pirq_outValue_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of full_pirq_outValue_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "full_pirq_outValue_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal full_pirq_outValue_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "tx_fifo_outValue1_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of tx_fifo_outValue1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tx_fifo_outValue1_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of tx_fifo_outValue1_V"
            }]
        },
        {
          "offset": "0x4c",
          "name": "tx_fifo_outValue1_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of tx_fifo_outValue1_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "tx_fifo_outValue1_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal tx_fifo_outValue1_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "tx_fifo_outValue2_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of tx_fifo_outValue2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tx_fifo_outValue2_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of tx_fifo_outValue2_V"
            }]
        },
        {
          "offset": "0x54",
          "name": "tx_fifo_outValue2_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of tx_fifo_outValue2_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "tx_fifo_outValue2_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal tx_fifo_outValue2_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "tx_fifo_outValue3_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of tx_fifo_outValue3_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tx_fifo_outValue3_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of tx_fifo_outValue3_V"
            }]
        },
        {
          "offset": "0x5c",
          "name": "tx_fifo_outValue3_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of tx_fifo_outValue3_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "tx_fifo_outValue3_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal tx_fifo_outValue3_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "rx_fifo_outValue_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of rx_fifo_outValue_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rx_fifo_outValue_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rx_fifo_outValue_V"
            }]
        },
        {
          "offset": "0x64",
          "name": "rx_fifo_outValue_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of rx_fifo_outValue_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "rx_fifo_outValue_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal rx_fifo_outValue_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "length1_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of length1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "length1_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of length1_V"
            }]
        },
        {
          "offset": "0x6c",
          "name": "length1_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of length1_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "length1_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal length1_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_iic_V_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_iic_V_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_iic_V_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_iic_V_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_iic_V_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_iic_V_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_iic_V_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_iic_V_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_iic_V_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_iic_V_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_iic_V_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_iic_V_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_iic_V_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_iic_V_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_iic_V_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_iic_V_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_iic_V_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_iic_V_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_iic_V_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_iic_V_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_iic_V_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_iic_V_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_iic_V_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_iic_V_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_iic_V_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_iic_V_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_iic_V_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_iic_V_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_iic_V_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_iic_V_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "stat_reg_outValue1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "16",
      "statusOffset": "20",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "24"
    },
    "stat_reg_outValue2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "24",
      "statusOffset": "28",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "24"
    },
    "stat_reg_outValue3_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "32",
      "statusOffset": "36",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "24"
    },
    "stat_reg_outValue4_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "40",
      "statusOffset": "44",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "24"
    },
    "ctrl_reg_outValue_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "48",
      "statusOffset": "52",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "empty_pirq_outValue_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "56",
      "statusOffset": "60",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "full_pirq_outValue_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "64",
      "statusOffset": "68",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "tx_fifo_outValue1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "72",
      "statusOffset": "76",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "tx_fifo_outValue2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "80",
      "statusOffset": "84",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "tx_fifo_outValue3_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "88",
      "statusOffset": "92",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "rx_fifo_outValue_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "96",
      "statusOffset": "100",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "38"
    },
    "length1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "104",
      "statusOffset": "108",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "9"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "iic_V": {
      "interfaceRef": "m_axi_iic_V",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "iiccomm3"},
    "Metrics": {"iiccomm3": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "38",
          "LatencyWorst": "38",
          "PipelineII": "39",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.50"
        },
        "Area": {
          "BRAM_18K": "2",
          "FF": "1153",
          "LUT": "1708",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-08-08 15:38:23 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
