# verilog-hdl-format README

## å‰è¨€ 
- æ³¨æ„ğŸ”´:é«˜äº®ä»£ç çš„æ—¶å€™éœ€è¦åˆ‡æ¢é¢œè‰²ä¸»é¢˜ä¸º:æ·±è‰²+
- æå‡ğŸŸ¢:å¦‚æœå¤§å®¶æœ‰å¥½çš„ä¿®æ”¹æ„è§,è¯·ç»™æˆ‘ç•™è¨€. ğŸ§:1391074994 ğŸ§è£™: 819816965
- å¦‚æœå¥½ç”¨,è¯·è®°å¾—ç»™ä¸ªå¥½è¯„ğŸ˜˜ğŸ˜˜ğŸ˜˜.

## åŠŸèƒ½
1. å®ç°verilogä»£ç æ ¼å¼åŒ–åŠŸèƒ½ï¼ˆå˜é‡å¯¹é½ï¼Œé€—å·å¯¹é½ï¼Œæ‹¬å·å¯¹é½ï¼‰ã€‚åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ verilogã€‚ å¿«æ·é”® CTRL + L;
2. ä¸€ä»¶ä¾‹åŒ–åŠŸèƒ½,ä¾‹åŒ–çš„ä»£ç è‡ªåŠ¨å¤åˆ¶åˆ°å‰ªåˆ‡æ¿ã€‚åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert_instanceã€‚
3. ucfè½¬xdcæ–‡ä»¶:
   1. æ­£å¸¸é¡ºåºè½¬æ¢ã€‚ åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert UCF to XDC NORMAL ORDERã€‚
   2. å¯å®ç°åºå·çš„ä»å°åˆ°å¤§çš„æ’åˆ—ã€‚ åŠŸèƒ½è§¦å‘ï¼šæŒ‰ä¸‹ ctrl+shift+p :è¾“å…¥ Convert UCF to XDC SORT ORDERã€‚
4. è¯­æ³•é«˜åŠŸèƒ½ï¼šucf,xdc,do,tclè¯­æ³•é«˜äº®ï¼Œverilogè¯­æ³•é«˜äº®ï¼Œé«˜äº‘.cstè¯­æ³•é«˜äº®ã€‚
5. verilogä»£ç å¸¸ç”¨ç‰‡æ®µã€‚
6. verilogä»£ç å®šä¹‰å˜é‡æ‚¬åœæ˜¾ç¤ºã€‚
7. ä»£ç é”™è¯¯æ£€æŸ¥:åŠ å…¥[Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)çš„linter(verilogè¯­æ³•æ£€æµ‹)åŠŸèƒ½
8. vivadoä»¿çœŸæ–‡ä»¶çš„å¿«é€Ÿè½¬æ¢åŠŸèƒ½ 

* æ“ä½œèŒƒä¾‹:[bilibi ç¤ºèŒƒé“¾æ¥](https://www.bilibili.com/video/BV1dP411t7ZS/?vd_source=99e34f775e17481ae5a0ed7fad6b00cc)
* æ¼”ç¤ºæ–‡æ¡£é“¾æ¥:[CSDNæ¼”ç¤ºæ–‡æ¡£é“¾æ¥](https://blog.csdn.net/weixin_44830487/article/details/133364935?csdn_share_tail=%7B%22type%22%3A%22blog%22%2C%22rType%22%3A%22article%22%2C%22rId%22%3A%22133364935%22%2C%22source%22%3A%22weixin_44830487%22%7D)
## åŠŸèƒ½ä»‹ç»

5. ä»£ç ç‰‡æ®µ:æ”¯æŒè¾“å…¥çš„ä»£ç ç‰‡æ®µ:  | module | geli | jishuqi | shangshenyan | tb | zhuangtaiji | always | dapai | assign | alwaysposclk | alwaysnegclk | begin | end | initial | case | reg | regarray | regmemory | wire | wirearray | array | parameter | localparam | integer | signed | include | def | ifdef | ifndef | elsif | endif | undef | ts | default_nettype | ternary | if | ifelse | for | while | forever | function | generate |genvar
      å…¶ä¸­ æ¯”è¾ƒå¸¸ç”¨çš„éƒ¨åˆ†:module/geli/jishuqi/shangshenyan/tb/zhuangtaiji/always/dapai



## Thanks

* [verilog-simplealign](https://github.com/CENZONGJUN/verilog-simplealign)
* [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)

# ENGLISH 

