// Seed: 1292547920
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  wire id_3;
  id_4(
      .id_0(id_0), .id_1(1), .id_2(1'b0), .id_3(1), .id_4(id_3), .id_5(id_1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    output wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output supply1 id_11
);
  assign id_7 = id_10 * id_10 - 1;
  wire id_13;
  wor  id_14 = id_4;
  always @*;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign id_13 = 1;
  wire id_15;
endmodule
