# RISC-V SoC Design and Fabrication â€“ National-Level VLSI Lab Initiative

This repository documents a comprehensive, hands-on journey of designing, implementing, and fabricating a custom RISC-V System-on-Chip (SoC) using **Synopsys EDA tools** and the **SCL180nm PDK**. This project is part of the **RISC-V SoC Lab**, a national initiative under Indiaâ€™s Semiconductor Mission, aimed at empowering students and professionals with real-world VLSI chip development skillsâ€”from **RTL to Tapeout and Post-Silicon Validation**.

## ğŸš€ Project Goal

To bridge the gap between academic learning and industry-grade silicon design by enabling participants to:
- Design and validate custom RTL architectures.
- Integrate and simulate custom IPs.
- Perform backend physical design and signoff.
- Fabricate actual silicon through national foundries.
- Validate the chip post-fabrication on hardware.

## ğŸ“Œ Project Highlights

- ğŸ”§ **Repository Setup & Functional Validation**
- ğŸ§© **Custom IP Integration**
- âš™ï¸ **Full-Chip Gate-Level Simulation**
- ğŸ› ï¸ **Physical Design Preparation**
- ğŸ§± **Full-Chip Implementation**
- âœ… **Signoff & Tapeout**
- ğŸ”¬ **Post-Silicon Validation**

## ğŸ“š Structure

This main repository provides a **brief overview and links** to detailed week-wise submodules documenting individual stages of the SoC development process.

## ğŸ¯ Audience

Ideal for:
- VLSI and computer architecture students
- Academics and educators building curriculum material
- Aspiring silicon designers and verification engineers

## ğŸ‡®ğŸ‡³ Aligned With

**Indiaâ€™s Semiconductor Mission** to create a skilled ecosystem of silicon designers who *donâ€™t just simulateâ€”but fabricate.*

---

For detailed week-wise progress, check the individual folders and sub-README files in this repository.
