#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 23 16:11:45 2024
# Process ID: 52525
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 2551.998 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
open_project /home/vanloi/Documents/Loi_study/DSP/ps_pl_bram/ps_pl_bram.xpr
update_compile_order -fileset sources_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd}
reset_run synth_1
reset_run pynqz2_example_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs pynqz2_example_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_auto_pc_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_proc_sys_reset_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_xbar_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_blk_mem_gen_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_axi_bram_ctrl_0_0_synth_1]
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs pynqz2_example]
close_project
create_project pynqz2 /home/vanloi/Documents/Loi_study/DSP/pynqz2 -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "pynqz2_example"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 135 -208} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {2 520 -431} [get_bd_cells processing_system7_0]
set_property location {1 199 -326} [get_bd_cells proc_sys_reset_0]
set_property location {2 561 -464} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
set_property location {1 181 -500} [get_bd_cells proc_sys_reset_0]
set_property location {2 570 -365} [get_bd_cells processing_system7_0]
set_property location {2 517 -346} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {3.5 1194 -333} [get_bd_cells axi_interconnect_0]
set_property location {3 1182 -216} [get_bd_cells axi_interconnect_0]
set_property location {3 1194 -210} [get_bd_cells axi_interconnect_0]
set_property location {3 1190 -256} [get_bd_cells axi_interconnect_0]
set_property location {3 1139 -246} [get_bd_cells axi_interconnect_0]
set_property location {3 1176 -264} [get_bd_cells axi_interconnect_0]
set_property location {3 1173 -238} [get_bd_cells axi_interconnect_0]
set_property location {3 1192 -246} [get_bd_cells axi_interconnect_0]
set_property location {3 1189 -258} [get_bd_cells axi_interconnect_0]
set_property location {3 1196 -364} [get_bd_cells axi_interconnect_0]
set_property location {3 1193 -246} [get_bd_cells axi_interconnect_0]
set_property location {3 1203 -233} [get_bd_cells axi_interconnect_0]
set_property location {3 1190 -240} [get_bd_cells axi_interconnect_0]
set_property location {3 1190 -250} [get_bd_cells axi_interconnect_0]
set_property location {3 1190 -260} [get_bd_cells axi_interconnect_0]
set_property location {3 1190 -270} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins axi_interconnect_0/M01_ARESETN]
set_property location {3 1165 -488} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "leds_4bits" -ip_intf "axi_gpio_0/GPIO" -diagram "pynqz2_example" 
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3 922 469} [get_bd_cells axi_bram_ctrl_0]
set_property location {4 1145 386} [get_bd_cells blk_mem_gen_0]
apply_board_connection -board_interface "sws_2bits" -ip_intf "/axi_gpio_0/GPIO2" -diagram "pynqz2_example" 
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
regenerate_bd_layout
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
set_property range 2K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
add_files -norecurse /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hdl/pynqz2_example_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
