Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sat Nov  4 23:12:40 2023
| Host              : 400p1t176rg0516 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.906        0.000                      0                41373        0.010        0.000                      0                41373        3.500        0.000                       0                 14339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.906        0.000                      0                41277        0.010        0.000                      0                41277        3.500        0.000                       0                 14339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.452        0.000                      0                   96        0.261        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 3.670ns (62.285%)  route 2.222ns (37.715%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     8.496 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[7]
                         net (fo=1, routed)           0.034     8.530    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[63]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.436    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 3.660ns (62.232%)  route 2.221ns (37.768%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.486 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[5]
                         net (fo=1, routed)           0.033     8.519    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[61]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[59]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.435    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[59]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 3.656ns (62.195%)  route 2.222ns (37.805%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     8.482 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[6]
                         net (fo=1, routed)           0.034     8.516    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[62]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[60]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.435    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[60]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 3.618ns (61.971%)  route 2.220ns (38.029%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     8.444 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[4]
                         net (fo=1, routed)           0.032     8.476    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[60]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[58]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.436    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[58]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 3.613ns (61.917%)  route 2.222ns (38.083%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     8.439 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[3]
                         net (fo=1, routed)           0.034     8.473    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[59]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[57]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.435    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[57]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 3.605ns (61.875%)  route 2.221ns (38.125%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.431 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.033     8.464    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[57]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[55]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.435    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[55]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.617ns (62.460%)  route 2.174ns (37.540%))
  Logic Levels:           19  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 12.372 - 10.000 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 1.299ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.186ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.446     2.713    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X18Y12         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.829 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=16, routed)          0.455     3.283    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X13Y28         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.503 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_624[7]_i_5/O
                         net (fo=16, routed)          0.459     3.962    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_624[7]_i_5_n_0
    SLICE_X12Y29         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080     4.042 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_7__3/O
                         net (fo=2, routed)           0.106     4.148    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_7__3_n_0
    SLICE_X11Y29         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.206 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_2__4/O
                         net (fo=2, routed)           0.365     4.571    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/B[4]
    DSP48E2_X3Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216     4.787 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097     4.884 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     4.884    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[5])
                                                      0.773     5.657 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.657    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X3Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.724 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.724    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X3Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.451 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.451    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X3Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.597 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.263     6.860    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/P[3]
    SLICE_X14Y31         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199     7.059 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_3/O
                         net (fo=2, routed)           0.271     7.330    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_3_n_0
    SLICE_X14Y31         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     7.516 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_10/O
                         net (fo=1, routed)           0.012     7.528    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_10_n_0
    SLICE_X14Y31         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.699 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.729    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[5]_i_1_n_0
    SLICE_X14Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.794 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.824    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[13]_i_1_n_0
    SLICE_X14Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.889 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.919    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/CO[0]
    SLICE_X14Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.014    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[29]_i_1_n_0
    SLICE_X14Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.079 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.109    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[37]_i_1_n_0
    SLICE_X14Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.174 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.204    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[45]_i_1_n_0
    SLICE_X14Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.269 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.299    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[53]_i_1_n_0
    SLICE_X14Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     8.470 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[61]_i_2/O[7]
                         net (fo=1, routed)           0.034     8.504    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/sext_ln91_1_fu_2959_p1[61]
    SLICE_X14Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.156    12.372    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[61]/C
                         clock pessimism              0.195    12.568    
                         clock uncertainty           -0.130    12.438    
    SLICE_X14Y38         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.482    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[61]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 3.592ns (61.779%)  route 2.222ns (38.221%))
  Logic Levels:           20  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 12.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.299ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.186ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.371     2.638    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.753 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/indvar_flatten_fu_118_reg[8]/Q
                         net (fo=3, routed)           0.149     2.901    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611_reg[0][8]
    SLICE_X9Y25          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     3.128 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2/O
                         net (fo=1, routed)           0.046     3.174    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.231 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_reg_611[0]_i_1/O
                         net (fo=18, routed)          0.222     3.454    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/icmp_ln80_fu_275_p2
    SLICE_X8Y26          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     3.591 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1/O
                         net (fo=2, routed)           0.139     3.730    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_8__1_n_0
    SLICE_X8Y26          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.821 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product_i_2__2/O
                         net (fo=2, routed)           0.653     4.474    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/B[5]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.216     4.690 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.690    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     4.787 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     5.560 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.627 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.627    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.354 f  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.354    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.500 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.430     6.930    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/mul_7ns_19ns_25_1_1_U266_n_19
    SLICE_X5Y25          LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.144     7.074 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3/O
                         net (fo=2, routed)           0.286     7.360    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_3_n_0
    SLICE_X5Y25          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     7.497 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10/O
                         net (fo=1, routed)           0.021     7.518    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622[5]_i_10_n_0
    SLICE_X5Y25          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.693 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.723    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[5]_i_1_n_0
    SLICE_X5Y26          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.788 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.818    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[13]_i_1_n_0
    SLICE_X5Y27          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.883 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.913    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[21]_i_1_n_0
    SLICE_X5Y28          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.978 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.008    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[29]_i_1_n_0
    SLICE_X5Y29          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.073 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.062     8.135    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[37]_i_1_n_0
    SLICE_X5Y30          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.200 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.230    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[45]_i_1_n_0
    SLICE_X5Y31          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.295 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[53]_i_1_n_0
    SLICE_X5Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     8.418 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.034     8.452    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/add_ln79_2_fu_314_p2[58]
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.109    12.325    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[56]/C
                         clock pessimism              0.196    12.521    
                         clock uncertainty           -0.130    12.392    
    SLICE_X5Y32          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.435    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln80_mid2_v_reg_622_reg[56]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 3.607ns (62.406%)  route 2.173ns (37.595%))
  Logic Levels:           19  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 12.372 - 10.000 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 1.299ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.186ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.446     2.713    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X18Y12         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.829 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=16, routed)          0.455     3.283    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X13Y28         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.503 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_624[7]_i_5/O
                         net (fo=16, routed)          0.459     3.962    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_624[7]_i_5_n_0
    SLICE_X12Y29         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080     4.042 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_7__3/O
                         net (fo=2, routed)           0.106     4.148    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_7__3_n_0
    SLICE_X11Y29         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.206 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_2__4/O
                         net (fo=2, routed)           0.365     4.571    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/B[4]
    DSP48E2_X3Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216     4.787 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097     4.884 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     4.884    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[5])
                                                      0.773     5.657 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.657    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X3Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.724 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.724    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X3Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.451 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.451    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X3Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.597 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.263     6.860    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/P[3]
    SLICE_X14Y31         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199     7.059 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_3/O
                         net (fo=2, routed)           0.271     7.330    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_3_n_0
    SLICE_X14Y31         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     7.516 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_10/O
                         net (fo=1, routed)           0.012     7.528    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_10_n_0
    SLICE_X14Y31         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.699 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.729    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[5]_i_1_n_0
    SLICE_X14Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.794 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.824    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[13]_i_1_n_0
    SLICE_X14Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.889 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.919    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/CO[0]
    SLICE_X14Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.014    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[29]_i_1_n_0
    SLICE_X14Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.079 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.109    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[37]_i_1_n_0
    SLICE_X14Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.174 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.204    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[45]_i_1_n_0
    SLICE_X14Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.269 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.299    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[53]_i_1_n_0
    SLICE_X14Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     8.460 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[61]_i_2/O[5]
                         net (fo=1, routed)           0.033     8.493    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/sext_ln91_1_fu_2959_p1[59]
    SLICE_X14Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.156    12.372    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[59]/C
                         clock pessimism              0.195    12.568    
                         clock uncertainty           -0.130    12.438    
    SLICE_X14Y38         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.482    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[59]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 3.603ns (62.369%)  route 2.174ns (37.631%))
  Logic Levels:           19  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 12.372 - 10.000 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 1.299ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.186ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.446     2.713    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X18Y12         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.829 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=16, routed)          0.455     3.283    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X13Y28         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     3.503 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_624[7]_i_5/O
                         net (fo=16, routed)          0.459     3.962    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_624[7]_i_5_n_0
    SLICE_X12Y29         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080     4.042 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_7__3/O
                         net (fo=2, routed)           0.106     4.148    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_7__3_n_0
    SLICE_X11Y29         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     4.206 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/tmp_product_i_2__4/O
                         net (fo=2, routed)           0.365     4.571    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/B[4]
    DSP48E2_X3Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.216     4.787 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     4.787    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.097     4.884 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     4.884    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[5])
                                                      0.773     5.657 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     5.657    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_MULTIPLIER.U<5>
    DSP48E2_X3Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     5.724 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     5.724    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_M_DATA.U_DATA<5>
    DSP48E2_X3Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     6.451 f  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.451    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_ALU.ALU_OUT<5>
    DSP48E2_X3Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     6.597 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/tmp_product/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.263     6.860    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/P[3]
    SLICE_X14Y31         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199     7.059 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_3/O
                         net (fo=2, routed)           0.271     7.330    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_3_n_0
    SLICE_X14Y31         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     7.516 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_10/O
                         net (fo=1, routed)           0.012     7.528    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934[5]_i_10_n_0
    SLICE_X14Y31         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     7.699 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[5]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.729    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[5]_i_1_n_0
    SLICE_X14Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.794 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.824    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[13]_i_1_n_0
    SLICE_X14Y33         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.889 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_6934_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.919    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/CO[0]
    SLICE_X14Y34         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.014    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[29]_i_1_n_0
    SLICE_X14Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.079 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.109    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[37]_i_1_n_0
    SLICE_X14Y36         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.174 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.204    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[45]_i_1_n_0
    SLICE_X14Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.269 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.299    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[53]_i_1_n_0
    SLICE_X14Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.456 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/mul_6ns_19ns_24_1_1_U364/i3_addr_reg_6934_reg[61]_i_2/O[6]
                         net (fo=1, routed)           0.034     8.490    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/sext_ln91_1_fu_2959_p1[60]
    SLICE_X14Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.156    12.372    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/ap_clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[60]/C
                         clock pessimism              0.195    12.568    
                         clock uncertainty           -0.130    12.438    
    SLICE_X14Y38         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.482    design_1_i/srcnn_0/inst/grp_conv3_fu_346/grp_load_input_buffer_c3_fu_619/i3_addr_reg_6934_reg[60]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  3.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.111ns (48.052%)  route 0.120ns (51.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.173ns (routing 1.186ns, distribution 0.987ns)
  Clock Net Delay (Destination): 2.441ns (routing 1.299ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.173     2.389    design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.500 r  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[5]/Q
                         net (fo=1, routed)           0.120     2.620    design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/fifo_rreq_n_87
    SLICE_X5Y68          FDRE                                         r  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.441     2.708    design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X5Y68          FDRE                                         r  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[7]/C
                         clock pessimism             -0.199     2.509    
    SLICE_X5Y68          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.611    design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.112ns (40.025%)  route 0.168ns (59.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      2.124ns (routing 1.186ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.299ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.124     2.340    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X10Y59         FDRE                                         r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.452 r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[31]/Q
                         net (fo=4, routed)           0.168     2.620    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_97
    SLICE_X9Y62          FDRE                                         r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.404     2.671    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X9Y62          FDRE                                         r  design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[31]/C
                         clock pessimism             -0.164     2.507    
    SLICE_X9Y62          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.609    design_1_i/srcnn_0/inst/i1_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/tmp_addr_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.114ns (50.443%)  route 0.112ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.123ns (routing 1.186ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.299ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.123     2.339    design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X7Y16          FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.453 r  design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[41]/Q
                         net (fo=1, routed)           0.112     2.565    design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/fifo_wreq_n_52
    SLICE_X6Y16          FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/tmp_addr_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.383     2.650    design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/ap_clk
    SLICE_X6Y16          FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/tmp_addr_reg[43]/C
                         clock pessimism             -0.196     2.454    
    SLICE_X6Y16          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.555    design_1_i/srcnn_0/inst/i2_m_axi_U/store_unit/tmp_addr_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.113ns (46.502%)  route 0.130ns (53.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.149ns (routing 1.186ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.299ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.149     2.365    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X17Y37         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.478 r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[58]/Q
                         net (fo=1, routed)           0.130     2.608    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq_n_34
    SLICE_X18Y37         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.424     2.691    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/ap_clk
    SLICE_X18Y37         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[60]/C
                         clock pessimism             -0.196     2.495    
    SLICE_X18Y37         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.597    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_316/sub_ln80_reg_899_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln79_cast_reg_602_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.119ns (routing 1.186ns, distribution 0.933ns)
  Clock Net Delay (Destination): 2.377ns (routing 1.299ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.119     2.335    design_1_i/srcnn_0/inst/grp_conv2_fu_316/ap_clk
    SLICE_X10Y25         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/sub_ln80_reg_899_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.447 r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/sub_ln80_reg_899_reg[7]/Q
                         net (fo=1, routed)           0.113     2.560    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln79_cast_reg_602_reg[19]_0[5]
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln79_cast_reg_602_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.377     2.644    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln79_cast_reg_602_reg[7]/C
                         clock pessimism             -0.196     2.448    
    SLICE_X9Y25          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.549    design_1_i/srcnn_0/inst/grp_conv2_fu_316/grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295/sext_ln79_cast_reg_602_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/tmp_addr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.111ns (53.093%)  route 0.098ns (46.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.113ns (routing 1.186ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.299ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.113     2.329    design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/ap_clk
    SLICE_X1Y47          FDRE                                         r  design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/tmp_addr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.440 r  design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/tmp_addr_reg[58]/Q
                         net (fo=2, routed)           0.098     2.538    design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[70]_0[56]
    SLICE_X0Y47          FDRE                                         r  design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.352     2.619    design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X0Y47          FDRE                                         r  design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[58]/C
                         clock pessimism             -0.196     2.423    
    SLICE_X0Y47          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.526    design_1_i/srcnn_0/inst/w1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_280/trunc_ln33_reg_2299_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_280/or_ln115_reg_2444_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.115ns (48.139%)  route 0.124ns (51.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.095ns (routing 1.186ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.299ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.095     2.311    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/trunc_ln33_reg_2299_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.426 r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/trunc_ln33_reg_2299_reg[0]/Q
                         net (fo=4, routed)           0.124     2.550    design_1_i/srcnn_0/inst/grp_conv1_fu_280/trunc_ln33_reg_2299[0]
    SLICE_X3Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/or_ln115_reg_2444_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.364     2.631    design_1_i/srcnn_0/inst/grp_conv1_fu_280/ap_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_280/or_ln115_reg_2444_reg[0]/C
                         clock pessimism             -0.196     2.434    
    SLICE_X3Y31          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.537    design_1_i/srcnn_0/inst/grp_conv1_fu_280/or_ln115_reg_2444_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.566%)  route 0.123ns (52.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      2.217ns (routing 1.186ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.299ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.217     2.433    design_1_i/srcnn_0/inst/control_s_axi_U/ap_clk
    SLICE_X14Y62         FDRE                                         r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.545 r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights_reg[29]/Q
                         net (fo=3, routed)           0.123     2.668    design_1_i/srcnn_0/inst/conv3_weights[29]
    SLICE_X15Y61         FDRE                                         r  design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.484     2.751    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X15Y61         FDRE                                         r  design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[29]/C
                         clock pessimism             -0.198     2.552    
    SLICE_X15Y61         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.655    design_1_i/srcnn_0/inst/conv3_weights_read_reg_444_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.112ns (48.908%)  route 0.117ns (51.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.141ns (routing 1.186ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.299ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.141     2.357    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X17Y30         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.469 r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[7]/Q
                         net (fo=1, routed)           0.117     2.586    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/fifo_rreq_n_85
    SLICE_X18Y30         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.400     2.667    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/ap_clk
    SLICE_X18Y30         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[9]/C
                         clock pessimism             -0.196     2.471    
    SLICE_X18Y30         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.573    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_346/add_ln137_3_reg_1669_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_346/trunc_ln147_1_reg_1688_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.059%)  route 0.126ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.163ns (routing 1.186ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.299ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.163     2.379    design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_clk
    SLICE_X14Y53         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/add_ln137_3_reg_1669_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.491 r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/add_ln137_3_reg_1669_reg[51]/Q
                         net (fo=1, routed)           0.126     2.617    design_1_i/srcnn_0/inst/grp_conv3_fu_346/add_ln137_3_reg_1669[51]
    SLICE_X16Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/trunc_ln147_1_reg_1688_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.430     2.697    design_1_i/srcnn_0/inst/grp_conv3_fu_346/ap_clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_346/trunc_ln147_1_reg_1688_reg[49]/C
                         clock pessimism             -0.196     2.501    
    SLICE_X16Y54         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.604    design_1_i/srcnn_0/inst/grp_conv3_fu_346/trunc_ln147_1_reg_1688_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y2  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y3  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y4  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y1  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y2  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y3  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y4  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y29  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y29  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y85  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y85  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y29  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y29  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y85  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X2Y85  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.344ns (27.732%)  route 0.896ns (72.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.649     3.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.344ns (27.732%)  route 0.896ns (72.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.649     3.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.344ns (27.732%)  route 0.896ns (72.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.649     3.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.344ns (27.732%)  route 0.896ns (72.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.649     3.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.344ns (27.732%)  route 0.896ns (72.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.649     3.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.344ns (27.799%)  route 0.893ns (72.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.646     3.897    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.344ns (27.799%)  route 0.893ns (72.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.646     3.897    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.344ns (27.799%)  route 0.893ns (72.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.186ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.646     3.897    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y108         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.160    12.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y108         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.199    12.575    
                         clock uncertainty           -0.130    12.445    
    SLICE_X8Y108         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    12.352    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.344ns (27.533%)  route 0.905ns (72.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 12.388 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.186ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.658     3.909    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y107         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.172    12.388    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.199    12.587    
                         clock uncertainty           -0.130    12.458    
    SLICE_X8Y107         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.344ns (27.533%)  route 0.905ns (72.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 12.388 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.299ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.186ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.393     2.660    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.778 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y105         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.251 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.658     3.909    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y107         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.172    12.388    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.199    12.587    
                         clock uncertainty           -0.130    12.458    
    SLICE_X8Y107         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    12.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  8.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.121ns (44.034%)  route 0.154ns (55.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.736    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.144     1.493    
    SLICE_X9Y101         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     1.475    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.121ns (44.034%)  route 0.154ns (55.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.736    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.145     1.489    
    SLICE_X9Y101         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.121ns (44.034%)  route 0.154ns (55.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.736    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.145     1.489    
    SLICE_X9Y101         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.121ns (44.034%)  route 0.154ns (55.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.736    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.145     1.489    
    SLICE_X9Y101         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.121ns (44.034%)  route 0.154ns (55.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.736    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.145     1.489    
    SLICE_X9Y101         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.121ns (44.034%)  route 0.154ns (55.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.736    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.145     1.489    
    SLICE_X9Y101         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.471    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.121ns (43.093%)  route 0.160ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.083     1.742    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.145     1.493    
    SLICE_X8Y101         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.475    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.121ns (43.093%)  route 0.160ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.083     1.742    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.145     1.493    
    SLICE_X8Y101         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     1.475    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.121ns (43.093%)  route 0.160ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.083     1.742    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.145     1.493    
    SLICE_X8Y101         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     1.475    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.121ns (43.093%)  route 0.160ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.310ns (routing 0.716ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.310     1.461    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.545 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.622    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y101         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.659 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.083     1.742    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.451     1.638    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.145     1.493    
    SLICE_X8Y101         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     1.475    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.267    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 0.223ns (6.217%)  route 3.364ns (93.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.269ns (routing 1.186ns, distribution 1.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           3.076     3.076    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y13         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     3.299 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.288     3.587    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y14         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.269     2.485    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.103ns (6.969%)  route 1.375ns (93.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.507ns (routing 0.782ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.291     1.291    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y13         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.103     1.394 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.084     1.478    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y14         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.507     1.694    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y14         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 0.158ns (5.731%)  route 2.599ns (94.269%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 1.299ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.186ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.422     2.689    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.803 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.937     3.740    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.784 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5886, routed)        1.662     5.446    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.166     2.382    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 0.158ns (5.731%)  route 2.599ns (94.269%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 1.299ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.186ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.422     2.689    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.803 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.937     3.740    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.784 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5886, routed)        1.662     5.446    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.166     2.382    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.741ns  (logic 0.158ns (5.764%)  route 2.583ns (94.236%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 1.299ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.422     2.689    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.803 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.937     3.740    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.784 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5886, routed)        1.646     5.430    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.152     2.368    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.741ns  (logic 0.158ns (5.764%)  route 2.583ns (94.236%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 1.299ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.422     2.689    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.803 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.937     3.740    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.784 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5886, routed)        1.646     5.430    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y105         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.152     2.368    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y105         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.158ns (5.771%)  route 2.580ns (94.229%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 1.299ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.186ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.422     2.689    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.803 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.937     3.740    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.784 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5886, routed)        1.643     5.427    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.151     2.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 0.158ns (5.771%)  route 2.580ns (94.229%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.422ns (routing 1.299ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.186ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.422     2.689    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y13         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.803 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.937     3.740    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.784 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5886, routed)        1.643     5.427    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y103         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.151     2.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y103         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.503ns  (logic 0.194ns (12.908%)  route 1.309ns (87.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.299ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.186ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.390     2.657    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y16         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.771 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=133, routed)         1.216     3.987    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X1Y31          LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     4.067 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.093     4.160    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y31          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.097     2.313    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y31          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.116ns (9.216%)  route 1.143ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.299ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.186ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.364     2.631    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.747 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.143     3.889    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y87          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.165     2.381    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y87          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.116ns (9.216%)  route 1.143ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.299ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.186ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.364     2.631    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.747 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.143     3.889    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y87          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.165     2.381    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y87          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.116ns (9.216%)  route 1.143ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.364ns (routing 1.299ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.186ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.364     2.631    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.747 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.143     3.889    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y87          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       2.165     2.381    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y87          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.083ns (23.663%)  route 0.268ns (76.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.782ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.268     1.783    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y72          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.440     1.627    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y72          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.083ns (23.663%)  route 0.268ns (76.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.782ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.268     1.783    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y72          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.440     1.627    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y72          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.083ns (23.663%)  route 0.268ns (76.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.782ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.268     1.783    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y72          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.440     1.627    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y72          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.083ns (20.943%)  route 0.313ns (79.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.313     1.829    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.083ns (20.943%)  route 0.313ns (79.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.313     1.829    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.083ns (20.943%)  route 0.313ns (79.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.782ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.313     1.829    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.447     1.634    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.083ns (20.088%)  route 0.330ns (79.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.782ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.330     1.846    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y76          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.457     1.644    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y76          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.083ns (20.088%)  route 0.330ns (79.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.782ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.330     1.846    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y76          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.457     1.644    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y76          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.083ns (20.088%)  route 0.330ns (79.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.782ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.330     1.846    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y76          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.457     1.644    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y76          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.083ns (17.793%)  route 0.383ns (82.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.282ns (routing 0.716ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.782ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.282     1.433    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y30          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.516 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.383     1.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=14344, routed)       1.440     1.627    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





