
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'111000111011111011000111010010111100111111000111010101010010 0'
T'111001110111110001100001100110000000111111000100010010100101 1'
T'011110001111000100010000001001101111011011111100101101111010 0'
T'011111011010001111001100011101011011111010110001101010011001 1'
T'000110111000010100000101011000011111101101101001000010010101 0'
T'110110101001001011010000101001110011101111011010111100010111 1'
T'111111110111101000011000000110110100101000101110001010100000 1'
T'111101100010110100100101001101101100010101110110101011111111 1'
T'111000101000110111101101011011001110111011100101011010111111 1'
T'100101010000110001000001101110011000100000000011001010000001 0'
T'101011010111001100100000110011001001010001111101101101111011 1'
T'111110011110100111000010100101000011110010000011000001010001 1'
T'101111000000100000100100110110111010100111101100100010011101 1'
T'011111001000111000100100100110011001101000001101000010100110 1'
T'100000101101111101110010001111100100100001101111000010010101 1'
T'111111011000101000101000010110011110000110100101101101101111 1'
T'110101111100011111100110101110000010111000011101001010000101 1'
T'111101110100111110000110000101000011001011001111100010100001 1'
T'010110111101011100110110011001010101101010010000101110000111 1'
T'011111011111011110101101000100000111101101001010100010000110 1'
T'100111010100001011000110000101100100001100000001001111000100 1'
T'001111110111011000001001100011010100011111000011101011101101 1'
T'111000000100111001001000100011011000000010001001100000110101 1'
T'010011101001010011011101001101001001000100100101011101001110 0'
T'111110011001101111100110001001010100100001000010000011101110 1'
T'100111000000100100010010101000011011001010011110111110010111 0'
T'100011111010100110010101101110000100101001011111110110000110 1'
T'000011101001011000111010100100001101100000101101111100110010 0'
T'111111111011111010101110011111100111100011100000000111011101 0'
T'001111100101010111111111100111001001111001100101010110000111 0'
T'111111111100101001011010101110000001111011100010000011111000 1'
T'011011000111111101100000011110100110111101000011000000010111 1'
T'101100100111101111010101001001001000110100010101000001111110 1'
T'111110011100001100001110101110010010101011010000100110010101 1'
T'111100111101111111001000100000000101011011011000101110001100 1'
T'111111110111111111111111100000111000101111100001111111111101 1'
T'010110011110001110100010000000001000000011100001010110001101 1'
T'100000100111110000111111011000100011001100111001001000111101 0'
T'011011000110111100010000001010011011100001000101000001101010 0'
T'111110010011000011011010000000110110111110001111101110011100 1'
T'010111100101111111011101000111000110001101111001001001101101 0'
T'011001110111111100110100101000000110011110101000001000101100 0'
T'100111100110110101101011101110010011001111001001000001000000 0'
T'010010100111110011101110010001110111000100101001001000000000 0'
T'001110010001110100011001000101000110101111011101011011100111 1'
T'011110011111111110000100001110010110000111010000100110101011 1'
T'010001010111101111010100011110010111010110001110010110100110 0'
T'001110011110011001011100000011100010000110011110010111110111 1'
T'010101000111111011110111011000110001111010100011011100001110 1'
T'000110101010110110001001100100100010100110000111111111101010 1'
T'111110110000100101011011001010101000110101001101100000000011 0'
T'111111110110111111111111111101111111111111111111100001111010 1'
T'101110110110100110101100010010000001011011111111000101011101 1'
T'101110110110110011111001110000010011111111111010100100011101 1'
T'001100010100110000000011101001000010011011011100101100001001 1'
T'101100110110101010001011110000001011001110010101101100000001 1'
T'001101010110101110000001001000001001111000010110101101011000 1'
T'110111111100000110110010001011010000111001011100010011110111 1'
T'011100010110101001110010010000001011111000111010001100100001 1'
T'100010010011010010000100001100010000010001110010000100001001 1'
T'100000010011010111101100001100010100000010011010100100011100 1'
T'101111000000110000001001000000101110101010101011001001011011 1'
T'010111110101000101011001000100111110100111001001111100110100 0'
T'000010111000101000111011100010000000011110001111011100000101 0'
T'100100100000100111110000000100100011100000001010101101001000 1'
T'011000010010111110011000110100011000110110010110110000111011 0'
T'000110001111011100111100101100000011100111010101101000011101 0'
T'010011011100001010011111001111000100000110100010011001001100 0'
T'111010000000101010000011010010110000011011011101001000001001 1'
T'000110010010100010110010100001100100010001011110111000100001 0'
T'101011110110100011101101111011000010000111101110010001000000 0'
T'001011010010111110111001111000110010101111001010001000100101 0'
T'111111110110111111111111111011111111111111111111100000111111 1'
T'101110110010001111010001001000100001000101000101000110101001 1'
T'111111011111111111111111111111110011111011111111101111111101 1'
T'111111111111111011111111001111110111101111011111111111111110 1'
T'101101111110111100000010000001110010001010001001001111010101 1'
T'101101111110111011111010111101000011111001100011000110001000 1'
T'111011001110001101000000001110010101100101010001000011101110 0'
T'111111101111111111111111101111111111111111101111101111111100 1'
T'111111101111111111111111111111110111111011111111001111111111 1'
T'000111111000101111001111100000100100101011011110101100001000 1'
T'111111111110111111111111110111111111111111111111111101011101 0'
T'111111111110111111111111111011111111111111111111111101101100 0'
T'111111111110111111111111111101111111111111111111101101111001 0'
T'111111111111111111111110111111110111110110111111111111111100 1'
T'111111101111111111111111011111110110111110111111011111111110 1'
T'111000110010100011100110101010100010101111001110011000001101 0'
T'111111110110111111111111111011111111111111111101111111101110 1'
T'111111111111011111111110011111110110111111011111110001111101 1'
T'111110111111010100011110110101010111100101010100110101101111 1'
T'011111010101110110000010010111110100111101010010100110010011 1'
T'111101110101111100111110010110010000111011101101001110010101 1'
Reamin fault list size: 949

#FAULT COVERAGE RESULTS :
#number of test vectors = 93
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1059
#total gate fault coverage = 50.33%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1053
#equivalent gate fault coverage = 52.60%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 2.2s 2.2s
