Classic Timing Analyzer report for test_1
Thu Nov  4 16:46:23 2010
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Setup: 'SW[14]'
  8. Clock Setup: 'SW[17]'
  9. Clock Hold: 'CLOCK_50'
 10. Clock Hold: 'SW[14]'
 11. Clock Hold: 'SW[17]'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                ; To                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 16.939 ns                        ; SW[16]                                                                                                              ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                               ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 47.044 ns                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[1]                                                                                                            ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.457 ns                         ; SW[1]                                                                                                               ; HEX6[0]                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.951 ns                         ; KEY[0]                                                                                                              ; clkhold:inst4|out                                                                                                  ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 21.22 MHz ( period = 47.120 ns ) ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                               ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'SW[17]'        ; N/A                                      ; None          ; 22.89 MHz ( period = 43.682 ns ) ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[17]     ; SW[17]   ; 0            ;
; Clock Setup: 'SW[14]'        ; N/A                                      ; None          ; 22.89 MHz ( period = 43.682 ns ) ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SW[14]     ; SW[14]   ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 30           ;
; Clock Hold: 'SW[14]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                       ; SW[14]     ; SW[14]   ; 30           ;
; Clock Hold: 'SW[17]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                       ; SW[17]     ; SW[17]   ; 30           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                     ;                                                                                                                    ;            ;          ; 90           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[14]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                ; To                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 21.22 MHz ( period = 47.120 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.843 ns                ;
; N/A                                     ; 21.24 MHz ( period = 47.082 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.825 ns                ;
; N/A                                     ; 21.28 MHz ( period = 46.998 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.782 ns                ;
; N/A                                     ; 21.29 MHz ( period = 46.960 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 21.34 MHz ( period = 46.866 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 21.39 MHz ( period = 46.744 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.657 ns                ;
; N/A                                     ; 21.46 MHz ( period = 46.588 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 21.47 MHz ( period = 46.584 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 21.48 MHz ( period = 46.550 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.554 ns                ;
; N/A                                     ; 21.48 MHz ( period = 46.546 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.554 ns                ;
; N/A                                     ; 21.58 MHz ( period = 46.334 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 21.58 MHz ( period = 46.330 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 21.71 MHz ( period = 46.058 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.337 ns                ;
; N/A                                     ; 21.73 MHz ( period = 46.024 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 21.74 MHz ( period = 46.008 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.288 ns                ;
; N/A                                     ; 21.77 MHz ( period = 45.936 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.276 ns                ;
; N/A                                     ; 21.87 MHz ( period = 45.716 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; 21.88 MHz ( period = 45.708 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 21.89 MHz ( period = 45.678 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.124 ns                ;
; N/A                                     ; 21.90 MHz ( period = 45.670 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.120 ns                ;
; N/A                                     ; 21.97 MHz ( period = 45.526 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.066 ns                ;
; N/A                                     ; 21.97 MHz ( period = 45.522 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.066 ns                ;
; N/A                                     ; 22.00 MHz ( period = 45.462 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 22.00 MHz ( period = 45.454 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.013 ns                ;
; N/A                                     ; 22.01 MHz ( period = 45.442 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.007 ns                ;
; N/A                                     ; 22.39 MHz ( period = 44.654 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 22.40 MHz ( period = 44.646 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.632 ns                ;
; N/A                                     ; 22.49 MHz ( period = 44.468 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 22.61 MHz ( period = 44.220 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.675 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.046 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.008 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.569 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.968 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.966 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.954 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.946 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.794 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.792 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.756 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 22.86 MHz ( period = 43.754 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.702 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.700 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.694 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.692 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 23.54 MHz ( period = 42.482 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.308 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.270 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.216 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.698 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.208 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 23.96 MHz ( period = 41.728 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 24.09 MHz ( period = 41.516 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.916 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.476 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.474 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 24.15 MHz ( period = 41.414 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.390 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.853 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.370 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.370 ns               ;
; N/A                                     ; 24.23 MHz ( period = 41.264 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.262 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 24.24 MHz ( period = 41.248 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.309 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.162 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 24.30 MHz ( period = 41.160 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.138 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.136 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 24.41 MHz ( period = 40.962 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.639 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.838 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.099 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.834 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 15.099 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.710 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.708 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 24.61 MHz ( period = 40.632 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.989 ns               ;
; N/A                                     ; 24.66 MHz ( period = 40.548 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.932 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.510 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.928 ns               ;
; N/A                                     ; 24.73 MHz ( period = 40.440 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.903 ns               ;
; N/A                                     ; 24.74 MHz ( period = 40.426 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.871 ns               ;
; N/A                                     ; 24.77 MHz ( period = 40.368 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.335 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.318 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.842 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.302 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~831                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.809 ns               ;
; N/A                                     ; 24.87 MHz ( period = 40.216 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~893                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.781 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.180 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~831                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.748 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.154 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.233 ns               ;
; N/A                                     ; 24.91 MHz ( period = 40.152 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~447                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.750 ns               ;
; N/A                                     ; 24.93 MHz ( period = 40.116 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 24.93 MHz ( period = 40.114 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 24.94 MHz ( period = 40.100 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.718 ns               ;
; N/A                                     ; 24.94 MHz ( period = 40.096 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.718 ns               ;
; N/A                                     ; 24.94 MHz ( period = 40.094 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~893                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.720 ns               ;
; N/A                                     ; 24.96 MHz ( period = 40.060 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~127                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.721 ns               ;
; N/A                                     ; 24.98 MHz ( period = 40.030 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~447                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.689 ns               ;
; N/A                                     ; 24.99 MHz ( period = 40.016 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.661 ns               ;
; N/A                                     ; 24.99 MHz ( period = 40.012 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.661 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.990 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.178 ns               ;
; N/A                                     ; 25.02 MHz ( period = 39.966 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.669 ns               ;
; N/A                                     ; 25.03 MHz ( period = 39.958 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.665 ns               ;
; N/A                                     ; 25.03 MHz ( period = 39.952 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~829                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.649 ns               ;
; N/A                                     ; 25.04 MHz ( period = 39.938 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~127                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.660 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.912 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~575                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.629 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.908 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.632 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.904 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.632 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.902 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.900 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 25.08 MHz ( period = 39.866 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~637                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.598 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.830 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~829                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.588 ns               ;
; N/A                                     ; 25.13 MHz ( period = 39.790 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~575                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.568 ns               ;
; N/A                                     ; 25.14 MHz ( period = 39.780 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~511                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.576 ns               ;
; N/A                                     ; 25.14 MHz ( period = 39.778 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.072 ns               ;
; N/A                                     ; 25.14 MHz ( period = 39.770 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~831                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.538 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.766 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~831                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.538 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.758 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.758 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.758 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.758 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.758 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.16 MHz ( period = 39.744 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~637                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.537 ns               ;
; N/A                                     ; 25.16 MHz ( period = 39.742 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.013 ns               ;
; N/A                                     ; 25.19 MHz ( period = 39.694 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~703                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.494 ns               ;
; N/A                                     ; 25.20 MHz ( period = 39.684 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~893                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.510 ns               ;
; N/A                                     ; 25.20 MHz ( period = 39.680 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~893                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.510 ns               ;
; N/A                                     ; 25.20 MHz ( period = 39.676 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 25.22 MHz ( period = 39.652 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.620 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~447                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.479 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.616 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~447                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.479 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.572 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~703                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.433 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.528 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~127                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.450 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.524 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~127                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.450 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.520 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.912 ns                ;
; N/A                                     ; 25.32 MHz ( period = 39.490 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 25.32 MHz ( period = 39.488 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 25.33 MHz ( period = 39.482 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~509                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.427 ns               ;
; N/A                                     ; 25.33 MHz ( period = 39.478 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~383                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.391 ns               ;
; N/A                                     ; 25.37 MHz ( period = 39.420 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~829                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.378 ns               ;
; N/A                                     ; 25.37 MHz ( period = 39.416 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~829                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.378 ns               ;
; N/A                                     ; 25.39 MHz ( period = 39.380 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~575                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.358 ns               ;
; N/A                                     ; 25.40 MHz ( period = 39.376 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~575                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.358 ns               ;
; N/A                                     ; 25.41 MHz ( period = 39.360 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~509                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.366 ns               ;
; N/A                                     ; 25.41 MHz ( period = 39.356 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~383                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.330 ns               ;
; N/A                                     ; 25.42 MHz ( period = 39.334 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~637                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.327 ns               ;
; N/A                                     ; 25.43 MHz ( period = 39.330 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~637                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.327 ns               ;
; N/A                                     ; 25.47 MHz ( period = 39.268 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 25.47 MHz ( period = 39.266 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 25.48 MHz ( period = 39.250 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.250 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.250 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.250 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.250 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.49 MHz ( period = 39.228 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.288 ns               ;
; N/A                                     ; 25.49 MHz ( period = 39.224 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.795 ns                ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.284 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.214 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~319                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.259 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.214 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~191                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.293 ns               ;
; N/A                                     ; 25.53 MHz ( period = 39.162 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~703                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.223 ns               ;
; N/A                                     ; 25.54 MHz ( period = 39.158 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~703                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.223 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.144 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.231 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.136 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.227 ns               ;
; N/A                                     ; 25.56 MHz ( period = 39.130 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 25.58 MHz ( period = 39.092 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~319                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.198 ns               ;
; N/A                                     ; 25.58 MHz ( period = 39.092 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~191                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.232 ns               ;
; N/A                                     ; 25.59 MHz ( period = 39.074 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 25.60 MHz ( period = 39.062 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~607                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.193 ns               ;
; N/A                                     ; 25.60 MHz ( period = 39.058 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~445                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.181 ns               ;
; N/A                                     ; 25.60 MHz ( period = 39.058 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~573                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.194 ns               ;
; N/A                                     ; 25.61 MHz ( period = 39.042 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~639                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.195 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.036 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.202 ns               ;
; N/A                                     ; 25.62 MHz ( period = 39.028 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.198 ns               ;
; N/A                                     ; 25.65 MHz ( period = 38.986 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.644 ns                ;
; N/A                                     ; 25.67 MHz ( period = 38.958 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~895                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.138 ns               ;
; N/A                                     ; 25.67 MHz ( period = 38.950 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~509                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.156 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.946 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~383                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[6]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.120 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.946 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~509                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.156 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.942 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~383                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[3]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.120 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.940 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~607                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.132 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.936 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~445                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.120 ns               ;
; N/A                                     ; 25.68 MHz ( period = 38.936 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~573                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.133 ns               ;
; N/A                                     ; 25.69 MHz ( period = 38.928 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~63                                                                              ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.128 ns               ;
; N/A                                     ; 25.71 MHz ( period = 38.898 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~831                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.108 ns               ;
; N/A                                     ; 25.71 MHz ( period = 38.890 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~831                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.104 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.880 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~767                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[1]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.087 ns               ;
; N/A                                     ; 25.72 MHz ( period = 38.878 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 25.72 MHz ( period = 38.876 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 25.74 MHz ( period = 38.850 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~255                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.109 ns               ;
; N/A                                     ; 25.76 MHz ( period = 38.822 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 25.76 MHz ( period = 38.820 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 25.77 MHz ( period = 38.812 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~893                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[5]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.080 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.806 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~63                                                                              ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.067 ns               ;
; N/A                                     ; 25.77 MHz ( period = 38.804 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~893                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[4]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.076 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.762 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.762 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.762 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.762 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.762 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 25.80 MHz ( period = 38.758 ns )                    ; SingleCycle:inst7|dmemory:inst5|ram~767                                                                             ; LCD_Display:inst10|DATA_BUS_VALUE[2]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 14.026 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.752 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 18.840 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                     ;                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[14]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                ; To                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.89 MHz ( period = 43.682 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.675 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.508 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.470 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.569 ns               ;
; N/A                                     ; 23.03 MHz ( period = 43.430 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 23.03 MHz ( period = 43.428 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 23.03 MHz ( period = 43.416 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 23.04 MHz ( period = 43.408 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.256 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.254 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.216 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.164 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.162 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.156 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.154 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.944 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 23.94 MHz ( period = 41.770 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 23.96 MHz ( period = 41.732 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 23.99 MHz ( period = 41.678 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.698 ns                ;
; N/A                                     ; 24.00 MHz ( period = 41.670 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 24.28 MHz ( period = 41.190 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.978 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.916 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.938 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.936 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.876 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.852 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.853 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.726 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.724 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.624 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.622 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 24.63 MHz ( period = 40.600 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 24.63 MHz ( period = 40.598 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 24.74 MHz ( period = 40.424 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.639 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.172 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.170 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.830 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.335 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.616 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.233 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.578 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.576 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.452 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.178 ns               ;
; N/A                                     ; 25.40 MHz ( period = 39.364 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 25.41 MHz ( period = 39.362 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.240 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.072 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.51 MHz ( period = 39.204 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.013 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.138 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 25.57 MHz ( period = 39.114 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 25.65 MHz ( period = 38.982 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.912 ns                ;
; N/A                                     ; 25.67 MHz ( period = 38.952 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 25.67 MHz ( period = 38.950 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 25.82 MHz ( period = 38.730 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.85 MHz ( period = 38.686 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.795 ns                ;
; N/A                                     ; 25.91 MHz ( period = 38.592 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 25.95 MHz ( period = 38.536 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 26.01 MHz ( period = 38.448 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.644 ns                ;
; N/A                                     ; 26.08 MHz ( period = 38.340 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 26.08 MHz ( period = 38.338 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 26.12 MHz ( period = 38.284 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 26.12 MHz ( period = 38.282 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.18 MHz ( period = 38.196 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 26.18 MHz ( period = 38.194 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.128 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[6]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 26.25 MHz ( period = 38.092 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.491 ns                ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.36 MHz ( period = 37.932 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|IdecodeJ:inst6|register_array[15][24]                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.878 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.389 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.876 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[6]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.874 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[6]                                                                                 ; SW[14]     ; SW[14]   ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.760 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~532                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.639 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.760 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~532                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.639 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.760 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~532                                                                             ; SW[14]     ; SW[14]   ; None                        ; None                      ; 18.639 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                     ;                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[17]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                ; To                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.89 MHz ( period = 43.682 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.675 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.508 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.588 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.470 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.569 ns               ;
; N/A                                     ; 23.03 MHz ( period = 43.430 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 23.03 MHz ( period = 43.428 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 23.03 MHz ( period = 43.416 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 23.04 MHz ( period = 43.408 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.256 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.254 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.216 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.164 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.162 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.156 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.154 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.944 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 23.94 MHz ( period = 41.770 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 23.96 MHz ( period = 41.732 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 23.99 MHz ( period = 41.678 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.698 ns                ;
; N/A                                     ; 24.00 MHz ( period = 41.670 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 24.28 MHz ( period = 41.190 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.978 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.916 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.938 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 24.43 MHz ( period = 40.936 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 24.46 MHz ( period = 40.876 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.852 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.853 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.726 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.724 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.624 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.622 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 24.63 MHz ( period = 40.600 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 24.63 MHz ( period = 40.598 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 24.74 MHz ( period = 40.424 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.639 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.172 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.170 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.514 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.830 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.335 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.616 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.233 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.578 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.576 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 25.35 MHz ( period = 39.452 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.178 ns               ;
; N/A                                     ; 25.40 MHz ( period = 39.364 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 25.41 MHz ( period = 39.362 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 25.48 MHz ( period = 39.240 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.072 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.50 MHz ( period = 39.220 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~857                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.360 ns               ;
; N/A                                     ; 25.51 MHz ( period = 39.204 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.013 ns               ;
; N/A                                     ; 25.55 MHz ( period = 39.138 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 25.57 MHz ( period = 39.114 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 25.65 MHz ( period = 38.982 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.912 ns                ;
; N/A                                     ; 25.67 MHz ( period = 38.952 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 25.67 MHz ( period = 38.950 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[2]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 25.82 MHz ( period = 38.730 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 25.82 MHz ( period = 38.728 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[5]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.787 ns                ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.712 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~845                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 19.112 ns               ;
; N/A                                     ; 25.85 MHz ( period = 38.686 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.795 ns                ;
; N/A                                     ; 25.91 MHz ( period = 38.592 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 25.95 MHz ( period = 38.536 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 26.01 MHz ( period = 38.448 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.644 ns                ;
; N/A                                     ; 26.08 MHz ( period = 38.340 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 26.08 MHz ( period = 38.338 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[7]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.619 ns                ;
; N/A                                     ; 26.12 MHz ( period = 38.284 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 26.12 MHz ( period = 38.282 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[9]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.16 MHz ( period = 38.224 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~590                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~868                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~848                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~856                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~864                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~844                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~860                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.17 MHz ( period = 38.214 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~840                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.840 ns               ;
; N/A                                     ; 26.18 MHz ( period = 38.196 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 26.18 MHz ( period = 38.194 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[8]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~854                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~865                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~846                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.19 MHz ( period = 38.176 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~861                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.128 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[6]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 26.25 MHz ( period = 38.092 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[4]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.491 ns                ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~885                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~901                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~874                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.068 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~873                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~475                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~479                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.28 MHz ( period = 38.058 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~468                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.30 MHz ( period = 38.030 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~467                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.791 ns               ;
; N/A                                     ; 26.36 MHz ( period = 37.932 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|IdecodeJ:inst6|register_array[15][24]                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.878 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[3]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.389 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.876 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[6]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.874 ns )                    ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]                                                                        ; SingleCycle:inst7|Ifetch:inst|PC[6]                                                                                 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~484                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~464                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.40 MHz ( period = 37.872 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~456                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.680 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.47 MHz ( period = 37.780 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; SingleCycle:inst7|dmemory:inst5|ram~551                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.760 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; SingleCycle:inst7|dmemory:inst5|ram~532                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.639 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.760 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; SingleCycle:inst7|dmemory:inst5|ram~532                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.639 ns               ;
; N/A                                     ; 26.48 MHz ( period = 37.760 ns )                    ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; SingleCycle:inst7|dmemory:inst5|ram~532                                                                             ; SW[17]     ; SW[17]   ; None                        ; None                      ; 18.639 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                     ;                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 6.999 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[14]'                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[14]     ; SW[14]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[14]     ; SW[14]   ; None                       ; None                       ; 6.999 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[17]'                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|MemtoReg ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|MemRead  ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 ; SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.999 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+--------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                   ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------+----------+
; N/A   ; None         ; 16.939 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 16.878 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 16.673 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 16.671 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 16.483 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 16.422 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 16.352 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 16.291 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 16.237 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 16.233 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 16.217 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 16.215 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 16.144 ns  ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 16.086 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 16.084 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 15.781 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 15.777 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 15.688 ns  ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 15.650 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 15.646 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 15.557 ns  ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 14.690 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 14.649 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 14.629 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 14.588 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 14.424 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 14.422 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 14.383 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 14.381 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 14.134 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 14.073 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 13.988 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 13.985 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 13.984 ns  ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 13.947 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 13.943 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 13.936 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 13.868 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 13.866 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 13.854 ns  ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 13.432 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 13.428 ns  ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 13.034 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A   ; None         ; 12.973 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A   ; None         ; 12.768 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A   ; None         ; 12.766 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A   ; None         ; 12.332 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A   ; None         ; 12.328 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A   ; None         ; 12.239 ns  ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A   ; None         ; 0.641 ns   ; KEY[0] ; clkhold:inst4|out                    ; SW[17]   ;
; N/A   ; None         ; 0.263 ns   ; KEY[0] ; clkhold:inst4|out                    ; SW[14]   ;
; N/A   ; None         ; -0.051 ns  ; KEY[1] ; debounce:inst1|SHIFT_PB[3]           ; CLOCK_50 ;
; N/A   ; None         ; -0.452 ns  ; KEY[0] ; clkhold:inst4|out                    ; CLOCK_50 ;
+-------+--------------+------------+--------+--------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.044 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.019 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.014 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.783 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[0]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[0]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[0]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[0]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[0]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[1]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[1]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[1]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[1]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.060 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[1]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[4]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[4]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[4]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[4]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[4]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[5]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[5]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[5]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[5]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.035 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[5]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[2]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[2]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[2]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[2]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[2]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[3]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[3]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[3]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[3]  ; SW[14]     ;
; N/A                                     ; None                                                ; 46.030 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[3]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[6]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[6]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[6]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[6]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[6]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[7]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[7]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[7]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[7]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.799 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[7]  ; SW[14]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[0]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[0]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[0]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[0]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[0]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[1]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[1]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[1]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[1]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.682 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[1]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[4]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[4]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[4]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[4]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[4]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[5]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[5]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[5]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[5]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.657 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[5]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[2]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[2]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[2]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[2]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[2]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[3]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[3]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[3]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[3]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.652 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[3]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.590 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.590 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.590 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.590 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.590 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.580 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.580 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.580 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.580 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.580 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.553 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.528 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.523 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[6]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[6]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[6]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[6]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[6]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[7]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[7]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[7]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[7]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.421 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[7]  ; SW[17]     ;
; N/A                                     ; None                                                ; 45.378 ns  ; SingleCycle:inst7|IdecodeJ:inst6|register_array[9][3]                                                               ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.378 ns  ; SingleCycle:inst7|IdecodeJ:inst6|register_array[9][3]                                                               ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[12] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[12] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[12] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[12] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[12] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.371 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.364 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg4 ; LEDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.353 ns  ; SingleCycle:inst7|IdecodeJ:inst6|register_array[9][3]                                                               ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.353 ns  ; SingleCycle:inst7|IdecodeJ:inst6|register_array[9][3]                                                               ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.348 ns  ; SingleCycle:inst7|IdecodeJ:inst6|register_array[9][3]                                                               ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.348 ns  ; SingleCycle:inst7|IdecodeJ:inst6|register_array[9][3]                                                               ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0  ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1  ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2  ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3  ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.292 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4  ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.142 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 ; LEDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.142 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg1 ; LEDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.142 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg2 ; LEDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.142 ns  ; SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg3 ; LEDR[14] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                     ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 9.457 ns        ; SW[1] ; HEX6[0] ;
; N/A   ; None              ; 9.432 ns        ; SW[1] ; HEX6[2] ;
; N/A   ; None              ; 9.354 ns        ; SW[1] ; HEX6[1] ;
; N/A   ; None              ; 9.341 ns        ; SW[1] ; HEX6[3] ;
; N/A   ; None              ; 9.324 ns        ; SW[1] ; HEX6[6] ;
; N/A   ; None              ; 9.317 ns        ; SW[1] ; HEX6[5] ;
; N/A   ; None              ; 9.292 ns        ; SW[1] ; HEX6[4] ;
; N/A   ; None              ; 8.039 ns        ; SW[0] ; HEX6[0] ;
; N/A   ; None              ; 7.987 ns        ; SW[0] ; HEX6[2] ;
; N/A   ; None              ; 7.936 ns        ; SW[0] ; HEX6[1] ;
; N/A   ; None              ; 7.928 ns        ; SW[0] ; HEX6[3] ;
; N/A   ; None              ; 7.920 ns        ; SW[3] ; HEX6[0] ;
; N/A   ; None              ; 7.914 ns        ; SW[0] ; HEX6[6] ;
; N/A   ; None              ; 7.910 ns        ; SW[0] ; HEX6[5] ;
; N/A   ; None              ; 7.894 ns        ; SW[3] ; HEX6[2] ;
; N/A   ; None              ; 7.887 ns        ; SW[0] ; HEX6[4] ;
; N/A   ; None              ; 7.861 ns        ; SW[2] ; HEX6[0] ;
; N/A   ; None              ; 7.835 ns        ; SW[2] ; HEX6[2] ;
; N/A   ; None              ; 7.817 ns        ; SW[3] ; HEX6[1] ;
; N/A   ; None              ; 7.802 ns        ; SW[3] ; HEX6[3] ;
; N/A   ; None              ; 7.784 ns        ; SW[3] ; HEX6[6] ;
; N/A   ; None              ; 7.777 ns        ; SW[3] ; HEX6[5] ;
; N/A   ; None              ; 7.758 ns        ; SW[2] ; HEX6[1] ;
; N/A   ; None              ; 7.754 ns        ; SW[3] ; HEX6[4] ;
; N/A   ; None              ; 7.748 ns        ; SW[2] ; HEX6[3] ;
; N/A   ; None              ; 7.729 ns        ; SW[2] ; HEX6[6] ;
; N/A   ; None              ; 7.726 ns        ; SW[2] ; HEX6[5] ;
; N/A   ; None              ; 7.702 ns        ; SW[2] ; HEX6[4] ;
; N/A   ; None              ; 6.057 ns        ; SW[4] ; HEX7[0] ;
; N/A   ; None              ; 6.027 ns        ; SW[4] ; HEX7[3] ;
; N/A   ; None              ; 6.027 ns        ; SW[4] ; HEX7[4] ;
; N/A   ; None              ; 5.957 ns        ; SW[4] ; HEX7[5] ;
+-------+-------------------+-----------------+-------+---------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+--------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                   ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------+----------+
; N/A           ; None        ; 0.951 ns  ; KEY[0] ; clkhold:inst4|out                    ; CLOCK_50 ;
; N/A           ; None        ; 0.281 ns  ; KEY[1] ; debounce:inst1|SHIFT_PB[3]           ; CLOCK_50 ;
; N/A           ; None        ; -0.033 ns ; KEY[0] ; clkhold:inst4|out                    ; SW[14]   ;
; N/A           ; None        ; -0.411 ns ; KEY[0] ; clkhold:inst4|out                    ; SW[17]   ;
; N/A           ; None        ; -2.714 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -3.118 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -3.130 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -3.167 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -3.170 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -3.534 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -3.583 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -3.723 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -3.731 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -3.812 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -3.816 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -3.832 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -4.162 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -4.196 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -4.219 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -4.252 ns ; SW[2]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A           ; None        ; -4.312 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -4.316 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -4.367 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -4.429 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -4.463 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -4.491 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -4.495 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -4.551 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -4.640 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -4.644 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -4.752 ns ; SW[5]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A           ; None        ; -4.931 ns ; SW[3]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A           ; None        ; -4.937 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -5.026 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -5.030 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -5.035 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -5.080 ns ; SW[4]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A           ; None        ; -5.433 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -5.466 ns ; SW[1]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A           ; None        ; -5.776 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -5.988 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -6.330 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -6.392 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -6.435 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -6.439 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -6.875 ns ; SW[0]  ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A           ; None        ; -7.032 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A           ; None        ; -7.434 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A           ; None        ; -7.674 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A           ; None        ; -7.678 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A           ; None        ; -7.884 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A           ; None        ; -7.887 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A           ; None        ; -8.114 ns ; SW[16] ; LCD_Display:inst10|DATA_BUS_VALUE[6] ; CLOCK_50 ;
+---------------+-------------+-----------+--------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Nov  4 16:45:54 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[0]" is a latch
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]" is a latch
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[2]" is a latch
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" is a latch
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|MemtoReg" is a latch
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|RegDst" is a latch
    Warning: Node "SingleCycle:inst7|SCControlJ2:inst2|MemRead" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "SW[14]" is an undefined clock
    Info: Assuming node "SW[17]" is an undefined clock
Warning: Found 51 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Khz_reg" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~109" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~110" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal4~0" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal2~1" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal3~0" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|always0~7" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal13~1" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Hz_reg" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal3~1" as buffer
    Info: Detected gated clock "SingleCycle:inst7|IdecodeJ:inst6|process_0~4" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~115" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~134" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|always0~6" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100hz_reg" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal15~0" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal2~0" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal15~1" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|Equal0~0" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Hz" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Hz" as buffer
    Info: Detected gated clock "SingleCycle:inst7|SCControlJ2:inst2|always0~4" as buffer
    Info: Detected ripple clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4" as buffer
    Info: Detected ripple clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg3" as buffer
    Info: Detected ripple clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg2" as buffer
    Info: Detected ripple clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1" as buffer
    Info: Detected ripple clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a30" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a28" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a27" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a9" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a8" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a7" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a6" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a5" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a4" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a3" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a2" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a1" as buffer
    Info: Detected gated clock "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0" as buffer
    Info: Detected gated clock "21mux:inst5|5~0" as buffer
    Info: Detected ripple clock "onepulse:inst2|PB_single_pulse" as buffer
    Info: Detected gated clock "21mux:inst3|5" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 21.22 MHz between source register "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" and destination register "LCD_Display:inst10|DATA_BUS_VALUE[1]" (period= 47.12 ns)
    Info: + Longest register to register delay is 8.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
        Info: 2: + IC(1.060 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 15; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575'
        Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577'
        Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.337 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587'
        Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.863 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589'
        Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 4.261 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 3; COMB Node = 'SingleCycle:inst7|SCbranch:inst7|Add0~3'
        Info: 8: + IC(1.218 ns) + CELL(0.150 ns) = 5.629 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~89'
        Info: 9: + IC(0.251 ns) + CELL(0.150 ns) = 6.030 ns; Loc. = LCCOMB_X27_Y24_N18; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~181'
        Info: 10: + IC(0.245 ns) + CELL(0.150 ns) = 6.425 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 2; COMB Node = 'LCD_Display:inst10|Mux3'
        Info: 11: + IC(0.260 ns) + CELL(0.420 ns) = 7.105 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 4; COMB Node = 'LCD_Display:inst10|LessThan1~0'
        Info: 12: + IC(0.267 ns) + CELL(0.275 ns) = 7.647 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 3; COMB Node = 'LCD_Display:inst10|Selector3~0'
        Info: 13: + IC(0.280 ns) + CELL(0.438 ns) = 8.365 ns; Loc. = LCCOMB_X27_Y24_N22; Fanout = 1; COMB Node = 'LCD_Display:inst10|Selector8~0'
        Info: 14: + IC(0.245 ns) + CELL(0.149 ns) = 8.759 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 1; COMB Node = 'LCD_Display:inst10|Selector8~1'
        Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 8.843 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10|DATA_BUS_VALUE[1]'
        Info: Total cell delay = 3.091 ns ( 34.95 % )
        Info: Total interconnect delay = 5.752 ns ( 65.05 % )
    Info: - Smallest clock skew is -14.753 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10|DATA_BUS_VALUE[1]'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 17.433 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
            Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
            Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 5: + IC(1.660 ns) + CELL(0.870 ns) = 6.511 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4'
            Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 9.504 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10'
            Info: 7: + IC(0.951 ns) + CELL(0.398 ns) = 10.853 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|always0~6'
            Info: 8: + IC(1.209 ns) + CELL(0.275 ns) = 12.337 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|process_0~4'
            Info: 9: + IC(0.703 ns) + CELL(0.438 ns) = 13.478 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114'
            Info: 10: + IC(0.244 ns) + CELL(0.420 ns) = 14.142 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116'
            Info: 11: + IC(1.782 ns) + CELL(0.000 ns) = 15.924 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl'
            Info: 12: + IC(1.359 ns) + CELL(0.150 ns) = 17.433 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
            Info: Total cell delay = 7.630 ns ( 43.77 % )
            Info: Total interconnect delay = 9.803 ns ( 56.23 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SW[14]" has Internal fmax of 22.89 MHz between source register "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" and destination memory "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0" (period= 43.682 ns)
    Info: + Longest register to memory delay is 10.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
        Info: 2: + IC(1.060 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 15; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575'
        Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577'
        Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.337 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587'
        Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.863 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589'
        Info: 7: + IC(2.845 ns) + CELL(0.398 ns) = 7.106 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~19'
        Info: 8: + IC(0.700 ns) + CELL(0.275 ns) = 8.081 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~20'
        Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 8.471 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 16; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~21'
        Info: 10: + IC(0.767 ns) + CELL(0.150 ns) = 9.388 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0'
        Info: 11: + IC(1.145 ns) + CELL(0.142 ns) = 10.675 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 2.240 ns ( 20.98 % )
        Info: Total interconnect delay = 8.435 ns ( 79.02 % )
    Info: - Smallest clock skew is -11.131 ns
        Info: + Shortest clock path from clock "SW[14]" to destination memory is 5.318 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW[14]'
            Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
            Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 4: + IC(1.660 ns) + CELL(0.661 ns) = 5.318 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.091 ns ( 39.32 % )
            Info: Total interconnect delay = 3.227 ns ( 60.68 % )
        Info: - Longest clock path from clock "SW[14]" to source register is 16.449 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW[14]'
            Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
            Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 4: + IC(1.660 ns) + CELL(0.870 ns) = 5.527 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4'
            Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.520 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10'
            Info: 6: + IC(0.951 ns) + CELL(0.398 ns) = 9.869 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|always0~6'
            Info: 7: + IC(1.209 ns) + CELL(0.275 ns) = 11.353 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|process_0~4'
            Info: 8: + IC(0.703 ns) + CELL(0.438 ns) = 12.494 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114'
            Info: 9: + IC(0.244 ns) + CELL(0.420 ns) = 13.158 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116'
            Info: 10: + IC(1.782 ns) + CELL(0.000 ns) = 14.940 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl'
            Info: 11: + IC(1.359 ns) + CELL(0.150 ns) = 16.449 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
            Info: Total cell delay = 6.974 ns ( 42.40 % )
            Info: Total interconnect delay = 9.475 ns ( 57.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SW[17]" has Internal fmax of 22.89 MHz between source register "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" and destination memory "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0" (period= 43.682 ns)
    Info: + Longest register to memory delay is 10.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
        Info: 2: + IC(1.060 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 15; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575'
        Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577'
        Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.337 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587'
        Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.863 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589'
        Info: 7: + IC(2.845 ns) + CELL(0.398 ns) = 7.106 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~19'
        Info: 8: + IC(0.700 ns) + CELL(0.275 ns) = 8.081 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~20'
        Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 8.471 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 16; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~21'
        Info: 10: + IC(0.767 ns) + CELL(0.150 ns) = 9.388 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0'
        Info: 11: + IC(1.145 ns) + CELL(0.142 ns) = 10.675 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 2.240 ns ( 20.98 % )
        Info: Total interconnect delay = 8.435 ns ( 79.02 % )
    Info: - Smallest clock skew is -11.131 ns
        Info: + Shortest clock path from clock "SW[17]" to destination memory is 4.940 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 3: + IC(1.660 ns) + CELL(0.661 ns) = 4.940 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.932 ns ( 39.11 % )
            Info: Total interconnect delay = 3.008 ns ( 60.89 % )
        Info: - Longest clock path from clock "SW[17]" to source register is 16.071 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 3: + IC(1.660 ns) + CELL(0.870 ns) = 5.149 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4'
            Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.142 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10'
            Info: 5: + IC(0.951 ns) + CELL(0.398 ns) = 9.491 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|always0~6'
            Info: 6: + IC(1.209 ns) + CELL(0.275 ns) = 10.975 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|process_0~4'
            Info: 7: + IC(0.703 ns) + CELL(0.438 ns) = 12.116 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114'
            Info: 8: + IC(0.244 ns) + CELL(0.420 ns) = 12.780 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116'
            Info: 9: + IC(1.782 ns) + CELL(0.000 ns) = 14.562 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl'
            Info: 10: + IC(1.359 ns) + CELL(0.150 ns) = 16.071 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
            Info: Total cell delay = 6.815 ns ( 42.41 % )
            Info: Total interconnect delay = 9.256 ns ( 57.59 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0" and destination pin or register "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" for clock "CLOCK_50" (Hold time is 5.728 ns)
    Info: + Largest clock skew is 11.400 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 17.433 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
            Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
            Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 5: + IC(1.660 ns) + CELL(0.870 ns) = 6.511 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4'
            Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 9.504 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10'
            Info: 7: + IC(0.951 ns) + CELL(0.398 ns) = 10.853 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|always0~6'
            Info: 8: + IC(1.209 ns) + CELL(0.275 ns) = 12.337 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|process_0~4'
            Info: 9: + IC(0.703 ns) + CELL(0.438 ns) = 13.478 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114'
            Info: 10: + IC(0.244 ns) + CELL(0.420 ns) = 14.142 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116'
            Info: 11: + IC(1.782 ns) + CELL(0.000 ns) = 15.924 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl'
            Info: 12: + IC(1.359 ns) + CELL(0.150 ns) = 17.433 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
            Info: Total cell delay = 7.630 ns ( 43.77 % )
            Info: Total interconnect delay = 9.803 ns ( 56.23 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source memory is 6.033 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 1; REG Node = 'onepulse:inst2|PB_single_pulse'
            Info: 3: + IC(0.310 ns) + CELL(0.275 ns) = 3.712 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 4: + IC(1.660 ns) + CELL(0.661 ns) = 6.033 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.722 ns ( 45.12 % )
            Info: Total interconnect delay = 3.311 ns ( 54.88 % )
    Info: - Micro clock to output delay of source is 0.209 ns
    Info: - Shortest memory to register delay is 5.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 16; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26'
        Info: 3: + IC(0.728 ns) + CELL(0.271 ns) = 3.992 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125'
        Info: 4: + IC(1.200 ns) + CELL(0.271 ns) = 5.463 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
        Info: Total cell delay = 3.535 ns ( 64.71 % )
        Info: Total interconnect delay = 1.928 ns ( 35.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock "SW[14]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0" and destination pin or register "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" for clock "SW[14]" (Hold time is 5.459 ns)
    Info: + Largest clock skew is 11.131 ns
        Info: + Longest clock path from clock "SW[14]" to destination register is 16.449 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW[14]'
            Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
            Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 4: + IC(1.660 ns) + CELL(0.870 ns) = 5.527 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4'
            Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.520 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10'
            Info: 6: + IC(0.951 ns) + CELL(0.398 ns) = 9.869 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|always0~6'
            Info: 7: + IC(1.209 ns) + CELL(0.275 ns) = 11.353 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|process_0~4'
            Info: 8: + IC(0.703 ns) + CELL(0.438 ns) = 12.494 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114'
            Info: 9: + IC(0.244 ns) + CELL(0.420 ns) = 13.158 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116'
            Info: 10: + IC(1.782 ns) + CELL(0.000 ns) = 14.940 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl'
            Info: 11: + IC(1.359 ns) + CELL(0.150 ns) = 16.449 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
            Info: Total cell delay = 6.974 ns ( 42.40 % )
            Info: Total interconnect delay = 9.475 ns ( 57.60 % )
        Info: - Shortest clock path from clock "SW[14]" to source memory is 5.318 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW[14]'
            Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
            Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 4: + IC(1.660 ns) + CELL(0.661 ns) = 5.318 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.091 ns ( 39.32 % )
            Info: Total interconnect delay = 3.227 ns ( 60.68 % )
    Info: - Micro clock to output delay of source is 0.209 ns
    Info: - Shortest memory to register delay is 5.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 16; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26'
        Info: 3: + IC(0.728 ns) + CELL(0.271 ns) = 3.992 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125'
        Info: 4: + IC(1.200 ns) + CELL(0.271 ns) = 5.463 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
        Info: Total cell delay = 3.535 ns ( 64.71 % )
        Info: Total interconnect delay = 1.928 ns ( 35.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock "SW[17]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0" and destination pin or register "SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]" for clock "SW[17]" (Hold time is 5.459 ns)
    Info: + Largest clock skew is 11.131 ns
        Info: + Longest clock path from clock "SW[17]" to destination register is 16.071 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 3: + IC(1.660 ns) + CELL(0.870 ns) = 5.149 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4'
            Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.142 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10'
            Info: 5: + IC(0.951 ns) + CELL(0.398 ns) = 9.491 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|always0~6'
            Info: 6: + IC(1.209 ns) + CELL(0.275 ns) = 10.975 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|process_0~4'
            Info: 7: + IC(0.703 ns) + CELL(0.438 ns) = 12.116 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114'
            Info: 8: + IC(0.244 ns) + CELL(0.420 ns) = 12.780 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116'
            Info: 9: + IC(1.782 ns) + CELL(0.000 ns) = 14.562 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl'
            Info: 10: + IC(1.359 ns) + CELL(0.150 ns) = 16.071 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
            Info: Total cell delay = 6.815 ns ( 42.41 % )
            Info: Total interconnect delay = 9.256 ns ( 57.59 % )
        Info: - Shortest clock path from clock "SW[17]" to source memory is 4.940 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
            Info: 3: + IC(1.660 ns) + CELL(0.661 ns) = 4.940 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.932 ns ( 39.11 % )
            Info: Total interconnect delay = 3.008 ns ( 60.89 % )
    Info: - Micro clock to output delay of source is 0.209 ns
    Info: - Shortest memory to register delay is 5.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 16; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26'
        Info: 3: + IC(0.728 ns) + CELL(0.271 ns) = 3.992 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125'
        Info: 4: + IC(1.200 ns) + CELL(0.271 ns) = 5.463 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]'
        Info: Total cell delay = 3.535 ns ( 64.71 % )
        Info: Total interconnect delay = 1.928 ns ( 35.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "LCD_Display:inst10|DATA_BUS_VALUE[1]" (data pin = "SW[16]", clock pin = "CLOCK_50") is 16.939 ns
    Info: + Longest pin to register delay is 19.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; PIN Node = 'SW[16]'
        Info: 2: + IC(5.948 ns) + CELL(0.275 ns) = 7.075 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 48; COMB Node = 'LCD_Display:inst10|Mux4~1'
        Info: 3: + IC(2.943 ns) + CELL(0.275 ns) = 10.293 ns; Loc. = LCCOMB_X40_Y14_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~176'
        Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 10.686 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~177'
        Info: 5: + IC(1.962 ns) + CELL(0.271 ns) = 12.919 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~178'
        Info: 6: + IC(1.474 ns) + CELL(0.150 ns) = 14.543 ns; Loc. = LCCOMB_X29_Y19_N30; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~179'
        Info: 7: + IC(0.997 ns) + CELL(0.150 ns) = 15.690 ns; Loc. = LCCOMB_X27_Y23_N6; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~180'
        Info: 8: + IC(0.736 ns) + CELL(0.416 ns) = 16.842 ns; Loc. = LCCOMB_X27_Y24_N18; Fanout = 1; COMB Node = 'LCD_Display:inst10|Mux3~181'
        Info: 9: + IC(0.245 ns) + CELL(0.150 ns) = 17.237 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 2; COMB Node = 'LCD_Display:inst10|Mux3'
        Info: 10: + IC(0.260 ns) + CELL(0.420 ns) = 17.917 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 4; COMB Node = 'LCD_Display:inst10|LessThan1~0'
        Info: 11: + IC(0.267 ns) + CELL(0.275 ns) = 18.459 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 3; COMB Node = 'LCD_Display:inst10|Selector3~0'
        Info: 12: + IC(0.280 ns) + CELL(0.438 ns) = 19.177 ns; Loc. = LCCOMB_X27_Y24_N22; Fanout = 1; COMB Node = 'LCD_Display:inst10|Selector8~0'
        Info: 13: + IC(0.245 ns) + CELL(0.149 ns) = 19.571 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 1; COMB Node = 'LCD_Display:inst10|Selector8~1'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 19.655 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10|DATA_BUS_VALUE[1]'
        Info: Total cell delay = 4.055 ns ( 20.63 % )
        Info: Total interconnect delay = 15.600 ns ( 79.37 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10|DATA_BUS_VALUE[1]'
        Info: Total cell delay = 1.536 ns ( 57.31 % )
        Info: Total interconnect delay = 1.144 ns ( 42.69 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[0]" through memory "SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0" is 47.044 ns
    Info: + Longest clock path from clock "CLOCK_50" to source memory is 7.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
        Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
        Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
        Info: 5: + IC(2.278 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G15; Fanout = 1993; COMB Node = '21mux:inst3|5~clkctrl'
        Info: 6: + IC(0.975 ns) + CELL(0.661 ns) = 7.895 ns; Loc. = M4K_X26_Y16; Fanout = 15; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0'
        Info: Total cell delay = 2.747 ns ( 34.79 % )
        Info: Total interconnect delay = 5.148 ns ( 65.21 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 38.940 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y16; Fanout = 15; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y16; Fanout = 242; MEM Node = 'SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17'
        Info: 3: + IC(1.826 ns) + CELL(0.271 ns) = 5.090 ns; Loc. = LCCOMB_X41_Y19_N12; Fanout = 1; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|Mux55~2'
        Info: 4: + IC(0.237 ns) + CELL(0.150 ns) = 5.477 ns; Loc. = LCCOMB_X41_Y19_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|Mux55~3'
        Info: 5: + IC(1.514 ns) + CELL(0.150 ns) = 7.141 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|Mux55~6'
        Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 7.535 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|Mux55~9'
        Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 7.934 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 32; COMB Node = 'SingleCycle:inst7|IdecodeJ:inst6|Mux55~20'
        Info: 8: + IC(1.273 ns) + CELL(0.150 ns) = 9.357 ns; Loc. = LCCOMB_X31_Y21_N8; Fanout = 14; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36'
        Info: 9: + IC(0.986 ns) + CELL(0.420 ns) = 10.763 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 2; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16'
        Info: 10: + IC(0.264 ns) + CELL(0.420 ns) = 11.447 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 2; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17'
        Info: 11: + IC(0.264 ns) + CELL(0.420 ns) = 12.131 ns; Loc. = LCCOMB_X29_Y22_N0; Fanout = 2; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18'
        Info: 12: + IC(2.682 ns) + CELL(0.150 ns) = 14.963 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577'
        Info: 13: + IC(0.242 ns) + CELL(0.150 ns) = 15.355 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578'
        Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 15.752 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587'
        Info: 15: + IC(0.251 ns) + CELL(0.275 ns) = 16.278 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589'
        Info: 16: + IC(2.845 ns) + CELL(0.398 ns) = 19.521 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~19'
        Info: 17: + IC(0.700 ns) + CELL(0.275 ns) = 20.496 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~20'
        Info: 18: + IC(0.240 ns) + CELL(0.150 ns) = 20.886 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 16; COMB Node = 'SingleCycle:inst7|Ifetch:inst|next_PC~21'
        Info: 19: + IC(3.587 ns) + CELL(0.437 ns) = 24.910 ns; Loc. = LCCOMB_X27_Y22_N20; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4'
        Info: 20: + IC(0.263 ns) + CELL(0.438 ns) = 25.611 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7|Ifetch:inst|Equal0~3'
        Info: 21: + IC(5.852 ns) + CELL(0.150 ns) = 31.613 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 18; COMB Node = 'SingleCycle:inst7|Ifetch:inst|Equal0~4'
        Info: 22: + IC(4.509 ns) + CELL(2.818 ns) = 38.940 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 10.665 ns ( 27.39 % )
        Info: Total interconnect delay = 28.275 ns ( 72.61 % )
Info: Longest tpd from source pin "SW[1]" to destination pin "HEX6[0]" is 9.457 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 322; PIN Node = 'SW[1]'
    Info: 2: + IC(3.393 ns) + CELL(0.437 ns) = 4.829 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 1; COMB Node = 'dec_7seg:inst9|Mux0~0'
    Info: 3: + IC(1.996 ns) + CELL(2.632 ns) = 9.457 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'HEX6[0]'
    Info: Total cell delay = 4.068 ns ( 43.02 % )
    Info: Total interconnect delay = 5.389 ns ( 56.98 % )
Info: th for register "clkhold:inst4|out" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 0.951 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 7.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
        Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5|5~0'
        Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3|5'
        Info: 5: + IC(2.278 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G15; Fanout = 1993; COMB Node = '21mux:inst3|5~clkctrl'
        Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.812 ns; Loc. = LCFF_X61_Y6_N31; Fanout = 78; REG Node = 'clkhold:inst4|out'
        Info: Total cell delay = 2.623 ns ( 33.58 % )
        Info: Total interconnect delay = 5.189 ns ( 66.42 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.127 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.031 ns) + CELL(0.150 ns) = 7.043 ns; Loc. = LCCOMB_X61_Y6_N30; Fanout = 1; COMB Node = 'clkhold:inst4|out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.127 ns; Loc. = LCFF_X61_Y6_N31; Fanout = 78; REG Node = 'clkhold:inst4|out'
        Info: Total cell delay = 1.096 ns ( 15.38 % )
        Info: Total interconnect delay = 6.031 ns ( 84.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Thu Nov  4 16:46:27 2010
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:26


