

================================================================
== Vitis HLS Report for 'rv32i_npp_ip'
================================================================
* Date:           Tue Jun 13 20:27:59 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        rv32i_npp_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.443 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2  |        ?|        ?|         7|          7|          7|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nbi = alloca i32 1"   --->   Operation 10 'alloca' 'nbi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pc = alloca i32 1"   --->   Operation 11 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_file_1 = alloca i32 1"   --->   Operation 12 'alloca' 'reg_file_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_file_2 = alloca i32 1"   --->   Operation 13 'alloca' 'reg_file_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_file_3 = alloca i32 1"   --->   Operation 14 'alloca' 'reg_file_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_4 = alloca i32 1"   --->   Operation 15 'alloca' 'reg_file_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_file_5 = alloca i32 1"   --->   Operation 16 'alloca' 'reg_file_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_file_6 = alloca i32 1"   --->   Operation 17 'alloca' 'reg_file_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_file_7 = alloca i32 1"   --->   Operation 18 'alloca' 'reg_file_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_8 = alloca i32 1"   --->   Operation 19 'alloca' 'reg_file_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_9 = alloca i32 1"   --->   Operation 20 'alloca' 'reg_file_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_10 = alloca i32 1"   --->   Operation 21 'alloca' 'reg_file_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_11 = alloca i32 1"   --->   Operation 22 'alloca' 'reg_file_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_12 = alloca i32 1"   --->   Operation 23 'alloca' 'reg_file_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_13 = alloca i32 1"   --->   Operation 24 'alloca' 'reg_file_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_14 = alloca i32 1"   --->   Operation 25 'alloca' 'reg_file_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_15 = alloca i32 1"   --->   Operation 26 'alloca' 'reg_file_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_16 = alloca i32 1"   --->   Operation 27 'alloca' 'reg_file_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_17 = alloca i32 1"   --->   Operation 28 'alloca' 'reg_file_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_18 = alloca i32 1"   --->   Operation 29 'alloca' 'reg_file_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_19 = alloca i32 1"   --->   Operation 30 'alloca' 'reg_file_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_20 = alloca i32 1"   --->   Operation 31 'alloca' 'reg_file_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_21 = alloca i32 1"   --->   Operation 32 'alloca' 'reg_file_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_22 = alloca i32 1"   --->   Operation 33 'alloca' 'reg_file_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_23 = alloca i32 1"   --->   Operation 34 'alloca' 'reg_file_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_24 = alloca i32 1"   --->   Operation 35 'alloca' 'reg_file_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_25 = alloca i32 1"   --->   Operation 36 'alloca' 'reg_file_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_26 = alloca i32 1"   --->   Operation 37 'alloca' 'reg_file_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_27 = alloca i32 1"   --->   Operation 38 'alloca' 'reg_file_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_28 = alloca i32 1"   --->   Operation 39 'alloca' 'reg_file_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_29 = alloca i32 1"   --->   Operation 40 'alloca' 'reg_file_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_30 = alloca i32 1"   --->   Operation 41 'alloca' 'reg_file_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_31 = alloca i32 1"   --->   Operation 42 'alloca' 'reg_file_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_32 = alloca i32 1"   --->   Operation 43 'alloca' 'reg_file_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:28]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 60 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:29]   --->   Operation 61 'read' 'start_pc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%pc_1 = trunc i32 %start_pc_read" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:49]   --->   Operation 62 'trunc' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_32" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 63 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_31" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 64 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_30" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 65 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_29" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 66 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_28" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 67 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_27" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 68 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_26" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 69 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_25" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 70 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_24" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 71 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_23" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 72 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_22" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 73 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_21" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 74 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_20" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 75 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_19" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 76 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_18" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 77 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_17" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 78 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_16" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 79 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_15" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 80 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_14" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 81 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_13" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 82 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_12" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 83 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_11" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 84 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_10" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 85 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_9" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 86 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_8" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 87 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_7" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 88 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_6" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 89 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_5" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 90 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_4" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 91 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_3" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 92 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_2" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 93 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %reg_file_1" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 94 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (2.42ns)   --->   "%store_ln51 = store i16 %pc_1, i16 %pc" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 95 'store' 'store_ln51' <Predicate = true> <Delay = 2.42>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 1, i32 %nbi" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 96 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln51 = br void %do.cond" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 97 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%pc_2 = load i16 %pc" [rv32i_npp_ip/src/execute.cpp:92->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 98 'load' 'pc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i16 %pc_2" [rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53]   --->   Operation 99 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln14" [rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53]   --->   Operation 100 'getelementptr' 'code_ram_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%instruction = load i16 %code_ram_addr" [rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53]   --->   Operation 101 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_1_load = load i32 %reg_file_1"   --->   Operation 102 'load' 'reg_file_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_2_load = load i32 %reg_file_2"   --->   Operation 103 'load' 'reg_file_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_3_load = load i32 %reg_file_3"   --->   Operation 104 'load' 'reg_file_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_4_load = load i32 %reg_file_4"   --->   Operation 105 'load' 'reg_file_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%reg_file_5_load = load i32 %reg_file_5"   --->   Operation 106 'load' 'reg_file_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_6_load = load i32 %reg_file_6"   --->   Operation 107 'load' 'reg_file_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_7_load = load i32 %reg_file_7"   --->   Operation 108 'load' 'reg_file_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_8_load = load i32 %reg_file_8"   --->   Operation 109 'load' 'reg_file_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%reg_file_9_load = load i32 %reg_file_9"   --->   Operation 110 'load' 'reg_file_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_10_load = load i32 %reg_file_10"   --->   Operation 111 'load' 'reg_file_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%reg_file_11_load = load i32 %reg_file_11"   --->   Operation 112 'load' 'reg_file_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_12_load = load i32 %reg_file_12"   --->   Operation 113 'load' 'reg_file_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_13_load = load i32 %reg_file_13"   --->   Operation 114 'load' 'reg_file_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_14_load = load i32 %reg_file_14"   --->   Operation 115 'load' 'reg_file_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%reg_file_15_load = load i32 %reg_file_15"   --->   Operation 116 'load' 'reg_file_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%reg_file_16_load = load i32 %reg_file_16"   --->   Operation 117 'load' 'reg_file_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%reg_file_17_load = load i32 %reg_file_17"   --->   Operation 118 'load' 'reg_file_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%reg_file_18_load = load i32 %reg_file_18"   --->   Operation 119 'load' 'reg_file_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%reg_file_19_load = load i32 %reg_file_19"   --->   Operation 120 'load' 'reg_file_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%reg_file_20_load = load i32 %reg_file_20"   --->   Operation 121 'load' 'reg_file_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%reg_file_21_load = load i32 %reg_file_21"   --->   Operation 122 'load' 'reg_file_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%reg_file_22_load = load i32 %reg_file_22"   --->   Operation 123 'load' 'reg_file_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%reg_file_23_load = load i32 %reg_file_23"   --->   Operation 124 'load' 'reg_file_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%reg_file_24_load = load i32 %reg_file_24"   --->   Operation 125 'load' 'reg_file_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%reg_file_25_load = load i32 %reg_file_25"   --->   Operation 126 'load' 'reg_file_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%reg_file_26_load = load i32 %reg_file_26"   --->   Operation 127 'load' 'reg_file_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%reg_file_27_load = load i32 %reg_file_27"   --->   Operation 128 'load' 'reg_file_27_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%reg_file_28_load = load i32 %reg_file_28"   --->   Operation 129 'load' 'reg_file_28_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%reg_file_29_load = load i32 %reg_file_29"   --->   Operation 130 'load' 'reg_file_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%reg_file_30_load = load i32 %reg_file_30"   --->   Operation 131 'load' 'reg_file_30_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%reg_file_31_load = load i32 %reg_file_31"   --->   Operation 132 'load' 'reg_file_31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%reg_file_32_load = load i32 %reg_file_32"   --->   Operation 133 'load' 'reg_file_32_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%instruction = load i16 %code_ram_addr" [rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53]   --->   Operation 134 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6" [rv32i_npp_ip/src/decode.cpp:9->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 135 'partselect' 'd_i_opcode' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%d_i_rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11" [rv32i_npp_ip/src/decode.cpp:10->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 136 'partselect' 'd_i_rd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%d_i_func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14" [rv32i_npp_ip/src/decode.cpp:11->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 137 'partselect' 'd_i_func3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%d_i_rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19" [rv32i_npp_ip/src/decode.cpp:12->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 138 'partselect' 'd_i_rs1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%d_i_rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24" [rv32i_npp_ip/src/decode.cpp:13->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 139 'partselect' 'd_i_rs2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30" [rv32i_npp_ip/src/decode.cpp:14->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 140 'bitselect' 'f7_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.78ns)   --->   "%d_i_is_load = icmp_eq  i5 %d_i_opcode, i5 0" [rv32i_npp_ip/src/decode.cpp:15->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 141 'icmp' 'd_i_is_load' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.78ns)   --->   "%d_i_is_store = icmp_eq  i5 %d_i_opcode, i5 8" [rv32i_npp_ip/src/decode.cpp:16->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 142 'icmp' 'd_i_is_store' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (1.78ns)   --->   "%d_i_is_jalr = icmp_eq  i5 %d_i_opcode, i5 25" [rv32i_npp_ip/src/decode.cpp:18->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 143 'icmp' 'd_i_is_jalr' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (1.78ns)   --->   "%d_i_is_lui = icmp_eq  i5 %d_i_opcode, i5 13" [rv32i_npp_ip/src/decode.cpp:20->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 144 'icmp' 'd_i_is_lui' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (1.78ns)   --->   "%d_i_is_op_imm = icmp_eq  i5 %d_i_opcode, i5 4" [rv32i_npp_ip/src/decode.cpp:21->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 145 'icmp' 'd_i_is_op_imm' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6" [rv32i_npp_ip/src/type.cpp:61->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 146 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4" [rv32i_npp_ip/src/type.cpp:62->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 147 'partselect' 'opcl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.18ns)   --->   "%switch_ln63 = switch i2 %opch, void %sw.bb5.i, i2 0, void %sw.bb.i, i2 1, void %sw.bb1.i, i2 2, void %type.exit" [rv32i_npp_ip/src/type.cpp:63->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 148 'switch' 'switch_ln63' <Predicate = true> <Delay = 2.18>
ST_3 : Operation 149 [1/1] (2.18ns)   --->   "%switch_ln19 = switch i3 %opcl, void %sw.bb7.i13.i, i3 0, void %type.exit, i3 1, void %sw.bb1.i7.i, i3 2, void %sw.bb2.i8.i, i3 3, void %sw.bb3.i9.i, i3 4, void %sw.bb4.i10.i, i3 5, void %sw.bb5.i11.i, i3 6, void %sw.bb6.i12.i" [rv32i_npp_ip/src/type.cpp:19->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 149 'switch' 'switch_ln19' <Predicate = (opch == 1)> <Delay = 2.18>
ST_3 : Operation 150 [1/1] (2.18ns)   --->   "%br_ln26 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:26->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 150 'br' 'br_ln26' <Predicate = (opch == 1 & opcl == 6)> <Delay = 2.18>
ST_3 : Operation 151 [1/1] (2.18ns)   --->   "%br_ln25 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:25->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 151 'br' 'br_ln25' <Predicate = (opch == 1 & opcl == 5)> <Delay = 2.18>
ST_3 : Operation 152 [1/1] (2.18ns)   --->   "%br_ln24 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:24->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 152 'br' 'br_ln24' <Predicate = (opch == 1 & opcl == 4)> <Delay = 2.18>
ST_3 : Operation 153 [1/1] (2.18ns)   --->   "%br_ln23 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:23->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 153 'br' 'br_ln23' <Predicate = (opch == 1 & opcl == 3)> <Delay = 2.18>
ST_3 : Operation 154 [1/1] (2.18ns)   --->   "%br_ln22 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:22->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 154 'br' 'br_ln22' <Predicate = (opch == 1 & opcl == 2)> <Delay = 2.18>
ST_3 : Operation 155 [1/1] (2.18ns)   --->   "%br_ln21 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:21->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 155 'br' 'br_ln21' <Predicate = (opch == 1 & opcl == 1)> <Delay = 2.18>
ST_3 : Operation 156 [1/1] (2.18ns)   --->   "%br_ln27 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:27->rv32i_npp_ip/src/type.cpp:65->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 156 'br' 'br_ln27' <Predicate = (opch == 1 & opcl == 7)> <Delay = 2.18>
ST_3 : Operation 157 [1/1] (2.18ns)   --->   "%switch_ln5 = switch i3 %opcl, void %sw.bb7.i.i, i3 0, void %type.exit, i3 1, void %sw.bb1.i.i, i3 2, void %sw.bb2.i.i, i3 3, void %sw.bb3.i.i, i3 4, void %type.exit, i3 5, void %sw.bb5.i.i, i3 6, void %sw.bb6.i.i" [rv32i_npp_ip/src/type.cpp:5->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 157 'switch' 'switch_ln5' <Predicate = (opch == 0)> <Delay = 2.18>
ST_3 : Operation 158 [1/1] (2.18ns)   --->   "%br_ln12 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:12->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 158 'br' 'br_ln12' <Predicate = (opch == 0 & opcl == 6)> <Delay = 2.18>
ST_3 : Operation 159 [1/1] (2.18ns)   --->   "%br_ln11 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:11->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 159 'br' 'br_ln11' <Predicate = (opch == 0 & opcl == 5)> <Delay = 2.18>
ST_3 : Operation 160 [1/1] (2.18ns)   --->   "%br_ln9 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:9->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 160 'br' 'br_ln9' <Predicate = (opch == 0 & opcl == 3)> <Delay = 2.18>
ST_3 : Operation 161 [1/1] (2.18ns)   --->   "%br_ln8 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:8->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 161 'br' 'br_ln8' <Predicate = (opch == 0 & opcl == 2)> <Delay = 2.18>
ST_3 : Operation 162 [1/1] (2.18ns)   --->   "%br_ln7 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:7->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 162 'br' 'br_ln7' <Predicate = (opch == 0 & opcl == 1)> <Delay = 2.18>
ST_3 : Operation 163 [1/1] (2.18ns)   --->   "%br_ln13 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:13->rv32i_npp_ip/src/type.cpp:64->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 163 'br' 'br_ln13' <Predicate = (opch == 0 & opcl == 7)> <Delay = 2.18>
ST_3 : Operation 164 [1/1] (2.18ns)   --->   "%switch_ln47 = switch i3 %opcl, void %sw.bb7.i33.i, i3 0, void %type.exit, i3 1, void %sw.bb1.i27.i, i3 2, void %sw.bb2.i28.i, i3 3, void %sw.bb3.i29.i, i3 4, void %sw.bb4.i30.i, i3 5, void %sw.bb5.i31.i, i3 6, void %sw.bb6.i32.i" [rv32i_npp_ip/src/type.cpp:47->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 164 'switch' 'switch_ln47' <Predicate = (opch == 3)> <Delay = 2.18>
ST_3 : Operation 165 [1/1] (2.18ns)   --->   "%br_ln54 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:54->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 165 'br' 'br_ln54' <Predicate = (opch == 3 & opcl == 6)> <Delay = 2.18>
ST_3 : Operation 166 [1/1] (2.18ns)   --->   "%br_ln53 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:53->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 166 'br' 'br_ln53' <Predicate = (opch == 3 & opcl == 5)> <Delay = 2.18>
ST_3 : Operation 167 [1/1] (2.18ns)   --->   "%br_ln52 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:52->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 167 'br' 'br_ln52' <Predicate = (opch == 3 & opcl == 4)> <Delay = 2.18>
ST_3 : Operation 168 [1/1] (2.18ns)   --->   "%br_ln51 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:51->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 168 'br' 'br_ln51' <Predicate = (opch == 3 & opcl == 3)> <Delay = 2.18>
ST_3 : Operation 169 [1/1] (2.18ns)   --->   "%br_ln50 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:50->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 169 'br' 'br_ln50' <Predicate = (opch == 3 & opcl == 2)> <Delay = 2.18>
ST_3 : Operation 170 [1/1] (2.18ns)   --->   "%br_ln49 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:49->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 170 'br' 'br_ln49' <Predicate = (opch == 3 & opcl == 1)> <Delay = 2.18>
ST_3 : Operation 171 [1/1] (2.18ns)   --->   "%br_ln55 = br void %type.exit" [rv32i_npp_ip/src/type.cpp:55->rv32i_npp_ip/src/type.cpp:67->rv32i_npp_ip/src/decode.cpp:22->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 171 'br' 'br_ln55' <Predicate = (opch == 3 & opcl == 7)> <Delay = 2.18>

State 4 <SV = 3> <Delay = 9.71>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%d_i_type = phi i3 7, void %sw.bb7.i.i, i3 7, void %sw.bb6.i.i, i3 5, void %sw.bb5.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb2.i.i, i3 7, void %sw.bb1.i.i, i3 2, void %sw.bb.i, i3 7, void %sw.bb7.i13.i, i3 7, void %sw.bb6.i12.i, i3 5, void %sw.bb5.i11.i, i3 1, void %sw.bb4.i10.i, i3 7, void %sw.bb3.i9.i, i3 7, void %sw.bb2.i8.i, i3 7, void %sw.bb1.i7.i, i3 3, void %sw.bb1.i, i3 7, void %do.cond, i3 7, void %sw.bb7.i33.i, i3 7, void %sw.bb6.i32.i, i3 7, void %sw.bb5.i31.i, i3 7, void %sw.bb4.i30.i, i3 6, void %sw.bb3.i29.i, i3 7, void %sw.bb2.i28.i, i3 2, void %sw.bb1.i27.i, i3 4, void %sw.bb5.i, i3 2, void %sw.bb.i"   --->   Operation 172 'phi' 'd_i_type' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.65ns)   --->   "%d_i_is_r_type = icmp_eq  i3 %d_i_type, i3 1" [rv32i_npp_ip/src/decode.cpp:23->rv32i_npp_ip/src/decode.cpp:50->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 173 'icmp' 'd_i_is_r_type' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31" [rv32i_npp_ip/src/decode.cpp:29->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 174 'bitselect' 'd_imm_inst_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%d_imm_inst_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20" [rv32i_npp_ip/src/decode.cpp:32->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 175 'bitselect' 'd_imm_inst_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11" [rv32i_npp_ip/src/decode.cpp:34->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 176 'partselect' 'd_imm_inst_11_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7" [rv32i_npp_ip/src/decode.cpp:35->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 177 'bitselect' 'd_imm_inst_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (2.06ns)   --->   "%switch_ln36 = switch i3 %d_i_type, void %decode_immediate.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [rv32i_npp_ip/src/decode.cpp:36->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 178 'switch' 'switch_ln36' <Predicate = true> <Delay = 2.06>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30" [rv32i_npp_ip/src/immediate.cpp:17->rv32i_npp_ip/src/decode.cpp:41->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 179 'partselect' 'tmp_4' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8" [rv32i_npp_ip/src/immediate.cpp:18->rv32i_npp_ip/src/decode.cpp:41->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 180 'bitconcatenate' 'd_i_imm_4' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %d_i_imm_4" [rv32i_npp_ip/src/decode.cpp:41->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 181 'sext' 'sext_ln41' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (2.06ns)   --->   "%br_ln41 = br void %decode_immediate.exit" [rv32i_npp_ip/src/decode.cpp:41->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 182 'br' 'br_ln41' <Predicate = (d_i_type == 4)> <Delay = 2.06>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31" [rv32i_npp_ip/src/immediate.cpp:12->rv32i_npp_ip/src/decode.cpp:40->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 183 'partselect' 'tmp_2' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%d_i_imm_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %d_i_rd" [rv32i_npp_ip/src/immediate.cpp:12->rv32i_npp_ip/src/decode.cpp:40->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 184 'bitconcatenate' 'd_i_imm_3' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i12 %d_i_imm_3" [rv32i_npp_ip/src/decode.cpp:40->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 185 'sext' 'sext_ln40' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (2.06ns)   --->   "%br_ln40 = br void %decode_immediate.exit" [rv32i_npp_ip/src/decode.cpp:40->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 186 'br' 'br_ln40' <Predicate = (d_i_type == 3)> <Delay = 2.06>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%d_i_imm_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31" [rv32i_npp_ip/src/immediate.cpp:6->rv32i_npp_ip/src/decode.cpp:39->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 187 'partselect' 'd_i_imm_2' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i12 %d_i_imm_2" [rv32i_npp_ip/src/decode.cpp:39->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 188 'sext' 'sext_ln39' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (2.06ns)   --->   "%br_ln39 = br void %decode_immediate.exit" [rv32i_npp_ip/src/decode.cpp:39->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 189 'br' 'br_ln39' <Predicate = (d_i_type == 2)> <Delay = 2.06>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%d_i_imm_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31" [rv32i_npp_ip/src/immediate.cpp:25->rv32i_npp_ip/src/decode.cpp:42->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 190 'partselect' 'd_i_imm_1' <Predicate = (d_i_type == 5)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (2.06ns)   --->   "%br_ln42 = br void %decode_immediate.exit" [rv32i_npp_ip/src/decode.cpp:42->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 191 'br' 'br_ln42' <Predicate = (d_i_type == 5)> <Delay = 2.06>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19" [rv32i_npp_ip/src/immediate.cpp:31->rv32i_npp_ip/src/decode.cpp:43->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 192 'partselect' 'tmp' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30" [rv32i_npp_ip/src/immediate.cpp:32->rv32i_npp_ip/src/decode.cpp:43->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 193 'partselect' 'tmp_1' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%d_i_imm = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %tmp, i1 %d_imm_inst_20, i10 %tmp_1" [rv32i_npp_ip/src/immediate.cpp:32->rv32i_npp_ip/src/decode.cpp:43->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 194 'bitconcatenate' 'd_i_imm' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (2.06ns)   --->   "%br_ln43 = br void %decode_immediate.exit" [rv32i_npp_ip/src/decode.cpp:43->rv32i_npp_ip/src/decode.cpp:51->rv32i_npp_ip/src/rv32i_npp_ip.cpp:54]   --->   Operation 195 'br' 'br_ln43' <Predicate = (d_i_type == 6)> <Delay = 2.06>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%d_i_imm_6 = phi i20 %d_i_imm, void %sw.bb35.i, i20 %d_i_imm_1, void %sw.bb31.i, i20 %sext_ln41, void %sw.bb26.i, i20 %sext_ln40, void %sw.bb21.i, i20 %sext_ln39, void %sw.bb17.i, i20 0, void %type.exit"   --->   Operation 196 'phi' 'd_i_imm_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 197 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (3.20ns)   --->   "%rv1 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_1_load, i32 %reg_file_2_load, i32 %reg_file_3_load, i32 %reg_file_4_load, i32 %reg_file_5_load, i32 %reg_file_6_load, i32 %reg_file_7_load, i32 %reg_file_8_load, i32 %reg_file_9_load, i32 %reg_file_10_load, i32 %reg_file_11_load, i32 %reg_file_12_load, i32 %reg_file_13_load, i32 %reg_file_14_load, i32 %reg_file_15_load, i32 %reg_file_16_load, i32 %reg_file_17_load, i32 %reg_file_18_load, i32 %reg_file_19_load, i32 %reg_file_20_load, i32 %reg_file_21_load, i32 %reg_file_22_load, i32 %reg_file_23_load, i32 %reg_file_24_load, i32 %reg_file_25_load, i32 %reg_file_26_load, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_32_load, i5 %d_i_rs1" [rv32i_npp_ip/src/execute.cpp:17->rv32i_npp_ip/src/execute.cpp:263->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 198 'mux' 'rv1' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i32 %rv1" [rv32i_npp_ip/src/execute.cpp:261->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 199 'trunc' 'trunc_ln261' <Predicate = (d_i_is_jalr)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (3.20ns)   --->   "%rv2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_1_load, i32 %reg_file_2_load, i32 %reg_file_3_load, i32 %reg_file_4_load, i32 %reg_file_5_load, i32 %reg_file_6_load, i32 %reg_file_7_load, i32 %reg_file_8_load, i32 %reg_file_9_load, i32 %reg_file_10_load, i32 %reg_file_11_load, i32 %reg_file_12_load, i32 %reg_file_13_load, i32 %reg_file_14_load, i32 %reg_file_15_load, i32 %reg_file_16_load, i32 %reg_file_17_load, i32 %reg_file_18_load, i32 %reg_file_19_load, i32 %reg_file_20_load, i32 %reg_file_21_load, i32 %reg_file_22_load, i32 %reg_file_23_load, i32 %reg_file_24_load, i32 %reg_file_25_load, i32 %reg_file_26_load, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_32_load, i5 %d_i_rs2" [rv32i_npp_ip/src/execute.cpp:18->rv32i_npp_ip/src/execute.cpp:263->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 200 'mux' 'rv2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i20 %d_i_imm_6" [rv32i_npp_ip/src/execute.cpp:91->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 201 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_6, i12 0" [rv32i_npp_ip/src/execute.cpp:91->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 202 'bitconcatenate' 'imm12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%pc4 = shl i16 %pc_2, i16 2" [rv32i_npp_ip/src/execute.cpp:92->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 203 'shl' 'pc4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i16 %pc4" [rv32i_npp_ip/src/execute.cpp:120->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 204 'zext' 'zext_ln120' <Predicate = (!d_i_is_lui)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (2.07ns)   --->   "%npc4 = add i16 %pc4, i16 4" [rv32i_npp_ip/src/execute.cpp:93->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 205 'add' 'npc4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (3.20ns)   --->   "%switch_ln95 = switch i3 %d_i_type, void %compute_result.exit, i3 1, void %sw.bb.i18, i3 2, void %sw.bb3.i24, i3 3, void %sw.bb25.i, i3 4, void %sw.bb30.i_ifconv, i3 5, void %sw.bb34.i, i3 6, void %sw.bb43.i" [rv32i_npp_ip/src/execute.cpp:95->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 206 'switch' 'switch_ln95' <Predicate = true> <Delay = 3.20>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i16 %npc4" [rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 207 'zext' 'zext_ln123' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (3.20ns)   --->   "%br_ln124 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:124->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 208 'br' 'br_ln124' <Predicate = (d_i_type == 6)> <Delay = 3.20>
ST_4 : Operation 209 [1/1] (2.55ns)   --->   "%result_2 = add i32 %imm12, i32 %zext_ln120" [rv32i_npp_ip/src/execute.cpp:120->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 209 'add' 'result_2' <Predicate = (d_i_type == 5 & !d_i_is_lui)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.69ns)   --->   "%select_ln117 = select i1 %d_i_is_lui, i32 %imm12, i32 %result_2" [rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 210 'select' 'select_ln117' <Predicate = (d_i_type == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_ult  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:43->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 211 'icmp' 'icmp_ln43' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%xor_ln43 = xor i1 %icmp_ln43, i1 1" [rv32i_npp_ip/src/execute.cpp:43->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 212 'xor' 'xor_ln43' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_eq  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:36->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 213 'icmp' 'icmp_ln36' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_ne  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:37->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 214 'icmp' 'icmp_ln37' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (2.55ns)   --->   "%icmp_ln40 = icmp_slt  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:40->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 215 'icmp' 'icmp_ln40' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_slt  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:41->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 216 'icmp' 'icmp_ln41' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_1)   --->   "%xor_ln41 = xor i1 %icmp_ln41, i1 1" [rv32i_npp_ip/src/execute.cpp:41->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 217 'xor' 'xor_ln41' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (2.55ns)   --->   "%icmp_ln42 = icmp_ult  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:42->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 218 'icmp' 'icmp_ln42' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (1.65ns)   --->   "%icmp_ln35 = icmp_eq  i3 %d_i_func3, i3 6" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 219 'icmp' 'icmp_ln35' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (1.65ns)   --->   "%icmp_ln35_1 = icmp_eq  i3 %d_i_func3, i3 5" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 220 'icmp' 'icmp_ln35_1' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (1.65ns)   --->   "%icmp_ln35_2 = icmp_eq  i3 %d_i_func3, i3 4" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 221 'icmp' 'icmp_ln35_2' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (1.65ns)   --->   "%icmp_ln35_3 = icmp_eq  i3 %d_i_func3, i3 1" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 222 'icmp' 'icmp_ln35_3' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (1.65ns)   --->   "%icmp_ln35_4 = icmp_eq  i3 %d_i_func3, i3 0" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 223 'icmp' 'icmp_ln35_4' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%select_ln35 = select i1 %icmp_ln35_4, i1 %icmp_ln36, i1 %icmp_ln37" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 224 'select' 'select_ln35' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %icmp_ln35_4, i1 %icmp_ln35_3" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 225 'or' 'or_ln35' <Predicate = (d_i_type == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35_1 = select i1 %icmp_ln35_2, i1 %icmp_ln40, i1 %xor_ln41" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 226 'select' 'select_ln35_1' <Predicate = (d_i_type == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%or_ln35_1 = or i1 %icmp_ln35_2, i1 %icmp_ln35_1" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 227 'or' 'or_ln35_1' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %icmp_ln35, i1 %icmp_ln42, i1 %xor_ln43" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 228 'select' 'select_ln35_2' <Predicate = (d_i_type == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35_3 = select i1 %or_ln35, i1 %select_ln35, i1 %select_ln35_1" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 229 'select' 'select_ln35_3' <Predicate = (d_i_type == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%or_ln35_2 = or i1 %or_ln35, i1 %or_ln35_1" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 230 'or' 'or_ln35_2' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %or_ln35_2, i1 %select_ln35_3, i1 %select_ln35_2" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 231 'select' 'select_ln35_4' <Predicate = (d_i_type == 4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (1.65ns)   --->   "%icmp_ln35_5 = icmp_ne  i3 %d_i_func3, i3 2" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 232 'icmp' 'icmp_ln35_5' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (1.65ns)   --->   "%icmp_ln35_6 = icmp_ne  i3 %d_i_func3, i3 3" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 233 'icmp' 'icmp_ln35_6' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%and_ln35 = and i1 %icmp_ln35_6, i1 %icmp_ln35_5" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 234 'and' 'and_ln35' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_1 = and i1 %and_ln35, i1 %select_ln35_4" [rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 235 'and' 'result_1' <Predicate = (d_i_type == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (2.55ns)   --->   "%result = add i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 236 'add' 'result' <Predicate = (d_i_type == 3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %d_i_is_jalr, void %if.else.i, void %if.then.i25" [rv32i_npp_ip/src/execute.cpp:100->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 237 'br' 'br_ln100' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %d_i_is_load, void %if.else13.i, void %if.then9.i26" [rv32i_npp_ip/src/execute.cpp:102->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 238 'br' 'br_ln102' <Predicate = (d_i_type == 2 & !d_i_is_jalr)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (3.20ns)   --->   "%br_ln104 = br i1 %d_i_is_op_imm, void %compute_result.exit, void %if.then16.i" [rv32i_npp_ip/src/execute.cpp:104->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 239 'br' 'br_ln104' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load)> <Delay = 3.20>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%shift_3 = trunc i20 %d_i_imm_6" [rv32i_npp_ip/src/execute.cpp:56->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 240 'trunc' 'shift_3' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (1.21ns)   --->   "%shift_5 = select i1 %d_i_is_r_type, i5 %shift_3, i5 %d_i_rs2" [rv32i_npp_ip/src/execute.cpp:55->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 241 'select' 'shift_5' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (1.87ns)   --->   "%switch_ln59 = switch i3 %d_i_func3, void %sw.bb30.i40.i, i3 0, void %sw.bb.i18.i, i3 1, void %sw.bb11.i22.i, i3 2, void %sw.bb13.i25.i, i3 3, void %sw.bb14.i28.i, i3 4, void %sw.bb17.i30.i, i3 5, void %sw.bb18.i36.i, i3 6, void %sw.bb29.i38.i" [rv32i_npp_ip/src/execute.cpp:59->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 242 'switch' 'switch_ln59' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm)> <Delay = 1.87>
ST_4 : Operation 243 [1/1] (0.99ns)   --->   "%result_28 = or i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 243 'or' 'result_28' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i5 %shift_5" [rv32i_npp_ip/src/execute.cpp:74->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 244 'zext' 'zext_ln74_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (4.42ns)   --->   "%result_25 = ashr i32 %rv1, i32 %zext_ln74_1" [rv32i_npp_ip/src/execute.cpp:74->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 245 'ashr' 'result_25' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5 & f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (4.42ns)   --->   "%result_26 = lshr i32 %rv1, i32 %zext_ln74_1" [rv32i_npp_ip/src/execute.cpp:76->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 246 'lshr' 'result_26' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5 & !f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.69ns)   --->   "%result_27 = select i1 %f7_6, i32 %result_25, i32 %result_26" [rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 247 'select' 'result_27' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.99ns)   --->   "%result_24 = xor i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 248 'xor' 'result_24' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (2.55ns)   --->   "%result_23 = icmp_ugt  i32 %sext_ln91, i32 %rv1" [rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 249 'icmp' 'result_23' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (2.55ns)   --->   "%result_22 = icmp_sgt  i32 %sext_ln91, i32 %rv1" [rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 250 'icmp' 'result_22' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %shift_5" [rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 251 'zext' 'zext_ln65_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 1)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (4.42ns)   --->   "%result_21 = shl i32 %rv1, i32 %zext_ln65_1" [rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 252 'shl' 'result_21' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node result_20)   --->   "%and_ln60_1 = and i1 %f7_6, i1 %d_i_is_r_type" [rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 253 'and' 'and_ln60_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (2.55ns)   --->   "%result_18 = sub i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:61->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 254 'sub' 'result_18' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (2.55ns)   --->   "%result_19 = add i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:63->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 255 'add' 'result_19' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_20 = select i1 %and_ln60_1, i32 %result_18, i32 %result_19" [rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 256 'select' 'result_20' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.99ns)   --->   "%result_17 = and i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 257 'and' 'result_17' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (2.55ns)   --->   "%result_16 = add i32 %rv1, i32 %sext_ln91" [rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 258 'add' 'result_16' <Predicate = (d_i_type == 2 & !d_i_is_jalr & d_i_is_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i16 %npc4" [rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 259 'zext' 'zext_ln101' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (3.20ns)   --->   "%br_ln101 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 260 'br' 'br_ln101' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 3.20>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%shift = trunc i32 %rv2" [rv32i_npp_ip/src/execute.cpp:56->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 261 'trunc' 'shift' <Predicate = (d_i_type == 1)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (1.21ns)   --->   "%shift_2 = select i1 %d_i_is_r_type, i5 %shift, i5 %d_i_rs2" [rv32i_npp_ip/src/execute.cpp:55->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 262 'select' 'shift_2' <Predicate = (d_i_type == 1)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (1.87ns)   --->   "%switch_ln59 = switch i3 %d_i_func3, void %sw.bb30.i.i23, i3 0, void %sw.bb.i.i20, i3 1, void %sw.bb11.i.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i.i, i3 6, void %sw.bb29.i.i22" [rv32i_npp_ip/src/execute.cpp:59->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 263 'switch' 'switch_ln59' <Predicate = (d_i_type == 1)> <Delay = 1.87>
ST_4 : Operation 264 [1/1] (0.99ns)   --->   "%result_15 = or i32 %rv2, i32 %rv1" [rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 264 'or' 'result_15' <Predicate = (d_i_type == 1 & d_i_func3 == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %shift_2" [rv32i_npp_ip/src/execute.cpp:74->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 265 'zext' 'zext_ln74' <Predicate = (d_i_type == 1 & d_i_func3 == 5)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (4.42ns)   --->   "%result_12 = ashr i32 %rv1, i32 %zext_ln74" [rv32i_npp_ip/src/execute.cpp:74->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 266 'ashr' 'result_12' <Predicate = (d_i_type == 1 & d_i_func3 == 5 & f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (4.42ns)   --->   "%result_13 = lshr i32 %rv1, i32 %zext_ln74" [rv32i_npp_ip/src/execute.cpp:76->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 267 'lshr' 'result_13' <Predicate = (d_i_type == 1 & d_i_func3 == 5 & !f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.69ns)   --->   "%result_14 = select i1 %f7_6, i32 %result_12, i32 %result_13" [rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 268 'select' 'result_14' <Predicate = (d_i_type == 1 & d_i_func3 == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.99ns)   --->   "%result_11 = xor i32 %rv2, i32 %rv1" [rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 269 'xor' 'result_11' <Predicate = (d_i_type == 1 & d_i_func3 == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (2.55ns)   --->   "%result_10 = icmp_ult  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 270 'icmp' 'result_10' <Predicate = (d_i_type == 1 & d_i_func3 == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (2.55ns)   --->   "%result_9 = icmp_slt  i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 271 'icmp' 'result_9' <Predicate = (d_i_type == 1 & d_i_func3 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %shift_2" [rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 272 'zext' 'zext_ln65' <Predicate = (d_i_type == 1 & d_i_func3 == 1)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (4.42ns)   --->   "%result_8 = shl i32 %rv1, i32 %zext_ln65" [rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 273 'shl' 'result_8' <Predicate = (d_i_type == 1 & d_i_func3 == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node result_7)   --->   "%and_ln60 = and i1 %f7_6, i1 %d_i_is_r_type" [rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 274 'and' 'and_ln60' <Predicate = (d_i_type != 6 & d_i_type != 5 & d_i_type != 2 & d_i_type != 3 & d_i_type != 4 & d_i_type == 1 & d_i_func3 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (2.55ns)   --->   "%result_5 = sub i32 %rv1, i32 %rv2" [rv32i_npp_ip/src/execute.cpp:61->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 275 'sub' 'result_5' <Predicate = (d_i_type != 6 & d_i_type != 5 & d_i_type != 2 & d_i_type != 3 & d_i_type != 4 & d_i_type == 1 & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (2.55ns)   --->   "%result_6 = add i32 %rv2, i32 %rv1" [rv32i_npp_ip/src/execute.cpp:63->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 276 'add' 'result_6' <Predicate = (d_i_type != 6 & d_i_type != 5 & d_i_type != 2 & d_i_type != 3 & d_i_type != 4 & d_i_type == 1 & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_7 = select i1 %and_ln60, i32 %result_5, i32 %result_6" [rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 277 'select' 'result_7' <Predicate = (d_i_type != 6 & d_i_type != 5 & d_i_type != 2 & d_i_type != 3 & d_i_type != 4 & d_i_type == 1 & d_i_func3 == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.99ns)   --->   "%result_4 = and i32 %rv2, i32 %rv1" [rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 278 'and' 'result_4' <Predicate = (d_i_type == 1 & d_i_func3 == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.4>
ST_5 : Operation 279 [1/1] (3.20ns)   --->   "%br_ln0 = br void %compute_result.exit"   --->   Operation 279 'br' 'br_ln0' <Predicate = (d_i_type == 5)> <Delay = 3.20>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %result_1" [rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 280 'zext' 'zext_ln114' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (3.20ns)   --->   "%br_ln115 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:115->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 281 'br' 'br_ln115' <Predicate = (d_i_type == 4)> <Delay = 3.20>
ST_5 : Operation 282 [1/1] (3.20ns)   --->   "%br_ln111 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:111->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 282 'br' 'br_ln111' <Predicate = (d_i_type == 3)> <Delay = 3.20>
ST_5 : Operation 283 [1/1] (3.20ns)   --->   "%br_ln79 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:79->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 283 'br' 'br_ln79' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 6)> <Delay = 3.20>
ST_5 : Operation 284 [1/1] (3.20ns)   --->   "%br_ln77 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:77->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 284 'br' 'br_ln77' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5)> <Delay = 3.20>
ST_5 : Operation 285 [1/1] (3.20ns)   --->   "%br_ln72 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:72->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 285 'br' 'br_ln72' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 4)> <Delay = 3.20>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i1 %result_23" [rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 286 'zext' 'zext_ln69_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 3)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (3.20ns)   --->   "%br_ln70 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:70->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 287 'br' 'br_ln70' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 3)> <Delay = 3.20>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i1 %result_22" [rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 288 'zext' 'zext_ln67_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 2)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (3.20ns)   --->   "%br_ln68 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:68->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 289 'br' 'br_ln68' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 2)> <Delay = 3.20>
ST_5 : Operation 290 [1/1] (3.20ns)   --->   "%br_ln66 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:66->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 290 'br' 'br_ln66' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 1)> <Delay = 3.20>
ST_5 : Operation 291 [1/1] (3.20ns)   --->   "%br_ln64 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:64->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 291 'br' 'br_ln64' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 3.20>
ST_5 : Operation 292 [1/1] (3.20ns)   --->   "%br_ln81 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:81->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 292 'br' 'br_ln81' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 7)> <Delay = 3.20>
ST_5 : Operation 293 [1/1] (3.20ns)   --->   "%br_ln103 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 293 'br' 'br_ln103' <Predicate = (d_i_type == 2 & !d_i_is_jalr & d_i_is_load)> <Delay = 3.20>
ST_5 : Operation 294 [1/1] (3.20ns)   --->   "%br_ln79 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:79->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 294 'br' 'br_ln79' <Predicate = (d_i_type == 1 & d_i_func3 == 6)> <Delay = 3.20>
ST_5 : Operation 295 [1/1] (3.20ns)   --->   "%br_ln77 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:77->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 295 'br' 'br_ln77' <Predicate = (d_i_type == 1 & d_i_func3 == 5)> <Delay = 3.20>
ST_5 : Operation 296 [1/1] (3.20ns)   --->   "%br_ln72 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:72->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 296 'br' 'br_ln72' <Predicate = (d_i_type == 1 & d_i_func3 == 4)> <Delay = 3.20>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i1 %result_10" [rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 297 'zext' 'zext_ln69' <Predicate = (d_i_type == 1 & d_i_func3 == 3)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (3.20ns)   --->   "%br_ln70 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:70->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 298 'br' 'br_ln70' <Predicate = (d_i_type == 1 & d_i_func3 == 3)> <Delay = 3.20>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i1 %result_9" [rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 299 'zext' 'zext_ln67' <Predicate = (d_i_type == 1 & d_i_func3 == 2)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (3.20ns)   --->   "%br_ln68 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:68->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 300 'br' 'br_ln68' <Predicate = (d_i_type == 1 & d_i_func3 == 2)> <Delay = 3.20>
ST_5 : Operation 301 [1/1] (3.20ns)   --->   "%br_ln66 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:66->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 301 'br' 'br_ln66' <Predicate = (d_i_type == 1 & d_i_func3 == 1)> <Delay = 3.20>
ST_5 : Operation 302 [1/1] (3.20ns)   --->   "%br_ln64 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:64->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 302 'br' 'br_ln64' <Predicate = (d_i_type == 1 & d_i_func3 == 0)> <Delay = 3.20>
ST_5 : Operation 303 [1/1] (3.20ns)   --->   "%br_ln81 = br void %compute_result.exit" [rv32i_npp_ip/src/execute.cpp:81->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 303 'br' 'br_ln81' <Predicate = (d_i_type == 1 & d_i_func3 == 7)> <Delay = 3.20>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%result_29 = phi i32 %select_ln117, void %sw.bb34.i, i32 %zext_ln123, void %sw.bb43.i, i32 %zext_ln114, void %sw.bb30.i_ifconv, i32 %result, void %sw.bb25.i, i32 %zext_ln101, void %if.then.i25, i32 %result_16, void %if.then9.i26, i32 %result_17, void %sw.bb30.i40.i, i32 %result_28, void %sw.bb29.i38.i, i32 %result_27, void %sw.bb18.i36.i, i32 %result_24, void %sw.bb17.i30.i, i32 %zext_ln69_1, void %sw.bb14.i28.i, i32 %zext_ln67_1, void %sw.bb13.i25.i, i32 %result_21, void %sw.bb11.i22.i, i32 %result_20, void %sw.bb.i18.i, i32 %result_4, void %sw.bb30.i.i23, i32 %result_15, void %sw.bb29.i.i22, i32 %result_14, void %sw.bb18.i.i, i32 %result_11, void %sw.bb17.i.i, i32 %zext_ln69, void %sw.bb14.i.i, i32 %zext_ln67, void %sw.bb13.i.i, i32 %result_8, void %sw.bb11.i.i, i32 %result_7, void %sw.bb.i.i20, i32 0, void %decode_immediate.exit, i32 0, void %if.else13.i"   --->   Operation 304 'phi' 'result_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%a01 = trunc i32 %result_29" [rv32i_npp_ip/src/execute.cpp:266->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 305 'trunc' 'a01' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %d_i_is_store, void %if.end.i, void %if.then.i" [rv32i_npp_ip/src/execute.cpp:266->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 306 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%msize = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 12, i32 13" [rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 307 'partselect' 'msize' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%a1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17" [rv32i_npp_ip/src/execute.cpp:234->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 308 'partselect' 'a1' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%rv2_0 = trunc i32 %rv2" [rv32i_npp_ip/src/execute.cpp:238->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 309 'trunc' 'rv2_0' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%rv2_01 = trunc i32 %rv2" [rv32i_npp_ip/src/execute.cpp:239->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 310 'trunc' 'rv2_01' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (1.86ns)   --->   "%switch_ln240 = switch i2 %msize, void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i, i2 0, void %sw.bb.i.i8, i2 1, void %sw.bb4.i.i9, i2 2, void %sw.bb6.i.i10" [rv32i_npp_ip/src/execute.cpp:240->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 311 'switch' 'switch_ln240' <Predicate = (d_i_is_store)> <Delay = 1.86>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i16 %a1" [rv32i_npp_ip/src/execute.cpp:248->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 312 'zext' 'zext_ln248' <Predicate = (d_i_is_store & msize == 2)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln248" [rv32i_npp_ip/src/execute.cpp:248->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 313 'getelementptr' 'data_ram_addr_2' <Predicate = (d_i_is_store & msize == 2)> <Delay = 0.00>
ST_5 : Operation 314 [2/2] (3.25ns)   --->   "%store_ln248 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15" [rv32i_npp_ip/src/execute.cpp:248->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 314 'store' 'store_ln248' <Predicate = (d_i_is_store & msize == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i16 %rv2_01" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 315 'zext' 'zext_ln245' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 316 'bitselect' 'tmp_8' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_8, i1 0" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 317 'bitconcatenate' 'and_ln' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i2 %and_ln" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 318 'zext' 'zext_ln245_1' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (2.12ns)   --->   "%shl_ln245 = shl i4 3, i4 %zext_ln245_1" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 319 'shl' 'shl_ln245' <Predicate = (d_i_is_store & msize == 1)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln245_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_8, i4 0" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 320 'bitconcatenate' 'shl_ln245_1' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i5 %shl_ln245_1" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 321 'zext' 'zext_ln245_2' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (3.98ns)   --->   "%shl_ln245_2 = shl i32 %zext_ln245, i32 %zext_ln245_2" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 322 'shl' 'shl_ln245_2' <Predicate = (d_i_is_store & msize == 1)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln245_3 = zext i16 %a1" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 323 'zext' 'zext_ln245_3' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln245_3" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 324 'getelementptr' 'data_ram_addr_1' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 325 [2/2] (3.25ns)   --->   "%store_ln245 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln245_2, i4 %shl_ln245" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 325 'store' 'store_ln245' <Predicate = (d_i_is_store & msize == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i8 %rv2_0" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 326 'zext' 'zext_ln242' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i2 %a01" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 327 'zext' 'zext_ln242_1' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (1.85ns)   --->   "%shl_ln242 = shl i4 1, i4 %zext_ln242_1" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 328 'shl' 'shl_ln242' <Predicate = (d_i_is_store & msize == 0)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln242_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 329 'bitconcatenate' 'shl_ln242_1' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln242_2 = zext i5 %shl_ln242_1" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 330 'zext' 'zext_ln242_2' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (3.14ns)   --->   "%shl_ln242_2 = shl i32 %zext_ln242, i32 %zext_ln242_2" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 331 'shl' 'shl_ln242_2' <Predicate = (d_i_is_store & msize == 0)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln242_3 = zext i16 %a1" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 332 'zext' 'zext_ln242_3' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln242_3" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 333 'getelementptr' 'data_ram_addr' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_5 : Operation 334 [2/2] (3.25ns)   --->   "%store_ln242 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln242_2, i4 %shl_ln242" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 334 'store' 'store_ln242' <Predicate = (d_i_is_store & msize == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 335 [1/2] (3.25ns)   --->   "%store_ln248 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15" [rv32i_npp_ip/src/execute.cpp:248->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 335 'store' 'store_ln248' <Predicate = (d_i_is_store & msize == 2)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln249 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [rv32i_npp_ip/src/execute.cpp:249->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 336 'br' 'br_ln249' <Predicate = (d_i_is_store & msize == 2)> <Delay = 0.00>
ST_6 : Operation 337 [1/2] (3.25ns)   --->   "%store_ln245 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln245_2, i4 %shl_ln245" [rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 337 'store' 'store_ln245' <Predicate = (d_i_is_store & msize == 1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln246 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [rv32i_npp_ip/src/execute.cpp:246->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 338 'br' 'br_ln246' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_6 : Operation 339 [1/2] (3.25ns)   --->   "%store_ln242 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln242_2, i4 %shl_ln242" [rv32i_npp_ip/src/execute.cpp:242->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 339 'store' 'store_ln242' <Predicate = (d_i_is_store & msize == 0)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln243 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i" [rv32i_npp_ip/src/execute.cpp:243->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 340 'br' 'br_ln243' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln267 = br void %if.end.i" [rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 341 'br' 'br_ln267' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (2.18ns)   --->   "%br_ln268 = br i1 %d_i_is_load, void %if.end14.i, void %if.then9.i_ifconv" [rv32i_npp_ip/src/execute.cpp:268->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 342 'br' 'br_ln268' <Predicate = true> <Delay = 2.18>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%a2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17" [rv32i_npp_ip/src/execute.cpp:175->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 343 'partselect' 'a2_1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i16 %a2_1" [rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 344 'zext' 'zext_ln183' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln183" [rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 345 'getelementptr' 'data_ram_addr_3' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_6 : Operation 346 [2/2] (3.25ns)   --->   "%w = load i16 %data_ram_addr_3" [rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 346 'load' 'w' <Predicate = (d_i_is_load)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 347 [1/1] (1.56ns)   --->   "%icmp_ln196 = icmp_eq  i2 %a01, i2 2" [rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 347 'icmp' 'icmp_ln196' <Predicate = (d_i_is_load)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (1.56ns)   --->   "%icmp_ln196_1 = icmp_eq  i2 %a01, i2 1" [rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 348 'icmp' 'icmp_ln196_1' <Predicate = (d_i_is_load)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (1.56ns)   --->   "%icmp_ln196_2 = icmp_eq  i2 %a01, i2 0" [rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 349 'icmp' 'icmp_ln196_2' <Predicate = (d_i_is_load)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.3>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%a1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1" [rv32i_npp_ip/src/execute.cpp:174->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 350 'bitselect' 'a1_1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 351 [1/2] (3.25ns)   --->   "%w = load i16 %data_ram_addr_3" [rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 351 'load' 'w' <Predicate = (d_i_is_load)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node b)   --->   "%b0 = trunc i32 %w" [rv32i_npp_ip/src/execute.cpp:184->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 352 'trunc' 'b0' <Predicate = (d_i_is_load & icmp_ln196_2)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15" [rv32i_npp_ip/src/execute.cpp:186->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 353 'partselect' 'b1' <Predicate = (d_i_is_load & !icmp_ln196_2 & icmp_ln196_1)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%h0 = trunc i32 %w" [rv32i_npp_ip/src/execute.cpp:188->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 354 'trunc' 'h0' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23" [rv32i_npp_ip/src/execute.cpp:190->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 355 'partselect' 'b2' <Predicate = (d_i_is_load & !icmp_ln196_2 & !icmp_ln196_1 & icmp_ln196)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31" [rv32i_npp_ip/src/execute.cpp:192->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 356 'partselect' 'b3' <Predicate = (d_i_is_load & !icmp_ln196_2 & !icmp_ln196_1 & !icmp_ln196)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31" [rv32i_npp_ip/src/execute.cpp:194->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 357 'partselect' 'h1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node b_5)   --->   "%b_4 = select i1 %icmp_ln196, i8 %b2, i8 %b3" [rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 358 'select' 'b_4' <Predicate = (d_i_is_load & !icmp_ln196_2 & !icmp_ln196_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (1.24ns) (out node of the LUT)   --->   "%b_5 = select i1 %icmp_ln196_1, i8 %b1, i8 %b_4" [rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 359 'select' 'b_5' <Predicate = (d_i_is_load & !icmp_ln196_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (1.24ns) (out node of the LUT)   --->   "%b = select i1 %icmp_ln196_2, i8 %b0, i8 %b_5" [rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 360 'select' 'b' <Predicate = (d_i_is_load)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %b" [rv32i_npp_ip/src/execute.cpp:203->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 361 'sext' 'sext_ln203' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i8 %b" [rv32i_npp_ip/src/execute.cpp:204->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 362 'zext' 'zext_ln204' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.80ns)   --->   "%h = select i1 %a1_1, i16 %h1, i16 %h0" [rv32i_npp_ip/src/execute.cpp:205->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 363 'select' 'h' <Predicate = (d_i_is_load)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i16 %h" [rv32i_npp_ip/src/execute.cpp:207->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 364 'sext' 'sext_ln207' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %h" [rv32i_npp_ip/src/execute.cpp:208->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 365 'zext' 'zext_ln208' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (2.18ns)   --->   "%switch_ln209 = switch i3 %d_i_func3, void %sw.bb34.i.i, i3 0, void %sw.bb28.i.i, i3 1, void %sw.bb29.i.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:209->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 366 'switch' 'switch_ln209' <Predicate = (d_i_is_load)> <Delay = 2.18>
ST_7 : Operation 367 [1/1] (2.18ns)   --->   "%br_ln219 = br void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:219->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 367 'br' 'br_ln219' <Predicate = (d_i_is_load & d_i_func3 == 4)> <Delay = 2.18>
ST_7 : Operation 368 [1/1] (2.18ns)   --->   "%br_ln217 = br void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:217->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 368 'br' 'br_ln217' <Predicate = (d_i_is_load & d_i_func3 == 3)> <Delay = 2.18>
ST_7 : Operation 369 [1/1] (2.18ns)   --->   "%br_ln215 = br void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:215->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 369 'br' 'br_ln215' <Predicate = (d_i_is_load & d_i_func3 == 2)> <Delay = 2.18>
ST_7 : Operation 370 [1/1] (2.18ns)   --->   "%br_ln213 = br void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:213->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 370 'br' 'br_ln213' <Predicate = (d_i_is_load & d_i_func3 == 1)> <Delay = 2.18>
ST_7 : Operation 371 [1/1] (2.18ns)   --->   "%br_ln211 = br void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:211->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 371 'br' 'br_ln211' <Predicate = (d_i_is_load & d_i_func3 == 0)> <Delay = 2.18>
ST_7 : Operation 372 [1/1] (2.18ns)   --->   "%br_ln224 = br void %if.end14.i" [rv32i_npp_ip/src/execute.cpp:224->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 372 'br' 'br_ln224' <Predicate = (d_i_is_load & d_i_func3 == 7) | (d_i_is_load & d_i_func3 == 6)> <Delay = 2.18>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%reg_file = phi i32 0, void %sw.bb34.i.i, i32 %zext_ln204, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln207, void %sw.bb29.i.i, i32 %sext_ln203, void %sw.bb28.i.i, i32 %result_29, void %if.end.i, i32 %zext_ln208, void %if.then9.i_ifconv"   --->   Operation 373 'phi' 'reg_file' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (1.78ns)   --->   "%icmp_ln25 = icmp_eq  i5 %d_i_rd, i5 0" [rv32i_npp_ip/src/execute.cpp:25->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 374 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %switch.early.test, void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:25->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 375 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (1.78ns)   --->   "%icmp_ln28 = icmp_eq  i5 %d_i_opcode, i5 24" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:28]   --->   Operation 376 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (1.78ns)   --->   "%icmp_ln28_1 = icmp_eq  i5 %d_i_opcode, i5 8" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:28]   --->   Operation 377 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.97ns)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:28]   --->   Operation 378 'or' 'or_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln28, void %if.then.i.i, void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:28]   --->   Operation 379 'br' 'br_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (1.89ns)   --->   "%switch_ln28 = switch i5 %d_i_rd, void %arrayidx.i343.case.31.i, i5 0, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge, i5 1, void %arrayidx.i343.case.1.i, i5 2, void %arrayidx.i343.case.2.i, i5 3, void %arrayidx.i343.case.3.i, i5 4, void %arrayidx.i343.case.4.i, i5 5, void %arrayidx.i343.case.5.i, i5 6, void %arrayidx.i343.case.6.i, i5 7, void %arrayidx.i343.case.7.i, i5 8, void %arrayidx.i343.case.8.i, i5 9, void %arrayidx.i343.case.9.i, i5 10, void %arrayidx.i343.case.10.i, i5 11, void %arrayidx.i343.case.11.i, i5 12, void %arrayidx.i343.case.12.i, i5 13, void %arrayidx.i343.case.13.i, i5 14, void %arrayidx.i343.case.14.i, i5 15, void %arrayidx.i343.case.15.i, i5 16, void %arrayidx.i343.case.16.i, i5 17, void %arrayidx.i343.case.17.i, i5 18, void %arrayidx.i343.case.18.i, i5 19, void %arrayidx.i343.case.19.i, i5 20, void %arrayidx.i343.case.20.i, i5 21, void %arrayidx.i343.case.21.i, i5 22, void %arrayidx.i343.case.22.i, i5 23, void %arrayidx.i343.case.23.i, i5 24, void %arrayidx.i343.case.24.i, i5 25, void %arrayidx.i343.case.25.i, i5 26, void %arrayidx.i343.case.26.i, i5 27, void %arrayidx.i343.case.27.i, i5 28, void %arrayidx.i343.case.28.i, i5 29, void %arrayidx.i343.case.29.i, i5 30, void %arrayidx.i343.case.30.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 380 'switch' 'switch_ln28' <Predicate = (!icmp_ln25 & !or_ln28)> <Delay = 1.89>
ST_7 : Operation 381 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_31" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 381 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 30)> <Delay = 1.58>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 382 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 30)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_30" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 383 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 29)> <Delay = 1.58>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 384 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 29)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_29" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 385 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 28)> <Delay = 1.58>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 386 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 28)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_28" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 387 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 27)> <Delay = 1.58>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 388 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 27)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_27" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 389 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 26)> <Delay = 1.58>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 390 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 26)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_26" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 391 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 25)> <Delay = 1.58>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 392 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 25)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_25" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 393 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 24)> <Delay = 1.58>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 394 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 24)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_24" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 395 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 23)> <Delay = 1.58>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 396 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 23)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_23" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 397 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 22)> <Delay = 1.58>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 398 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 22)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_22" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 399 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 21)> <Delay = 1.58>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 400 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 21)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_21" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 401 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 20)> <Delay = 1.58>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 402 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 20)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_20" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 403 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 19)> <Delay = 1.58>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 404 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 19)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_19" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 405 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 18)> <Delay = 1.58>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 406 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 18)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_18" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 407 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 17)> <Delay = 1.58>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 408 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 17)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_17" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 409 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 16)> <Delay = 1.58>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 410 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 16)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_16" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 411 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 15)> <Delay = 1.58>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 412 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 15)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_15" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 413 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 14)> <Delay = 1.58>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 414 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 14)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_14" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 415 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 13)> <Delay = 1.58>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 416 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 13)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_13" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 417 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 12)> <Delay = 1.58>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 418 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 12)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_12" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 419 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 11)> <Delay = 1.58>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 420 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 11)> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_11" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 421 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 10)> <Delay = 1.58>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 422 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 10)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_10" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 423 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 9)> <Delay = 1.58>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 424 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 9)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_9" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 425 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 8)> <Delay = 1.58>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 426 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 8)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_8" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 427 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 7)> <Delay = 1.58>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 428 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 7)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_7" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 429 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 6)> <Delay = 1.58>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 430 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 6)> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_6" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 431 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 5)> <Delay = 1.58>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 432 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 5)> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_5" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 433 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 4)> <Delay = 1.58>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 434 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 4)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_4" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 435 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 3)> <Delay = 1.58>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 436 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 3)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_3" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 437 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 2)> <Delay = 1.58>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 438 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 2)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_2" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 439 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 1)> <Delay = 1.58>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 440 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 1)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_1" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 441 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 0)> <Delay = 1.58>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 442 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 0)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %reg_file, i32 %reg_file_32" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 443 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 31)> <Delay = 1.58>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln28 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i" [rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 444 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !or_ln28 & d_i_rd == 31)> <Delay = 0.00>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%cond = trunc i32 %reg_file" [rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 445 'trunc' 'cond' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (1.87ns)   --->   "%switch_ln138 = switch i3 %d_i_type, void %sw.default.i.i, i3 1, void %sw.bb.i54.i, i3 2, void %sw.bb2.i.i13, i3 3, void %sw.bb7.i.i14, i3 4, void %sw.bb10.i.i, i3 5, void %sw.bb33.i.i, i3 6, void %sw.bb36.i.i" [rv32i_npp_ip/src/execute.cpp:138->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 446 'switch' 'switch_ln138' <Predicate = true> <Delay = 1.87>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_6, i32 1, i32 16" [rv32i_npp_ip/src/execute.cpp:160->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 447 'partselect' 'trunc_ln3' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_7 : Operation 448 [1/1] (2.07ns)   --->   "%next_pc_7 = add i16 %trunc_ln3, i16 %pc_2" [rv32i_npp_ip/src/execute.cpp:160->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 448 'add' 'next_pc_7' <Predicate = (d_i_type == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (2.42ns)   --->   "%store_ln161 = store i16 %next_pc_7, i16 %pc" [rv32i_npp_ip/src/execute.cpp:161->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 449 'store' 'store_ln161' <Predicate = (d_i_type == 6)> <Delay = 2.42>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln161 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:161->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 450 'br' 'br_ln161' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (2.07ns)   --->   "%next_pc_6 = add i16 %pc_2, i16 1" [rv32i_npp_ip/src/execute.cpp:157->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 451 'add' 'next_pc_6' <Predicate = (d_i_type == 5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 452 [1/1] (2.42ns)   --->   "%store_ln158 = store i16 %next_pc_6, i16 %pc" [rv32i_npp_ip/src/execute.cpp:158->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 452 'store' 'store_ln158' <Predicate = (d_i_type == 5)> <Delay = 2.42>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln158 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:158->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 453 'br' 'br_ln158' <Predicate = (d_i_type == 5)> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %cond, void %cond.false20.i.i, void %cond.true14.i.i" [rv32i_npp_ip/src/execute.cpp:152->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 454 'br' 'br_ln152' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_7 : Operation 455 [1/1] (2.07ns)   --->   "%add_ln154 = add i16 %pc_2, i16 1" [rv32i_npp_ip/src/execute.cpp:154->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 455 'add' 'add_ln154' <Predicate = (d_i_type == 4 & !cond)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (2.42ns)   --->   "%store_ln152 = store i16 %add_ln154, i16 %pc" [rv32i_npp_ip/src/execute.cpp:152->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 456 'store' 'store_ln152' <Predicate = (d_i_type == 4 & !cond)> <Delay = 2.42>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln152 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:152->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 457 'br' 'br_ln152' <Predicate = (d_i_type == 4 & !cond)> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_6, i32 1, i32 16" [rv32i_npp_ip/src/execute.cpp:153->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 458 'partselect' 'trunc_ln4' <Predicate = (d_i_type == 4 & cond)> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (2.07ns)   --->   "%add_ln153 = add i16 %trunc_ln4, i16 %pc_2" [rv32i_npp_ip/src/execute.cpp:153->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 459 'add' 'add_ln153' <Predicate = (d_i_type == 4 & cond)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 460 [1/1] (2.42ns)   --->   "%store_ln152 = store i16 %add_ln153, i16 %pc" [rv32i_npp_ip/src/execute.cpp:152->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 460 'store' 'store_ln152' <Predicate = (d_i_type == 4 & cond)> <Delay = 2.42>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln152 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:152->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 461 'br' 'br_ln152' <Predicate = (d_i_type == 4 & cond)> <Delay = 0.00>
ST_7 : Operation 462 [1/1] (2.07ns)   --->   "%next_pc_5 = add i16 %pc_2, i16 1" [rv32i_npp_ip/src/execute.cpp:149->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 462 'add' 'next_pc_5' <Predicate = (d_i_type == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (2.42ns)   --->   "%store_ln150 = store i16 %next_pc_5, i16 %pc" [rv32i_npp_ip/src/execute.cpp:150->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 463 'store' 'store_ln150' <Predicate = (d_i_type == 3)> <Delay = 2.42>
ST_7 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln150 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:150->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 464 'br' 'br_ln150' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i20 %d_i_imm_6" [rv32i_npp_ip/src/execute.cpp:145->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 465 'trunc' 'trunc_ln145' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 0.00>
ST_7 : Operation 466 [1/1] (2.13ns)   --->   "%add_ln145 = add i18 %trunc_ln261, i18 %trunc_ln145" [rv32i_npp_ip/src/execute.cpp:145->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 466 'add' 'add_ln145' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%next_pc_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln145, i32 2, i32 17" [rv32i_npp_ip/src/execute.cpp:144->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 467 'partselect' 'next_pc_2' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (2.07ns)   --->   "%next_pc_3 = add i16 %pc_2, i16 1" [rv32i_npp_ip/src/execute.cpp:146->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 468 'add' 'next_pc_3' <Predicate = (d_i_type == 2 & !d_i_is_jalr)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/1] (0.80ns)   --->   "%next_pc_4 = select i1 %d_i_is_jalr, i16 %next_pc_2, i16 %next_pc_3" [rv32i_npp_ip/src/execute.cpp:143->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 469 'select' 'next_pc_4' <Predicate = (d_i_type == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (2.42ns)   --->   "%store_ln147 = store i16 %next_pc_4, i16 %pc" [rv32i_npp_ip/src/execute.cpp:147->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 470 'store' 'store_ln147' <Predicate = (d_i_type == 2)> <Delay = 2.42>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln147 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:147->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 471 'br' 'br_ln147' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (2.07ns)   --->   "%next_pc_1 = add i16 %pc_2, i16 1" [rv32i_npp_ip/src/execute.cpp:140->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 472 'add' 'next_pc_1' <Predicate = (d_i_type == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (2.42ns)   --->   "%store_ln141 = store i16 %next_pc_1, i16 %pc" [rv32i_npp_ip/src/execute.cpp:141->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 473 'store' 'store_ln141' <Predicate = (d_i_type == 1)> <Delay = 2.42>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln141 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:141->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 474 'br' 'br_ln141' <Predicate = (d_i_type == 1)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (2.07ns)   --->   "%next_pc = add i16 %pc_2, i16 1" [rv32i_npp_ip/src/execute.cpp:163->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 475 'add' 'next_pc' <Predicate = (d_i_type == 7) | (d_i_type == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 476 [1/1] (2.42ns)   --->   "%store_ln164 = store i16 %next_pc, i16 %pc" [rv32i_npp_ip/src/execute.cpp:164->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 476 'store' 'store_ln164' <Predicate = (d_i_type == 7) | (d_i_type == 0)> <Delay = 2.42>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln164 = br void %execute.exit" [rv32i_npp_ip/src/execute.cpp:164->rv32i_npp_ip/src/execute.cpp:271->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62]   --->   Operation 477 'br' 'br_ln164' <Predicate = (d_i_type == 7) | (d_i_type == 0)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.11>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%next_pc_9 = load i16 %pc" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:20->rv32i_npp_ip/src/rv32i_npp_ip.cpp:64]   --->   Operation 478 'load' 'next_pc_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (2.55ns)   --->   "%icmp_ln20 = icmp_ne  i32 %instruction, i32 32871" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:20->rv32i_npp_ip/src/rv32i_npp_ip.cpp:64]   --->   Operation 479 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [1/1] (2.07ns)   --->   "%icmp_ln20_1 = icmp_ne  i16 %next_pc_9, i16 0" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:20->rv32i_npp_ip/src/rv32i_npp_ip.cpp:64]   --->   Operation 480 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 481 [1/1] (0.97ns)   --->   "%or_ln20 = or i1 %icmp_ln20, i1 %icmp_ln20_1" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:20->rv32i_npp_ip/src/rv32i_npp_ip.cpp:64]   --->   Operation 481 'or' 'or_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %or_ln20, void %do.end, void %do.cond.backedge" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:20->rv32i_npp_ip/src/rv32i_npp_ip.cpp:64]   --->   Operation 482 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%nbi_load = load i32 %nbi" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:46]   --->   Operation 483 'load' 'nbi_load' <Predicate = (or_ln20)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_0" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:52]   --->   Operation 484 'specpipeline' 'specpipeline_ln52' <Predicate = (or_ln20)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:51]   --->   Operation 485 'specloopname' 'specloopname_ln51' <Predicate = (or_ln20)> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %nbi_load, i32 1" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:46]   --->   Operation 486 'add' 'add_ln46' <Predicate = (or_ln20)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %add_ln46, i32 %nbi" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:46]   --->   Operation 487 'store' 'store_ln46' <Predicate = (or_ln20)> <Delay = 1.58>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln46 = br void %do.cond" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:46]   --->   Operation 488 'br' 'br_ln46' <Predicate = (or_ln20)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.00>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%nbi_load_1 = load i32 %nbi" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:67]   --->   Operation 489 'load' 'nbi_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (1.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_load_1" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:67]   --->   Operation 490 'write' 'write_ln67' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 491 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [rv32i_npp_ip/src/rv32i_npp_ip.cpp:75]   --->   Operation 491 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.423ns
The critical path consists of the following:
	s_axi read operation ('start_pc_read', rv32i_npp_ip/src/rv32i_npp_ip.cpp:29) on port 'start_pc' (rv32i_npp_ip/src/rv32i_npp_ip.cpp:29) [56]  (1.000 ns)
	'store' operation ('store_ln51', rv32i_npp_ip/src/rv32i_npp_ip.cpp:51) of variable 'pc', rv32i_npp_ip/src/rv32i_npp_ip.cpp:49 on local variable 'pc' [90]  (2.423 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('pc', rv32i_npp_ip/src/execute.cpp:92->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) on local variable 'pc' [94]  (0.000 ns)
	'getelementptr' operation ('code_ram_addr', rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53) [128]  (0.000 ns)
	'load' operation ('instruction', rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53) on array 'code_ram' [129]  (3.254 ns)

 <State 3>: 5.438ns
The critical path consists of the following:
	'load' operation ('instruction', rv32i_npp_ip/src/fetch.cpp:14->rv32i_npp_ip/src/rv32i_npp_ip.cpp:53) on array 'code_ram' [129]  (3.254 ns)
	multiplexor before 'phi' operation ('d_i.type') [191]  (2.184 ns)

 <State 4>: 9.714ns
The critical path consists of the following:
	'mux' operation ('rv1', rv32i_npp_ip/src/execute.cpp:17->rv32i_npp_ip/src/execute.cpp:263->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [223]  (3.205 ns)
	'icmp' operation ('icmp_ln41', rv32i_npp_ip/src/execute.cpp:41->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [245]  (2.552 ns)
	'xor' operation ('xor_ln41', rv32i_npp_ip/src/execute.cpp:41->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [246]  (0.000 ns)
	'select' operation ('select_ln35_1', rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [255]  (0.993 ns)
	'select' operation ('select_ln35_3', rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [258]  (0.993 ns)
	'select' operation ('select_ln35_4', rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [260]  (0.993 ns)
	'and' operation ('result', rv32i_npp_ip/src/execute.cpp:35->rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [264]  (0.978 ns)

 <State 5>: 10.443ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln123', rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('select_ln117', rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln114', rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69_1', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67_1', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln101', rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [357]  (3.201 ns)
	'phi' operation ('result') with incoming values : ('zext_ln123', rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('select_ln117', rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln114', rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69_1', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67_1', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln101', rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [357]  (0.000 ns)
	'shl' operation ('shl_ln245_2', rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [379]  (3.988 ns)
	'store' operation ('store_ln245', rv32i_npp_ip/src/execute.cpp:245->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [382]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln248', rv32i_npp_ip/src/execute.cpp:248->rv32i_npp_ip/src/execute.cpp:267->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram' [369]  (3.254 ns)

 <State 7>: 10.358ns
The critical path consists of the following:
	'load' operation ('w', rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) on array 'data_ram' [404]  (3.254 ns)
	'select' operation ('b', rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [414]  (1.248 ns)
	'select' operation ('b', rv32i_npp_ip/src/execute.cpp:196->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [416]  (1.248 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln123', rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('select_ln117', rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln114', rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69_1', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67_1', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln101', rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('w', rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('sext_ln203', rv32i_npp_ip/src/execute.cpp:203->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln204', rv32i_npp_ip/src/execute.cpp:204->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('sext_ln207', rv32i_npp_ip/src/execute.cpp:207->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln208', rv32i_npp_ip/src/execute.cpp:208->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [436]  (2.184 ns)
	'phi' operation ('result') with incoming values : ('zext_ln123', rv32i_npp_ip/src/execute.cpp:123->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('select_ln117', rv32i_npp_ip/src/execute.cpp:117->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln114', rv32i_npp_ip/src/execute.cpp:114->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:110->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69_1', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67_1', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:105->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:103->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln101', rv32i_npp_ip/src/execute.cpp:101->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:78->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:73->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:71->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln69', rv32i_npp_ip/src/execute.cpp:69->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln67', rv32i_npp_ip/src/execute.cpp:67->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:65->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:60->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('result', rv32i_npp_ip/src/execute.cpp:80->rv32i_npp_ip/src/execute.cpp:97->rv32i_npp_ip/src/execute.cpp:264->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('w', rv32i_npp_ip/src/execute.cpp:183->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('sext_ln203', rv32i_npp_ip/src/execute.cpp:203->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln204', rv32i_npp_ip/src/execute.cpp:204->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('sext_ln207', rv32i_npp_ip/src/execute.cpp:207->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) ('zext_ln208', rv32i_npp_ip/src/execute.cpp:208->rv32i_npp_ip/src/execute.cpp:269->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) [436]  (0.000 ns)
	'store' operation ('store_ln28', rv32i_npp_ip/src/execute.cpp:28->rv32i_npp_ip/src/execute.cpp:270->rv32i_npp_ip/src/rv32i_npp_ip.cpp:62) of variable 'result' on local variable 'reg_file' [450]  (1.588 ns)
	blocking operation 0.8351 ns on control path)

 <State 8>: 5.118ns
The critical path consists of the following:
	'load' operation ('nbi_load', rv32i_npp_ip/src/rv32i_npp_ip.cpp:46) on local variable 'nbi' [592]  (0.000 ns)
	'add' operation ('add_ln46', rv32i_npp_ip/src/rv32i_npp_ip.cpp:46) [595]  (2.552 ns)
	'store' operation ('store_ln46', rv32i_npp_ip/src/rv32i_npp_ip.cpp:46) of variable 'add_ln46', rv32i_npp_ip/src/rv32i_npp_ip.cpp:46 on local variable 'nbi' [596]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 9>: 1.000ns
The critical path consists of the following:
	'load' operation ('nbi_load_1', rv32i_npp_ip/src/rv32i_npp_ip.cpp:67) on local variable 'nbi' [599]  (0.000 ns)
	s_axi write operation ('write_ln67', rv32i_npp_ip/src/rv32i_npp_ip.cpp:67) on port 'nb_instruction' (rv32i_npp_ip/src/rv32i_npp_ip.cpp:67) [600]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
