|firpga
sys_clk => sys_clk.IN4
sys_rst => sys_rst.IN4
aud_bclk => aud_bclk.IN3
aud_lrc => aud_lrc.IN1
aud_adcdat => aud_adcdat.IN1
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
key0 => audio_data_out.OUTPUTSELECT
aud_mclk <= pll_clk:u_pll_clk.c0
aud_dacdat <= wm8978_ctrl:u_wm8978_ctrl.aud_dacdat
aud_scl <= wm8978_ctrl:u_wm8978_ctrl.aud_scl
aud_sda <> wm8978_ctrl:u_wm8978_ctrl.aud_sda
lcd_hs <= lcd_top:u_lcd_top.lcd_hs
lcd_vs <= lcd_top:u_lcd_top.lcd_vs
lcd_de <= lcd_top:u_lcd_top.lcd_de
lcd_rgb[0] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[1] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[2] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[3] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[4] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[5] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[6] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[7] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[8] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[9] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[10] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[11] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[12] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[13] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[14] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[15] <= lcd_top:u_lcd_top.lcd_rgb
lcd_bl <= lcd_top:u_lcd_top.lcd_bl
lcd_rst <= lcd_top:u_lcd_top.lcd_rst
lcd_pclk <= lcd_top:u_lcd_top.lcd_pclk


|firpga|pll_clk:u_pll_clk
areset => areset.IN1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|firpga|pll_clk:u_pll_clk|altpll:altpll_component
inclk[0] => pll_clk_altpll:auto_generated.inclk[0]
inclk[1] => pll_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_clk_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|firpga|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|firpga|wm8978_ctrl:u_wm8978_ctrl
clk => clk.IN1
rst_n => rst_n.IN3
aud_bclk => aud_bclk.IN2
aud_lrc => aud_lrc.IN2
aud_adcdat => aud_adcdat.IN1
aud_dacdat <= audio_send:u_audio_send.aud_dacdat
aud_scl <= wm8978_config:u_wm8978_config.aud_scl
aud_sda <> wm8978_config:u_wm8978_config.aud_sda
adc_data[0] <= audio_receive:u_audio_receive.adc_data
adc_data[1] <= audio_receive:u_audio_receive.adc_data
adc_data[2] <= audio_receive:u_audio_receive.adc_data
adc_data[3] <= audio_receive:u_audio_receive.adc_data
adc_data[4] <= audio_receive:u_audio_receive.adc_data
adc_data[5] <= audio_receive:u_audio_receive.adc_data
adc_data[6] <= audio_receive:u_audio_receive.adc_data
adc_data[7] <= audio_receive:u_audio_receive.adc_data
adc_data[8] <= audio_receive:u_audio_receive.adc_data
adc_data[9] <= audio_receive:u_audio_receive.adc_data
adc_data[10] <= audio_receive:u_audio_receive.adc_data
adc_data[11] <= audio_receive:u_audio_receive.adc_data
adc_data[12] <= audio_receive:u_audio_receive.adc_data
adc_data[13] <= audio_receive:u_audio_receive.adc_data
adc_data[14] <= audio_receive:u_audio_receive.adc_data
adc_data[15] <= audio_receive:u_audio_receive.adc_data
adc_data[16] <= audio_receive:u_audio_receive.adc_data
adc_data[17] <= audio_receive:u_audio_receive.adc_data
adc_data[18] <= audio_receive:u_audio_receive.adc_data
adc_data[19] <= audio_receive:u_audio_receive.adc_data
adc_data[20] <= audio_receive:u_audio_receive.adc_data
adc_data[21] <= audio_receive:u_audio_receive.adc_data
adc_data[22] <= audio_receive:u_audio_receive.adc_data
adc_data[23] <= audio_receive:u_audio_receive.adc_data
adc_data[24] <= audio_receive:u_audio_receive.adc_data
adc_data[25] <= audio_receive:u_audio_receive.adc_data
adc_data[26] <= audio_receive:u_audio_receive.adc_data
adc_data[27] <= audio_receive:u_audio_receive.adc_data
adc_data[28] <= audio_receive:u_audio_receive.adc_data
adc_data[29] <= audio_receive:u_audio_receive.adc_data
adc_data[30] <= audio_receive:u_audio_receive.adc_data
adc_data[31] <= audio_receive:u_audio_receive.adc_data
dac_data[0] => dac_data[0].IN1
dac_data[1] => dac_data[1].IN1
dac_data[2] => dac_data[2].IN1
dac_data[3] => dac_data[3].IN1
dac_data[4] => dac_data[4].IN1
dac_data[5] => dac_data[5].IN1
dac_data[6] => dac_data[6].IN1
dac_data[7] => dac_data[7].IN1
dac_data[8] => dac_data[8].IN1
dac_data[9] => dac_data[9].IN1
dac_data[10] => dac_data[10].IN1
dac_data[11] => dac_data[11].IN1
dac_data[12] => dac_data[12].IN1
dac_data[13] => dac_data[13].IN1
dac_data[14] => dac_data[14].IN1
dac_data[15] => dac_data[15].IN1
dac_data[16] => dac_data[16].IN1
dac_data[17] => dac_data[17].IN1
dac_data[18] => dac_data[18].IN1
dac_data[19] => dac_data[19].IN1
dac_data[20] => dac_data[20].IN1
dac_data[21] => dac_data[21].IN1
dac_data[22] => dac_data[22].IN1
dac_data[23] => dac_data[23].IN1
dac_data[24] => dac_data[24].IN1
dac_data[25] => dac_data[25].IN1
dac_data[26] => dac_data[26].IN1
dac_data[27] => dac_data[27].IN1
dac_data[28] => dac_data[28].IN1
dac_data[29] => dac_data[29].IN1
dac_data[30] => dac_data[30].IN1
dac_data[31] => dac_data[31].IN1
rx_done <= audio_receive:u_audio_receive.rx_done
tx_done <= audio_send:u_audio_send.tx_done


|firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config
clk => clk.IN1
rst_n => rst_n.IN2
i2c_ack <= i2c_dri:u_i2c_dri.i2c_ack
aud_scl <= i2c_dri:u_i2c_dri.scl
aud_sda <> i2c_dri:u_i2c_dri.sda


|firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => cfg_done~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => i2c_exec~reg0.CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => wl[0].CLK
clk => wl[1].CLK
sys_rst => i2c_data[0]~reg0.ACLR
sys_rst => i2c_data[1]~reg0.ACLR
sys_rst => i2c_data[2]~reg0.ACLR
sys_rst => i2c_data[3]~reg0.ACLR
sys_rst => i2c_data[4]~reg0.ACLR
sys_rst => i2c_data[5]~reg0.ACLR
sys_rst => i2c_data[6]~reg0.ACLR
sys_rst => i2c_data[7]~reg0.ACLR
sys_rst => i2c_data[8]~reg0.ACLR
sys_rst => i2c_data[9]~reg0.ACLR
sys_rst => i2c_data[10]~reg0.ACLR
sys_rst => i2c_data[11]~reg0.ACLR
sys_rst => i2c_data[12]~reg0.ACLR
sys_rst => i2c_data[13]~reg0.ACLR
sys_rst => i2c_data[14]~reg0.ACLR
sys_rst => i2c_data[15]~reg0.ACLR
sys_rst => i2c_exec~reg0.ACLR
sys_rst => cfg_done~reg0.ACLR
sys_rst => wl[0].ACLR
sys_rst => wl[1].ACLR
sys_rst => start_init_cnt[0].ACLR
sys_rst => start_init_cnt[1].ACLR
sys_rst => start_init_cnt[2].ACLR
sys_rst => start_init_cnt[3].ACLR
sys_rst => start_init_cnt[4].ACLR
sys_rst => start_init_cnt[5].ACLR
sys_rst => start_init_cnt[6].ACLR
sys_rst => start_init_cnt[7].ACLR
sys_rst => init_reg_cnt[0].ACLR
sys_rst => init_reg_cnt[1].ACLR
sys_rst => init_reg_cnt[2].ACLR
sys_rst => init_reg_cnt[3].ACLR
sys_rst => init_reg_cnt[4].ACLR
i2c_done => always2.IN1
i2c_done => always4.IN1
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_ack~reg0.ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.ACLR
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => i2c_ack.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_ack <= i2c_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive
aud_bclk => adc_data[0]~reg0.CLK
aud_bclk => adc_data[1]~reg0.CLK
aud_bclk => adc_data[2]~reg0.CLK
aud_bclk => adc_data[3]~reg0.CLK
aud_bclk => adc_data[4]~reg0.CLK
aud_bclk => adc_data[5]~reg0.CLK
aud_bclk => adc_data[6]~reg0.CLK
aud_bclk => adc_data[7]~reg0.CLK
aud_bclk => adc_data[8]~reg0.CLK
aud_bclk => adc_data[9]~reg0.CLK
aud_bclk => adc_data[10]~reg0.CLK
aud_bclk => adc_data[11]~reg0.CLK
aud_bclk => adc_data[12]~reg0.CLK
aud_bclk => adc_data[13]~reg0.CLK
aud_bclk => adc_data[14]~reg0.CLK
aud_bclk => adc_data[15]~reg0.CLK
aud_bclk => adc_data[16]~reg0.CLK
aud_bclk => adc_data[17]~reg0.CLK
aud_bclk => adc_data[18]~reg0.CLK
aud_bclk => adc_data[19]~reg0.CLK
aud_bclk => adc_data[20]~reg0.CLK
aud_bclk => adc_data[21]~reg0.CLK
aud_bclk => adc_data[22]~reg0.CLK
aud_bclk => adc_data[23]~reg0.CLK
aud_bclk => adc_data[24]~reg0.CLK
aud_bclk => adc_data[25]~reg0.CLK
aud_bclk => adc_data[26]~reg0.CLK
aud_bclk => adc_data[27]~reg0.CLK
aud_bclk => adc_data[28]~reg0.CLK
aud_bclk => adc_data[29]~reg0.CLK
aud_bclk => adc_data[30]~reg0.CLK
aud_bclk => adc_data[31]~reg0.CLK
aud_bclk => rx_done~reg0.CLK
aud_bclk => adc_data_t[0].CLK
aud_bclk => adc_data_t[1].CLK
aud_bclk => adc_data_t[2].CLK
aud_bclk => adc_data_t[3].CLK
aud_bclk => adc_data_t[4].CLK
aud_bclk => adc_data_t[5].CLK
aud_bclk => adc_data_t[6].CLK
aud_bclk => adc_data_t[7].CLK
aud_bclk => adc_data_t[8].CLK
aud_bclk => adc_data_t[9].CLK
aud_bclk => adc_data_t[10].CLK
aud_bclk => adc_data_t[11].CLK
aud_bclk => adc_data_t[12].CLK
aud_bclk => adc_data_t[13].CLK
aud_bclk => adc_data_t[14].CLK
aud_bclk => adc_data_t[15].CLK
aud_bclk => adc_data_t[16].CLK
aud_bclk => adc_data_t[17].CLK
aud_bclk => adc_data_t[18].CLK
aud_bclk => adc_data_t[19].CLK
aud_bclk => adc_data_t[20].CLK
aud_bclk => adc_data_t[21].CLK
aud_bclk => adc_data_t[22].CLK
aud_bclk => adc_data_t[23].CLK
aud_bclk => adc_data_t[24].CLK
aud_bclk => adc_data_t[25].CLK
aud_bclk => adc_data_t[26].CLK
aud_bclk => adc_data_t[27].CLK
aud_bclk => adc_data_t[28].CLK
aud_bclk => adc_data_t[29].CLK
aud_bclk => adc_data_t[30].CLK
aud_bclk => adc_data_t[31].CLK
aud_bclk => rx_cnt[0].CLK
aud_bclk => rx_cnt[1].CLK
aud_bclk => rx_cnt[2].CLK
aud_bclk => rx_cnt[3].CLK
aud_bclk => rx_cnt[4].CLK
aud_bclk => rx_cnt[5].CLK
aud_bclk => aud_lrc_d0.CLK
sys_rst => adc_data[0]~reg0.ACLR
sys_rst => adc_data[1]~reg0.ACLR
sys_rst => adc_data[2]~reg0.ACLR
sys_rst => adc_data[3]~reg0.ACLR
sys_rst => adc_data[4]~reg0.ACLR
sys_rst => adc_data[5]~reg0.ACLR
sys_rst => adc_data[6]~reg0.ACLR
sys_rst => adc_data[7]~reg0.ACLR
sys_rst => adc_data[8]~reg0.ACLR
sys_rst => adc_data[9]~reg0.ACLR
sys_rst => adc_data[10]~reg0.ACLR
sys_rst => adc_data[11]~reg0.ACLR
sys_rst => adc_data[12]~reg0.ACLR
sys_rst => adc_data[13]~reg0.ACLR
sys_rst => adc_data[14]~reg0.ACLR
sys_rst => adc_data[15]~reg0.ACLR
sys_rst => adc_data[16]~reg0.ACLR
sys_rst => adc_data[17]~reg0.ACLR
sys_rst => adc_data[18]~reg0.ACLR
sys_rst => adc_data[19]~reg0.ACLR
sys_rst => adc_data[20]~reg0.ACLR
sys_rst => adc_data[21]~reg0.ACLR
sys_rst => adc_data[22]~reg0.ACLR
sys_rst => adc_data[23]~reg0.ACLR
sys_rst => adc_data[24]~reg0.ACLR
sys_rst => adc_data[25]~reg0.ACLR
sys_rst => adc_data[26]~reg0.ACLR
sys_rst => adc_data[27]~reg0.ACLR
sys_rst => adc_data[28]~reg0.ACLR
sys_rst => adc_data[29]~reg0.ACLR
sys_rst => adc_data[30]~reg0.ACLR
sys_rst => adc_data[31]~reg0.ACLR
sys_rst => rx_done~reg0.ACLR
sys_rst => aud_lrc_d0.ACLR
sys_rst => rx_cnt[0].ACLR
sys_rst => rx_cnt[1].ACLR
sys_rst => rx_cnt[2].ACLR
sys_rst => rx_cnt[3].ACLR
sys_rst => rx_cnt[4].ACLR
sys_rst => rx_cnt[5].ACLR
sys_rst => adc_data_t[0].ACLR
sys_rst => adc_data_t[1].ACLR
sys_rst => adc_data_t[2].ACLR
sys_rst => adc_data_t[3].ACLR
sys_rst => adc_data_t[4].ACLR
sys_rst => adc_data_t[5].ACLR
sys_rst => adc_data_t[6].ACLR
sys_rst => adc_data_t[7].ACLR
sys_rst => adc_data_t[8].ACLR
sys_rst => adc_data_t[9].ACLR
sys_rst => adc_data_t[10].ACLR
sys_rst => adc_data_t[11].ACLR
sys_rst => adc_data_t[12].ACLR
sys_rst => adc_data_t[13].ACLR
sys_rst => adc_data_t[14].ACLR
sys_rst => adc_data_t[15].ACLR
sys_rst => adc_data_t[16].ACLR
sys_rst => adc_data_t[17].ACLR
sys_rst => adc_data_t[18].ACLR
sys_rst => adc_data_t[19].ACLR
sys_rst => adc_data_t[20].ACLR
sys_rst => adc_data_t[21].ACLR
sys_rst => adc_data_t[22].ACLR
sys_rst => adc_data_t[23].ACLR
sys_rst => adc_data_t[24].ACLR
sys_rst => adc_data_t[25].ACLR
sys_rst => adc_data_t[26].ACLR
sys_rst => adc_data_t[27].ACLR
sys_rst => adc_data_t[28].ACLR
sys_rst => adc_data_t[29].ACLR
sys_rst => adc_data_t[30].ACLR
sys_rst => adc_data_t[31].ACLR
aud_lrc => lrc_edge.IN1
aud_lrc => aud_lrc_d0.DATAIN
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
aud_adcdat => adc_data_t.DATAB
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[0] <= adc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[1] <= adc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[2] <= adc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[3] <= adc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[4] <= adc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[5] <= adc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[6] <= adc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[7] <= adc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[8] <= adc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[9] <= adc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[10] <= adc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[11] <= adc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[12] <= adc_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[13] <= adc_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[14] <= adc_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[15] <= adc_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[16] <= adc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[17] <= adc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[18] <= adc_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[19] <= adc_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[20] <= adc_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[21] <= adc_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[22] <= adc_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[23] <= adc_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[24] <= adc_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[25] <= adc_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[26] <= adc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[27] <= adc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[28] <= adc_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[29] <= adc_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[30] <= adc_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_data[31] <= adc_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send
sys_rst => dac_data_t[0].ACLR
sys_rst => dac_data_t[1].ACLR
sys_rst => dac_data_t[2].ACLR
sys_rst => dac_data_t[3].ACLR
sys_rst => dac_data_t[4].ACLR
sys_rst => dac_data_t[5].ACLR
sys_rst => dac_data_t[6].ACLR
sys_rst => dac_data_t[7].ACLR
sys_rst => dac_data_t[8].ACLR
sys_rst => dac_data_t[9].ACLR
sys_rst => dac_data_t[10].ACLR
sys_rst => dac_data_t[11].ACLR
sys_rst => dac_data_t[12].ACLR
sys_rst => dac_data_t[13].ACLR
sys_rst => dac_data_t[14].ACLR
sys_rst => dac_data_t[15].ACLR
sys_rst => dac_data_t[16].ACLR
sys_rst => dac_data_t[17].ACLR
sys_rst => dac_data_t[18].ACLR
sys_rst => dac_data_t[19].ACLR
sys_rst => dac_data_t[20].ACLR
sys_rst => dac_data_t[21].ACLR
sys_rst => dac_data_t[22].ACLR
sys_rst => dac_data_t[23].ACLR
sys_rst => dac_data_t[24].ACLR
sys_rst => dac_data_t[25].ACLR
sys_rst => dac_data_t[26].ACLR
sys_rst => dac_data_t[27].ACLR
sys_rst => dac_data_t[28].ACLR
sys_rst => dac_data_t[29].ACLR
sys_rst => dac_data_t[30].ACLR
sys_rst => dac_data_t[31].ACLR
sys_rst => tx_cnt[0].ACLR
sys_rst => tx_cnt[1].ACLR
sys_rst => tx_cnt[2].ACLR
sys_rst => tx_cnt[3].ACLR
sys_rst => tx_cnt[4].ACLR
sys_rst => tx_cnt[5].ACLR
sys_rst => aud_dacdat~reg0.ACLR
sys_rst => tx_done~reg0.ACLR
sys_rst => aud_lrc_d0.ACLR
aud_bclk => tx_done~reg0.CLK
aud_bclk => dac_data_t[0].CLK
aud_bclk => dac_data_t[1].CLK
aud_bclk => dac_data_t[2].CLK
aud_bclk => dac_data_t[3].CLK
aud_bclk => dac_data_t[4].CLK
aud_bclk => dac_data_t[5].CLK
aud_bclk => dac_data_t[6].CLK
aud_bclk => dac_data_t[7].CLK
aud_bclk => dac_data_t[8].CLK
aud_bclk => dac_data_t[9].CLK
aud_bclk => dac_data_t[10].CLK
aud_bclk => dac_data_t[11].CLK
aud_bclk => dac_data_t[12].CLK
aud_bclk => dac_data_t[13].CLK
aud_bclk => dac_data_t[14].CLK
aud_bclk => dac_data_t[15].CLK
aud_bclk => dac_data_t[16].CLK
aud_bclk => dac_data_t[17].CLK
aud_bclk => dac_data_t[18].CLK
aud_bclk => dac_data_t[19].CLK
aud_bclk => dac_data_t[20].CLK
aud_bclk => dac_data_t[21].CLK
aud_bclk => dac_data_t[22].CLK
aud_bclk => dac_data_t[23].CLK
aud_bclk => dac_data_t[24].CLK
aud_bclk => dac_data_t[25].CLK
aud_bclk => dac_data_t[26].CLK
aud_bclk => dac_data_t[27].CLK
aud_bclk => dac_data_t[28].CLK
aud_bclk => dac_data_t[29].CLK
aud_bclk => dac_data_t[30].CLK
aud_bclk => dac_data_t[31].CLK
aud_bclk => tx_cnt[0].CLK
aud_bclk => tx_cnt[1].CLK
aud_bclk => tx_cnt[2].CLK
aud_bclk => tx_cnt[3].CLK
aud_bclk => tx_cnt[4].CLK
aud_bclk => tx_cnt[5].CLK
aud_bclk => aud_lrc_d0.CLK
aud_bclk => aud_dacdat~reg0.CLK
aud_lrc => lrc_edge.IN1
aud_lrc => aud_lrc_d0.DATAIN
aud_dacdat <= aud_dacdat~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_data[0] => dac_data_t[0].DATAIN
dac_data[1] => dac_data_t[1].DATAIN
dac_data[2] => dac_data_t[2].DATAIN
dac_data[3] => dac_data_t[3].DATAIN
dac_data[4] => dac_data_t[4].DATAIN
dac_data[5] => dac_data_t[5].DATAIN
dac_data[6] => dac_data_t[6].DATAIN
dac_data[7] => dac_data_t[7].DATAIN
dac_data[8] => dac_data_t[8].DATAIN
dac_data[9] => dac_data_t[9].DATAIN
dac_data[10] => dac_data_t[10].DATAIN
dac_data[11] => dac_data_t[11].DATAIN
dac_data[12] => dac_data_t[12].DATAIN
dac_data[13] => dac_data_t[13].DATAIN
dac_data[14] => dac_data_t[14].DATAIN
dac_data[15] => dac_data_t[15].DATAIN
dac_data[16] => dac_data_t[16].DATAIN
dac_data[17] => dac_data_t[17].DATAIN
dac_data[18] => dac_data_t[18].DATAIN
dac_data[19] => dac_data_t[19].DATAIN
dac_data[20] => dac_data_t[20].DATAIN
dac_data[21] => dac_data_t[21].DATAIN
dac_data[22] => dac_data_t[22].DATAIN
dac_data[23] => dac_data_t[23].DATAIN
dac_data[24] => dac_data_t[24].DATAIN
dac_data[25] => dac_data_t[25].DATAIN
dac_data[26] => dac_data_t[26].DATAIN
dac_data[27] => dac_data_t[27].DATAIN
dac_data[28] => dac_data_t[28].DATAIN
dac_data[29] => dac_data_t[29].DATAIN
dac_data[30] => dac_data_t[30].DATAIN
dac_data[31] => dac_data_t[31].DATAIN
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top
sys_clk => sys_clk.IN4
sys_rst => sys_rst.IN2
audio_clk => audio_clk.IN1
audio_data[0] => audio_data[0].IN1
audio_data[1] => audio_data[1].IN1
audio_data[2] => audio_data[2].IN1
audio_data[3] => audio_data[3].IN1
audio_data[4] => audio_data[4].IN1
audio_data[5] => audio_data[5].IN1
audio_data[6] => audio_data[6].IN1
audio_data[7] => audio_data[7].IN1
audio_data[8] => audio_data[8].IN1
audio_data[9] => audio_data[9].IN1
audio_data[10] => audio_data[10].IN1
audio_data[11] => audio_data[11].IN1
audio_data[12] => audio_data[12].IN1
audio_data[13] => audio_data[13].IN1
audio_data[14] => audio_data[14].IN1
audio_data[15] => audio_data[15].IN1
audio_valid => audio_valid.IN1
data_sop <= data_modulus:u_data_modulus.data_sop
data_eop <= data_modulus:u_data_modulus.data_eop
data_valid <= data_modulus:u_data_modulus.data_valid
data_modulus[0] <= data_modulus:u_data_modulus.data_modulus
data_modulus[1] <= data_modulus:u_data_modulus.data_modulus
data_modulus[2] <= data_modulus:u_data_modulus.data_modulus
data_modulus[3] <= data_modulus:u_data_modulus.data_modulus
data_modulus[4] <= data_modulus:u_data_modulus.data_modulus
data_modulus[5] <= data_modulus:u_data_modulus.data_modulus
data_modulus[6] <= data_modulus:u_data_modulus.data_modulus
data_modulus[7] <= data_modulus:u_data_modulus.data_modulus
data_modulus[8] <= data_modulus:u_data_modulus.data_modulus
data_modulus[9] <= data_modulus:u_data_modulus.data_modulus
data_modulus[10] <= data_modulus:u_data_modulus.data_modulus
data_modulus[11] <= data_modulus:u_data_modulus.data_modulus
data_modulus[12] <= data_modulus:u_data_modulus.data_modulus
data_modulus[13] <= data_modulus:u_data_modulus.data_modulus
data_modulus[14] <= data_modulus:u_data_modulus.data_modulus
data_modulus[15] <= data_modulus:u_data_modulus.data_modulus


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_8gj1:auto_generated.data[0]
data[1] => dcfifo_8gj1:auto_generated.data[1]
data[2] => dcfifo_8gj1:auto_generated.data[2]
data[3] => dcfifo_8gj1:auto_generated.data[3]
data[4] => dcfifo_8gj1:auto_generated.data[4]
data[5] => dcfifo_8gj1:auto_generated.data[5]
data[6] => dcfifo_8gj1:auto_generated.data[6]
data[7] => dcfifo_8gj1:auto_generated.data[7]
data[8] => dcfifo_8gj1:auto_generated.data[8]
data[9] => dcfifo_8gj1:auto_generated.data[9]
data[10] => dcfifo_8gj1:auto_generated.data[10]
data[11] => dcfifo_8gj1:auto_generated.data[11]
data[12] => dcfifo_8gj1:auto_generated.data[12]
data[13] => dcfifo_8gj1:auto_generated.data[13]
data[14] => dcfifo_8gj1:auto_generated.data[14]
data[15] => dcfifo_8gj1:auto_generated.data[15]
q[0] <= dcfifo_8gj1:auto_generated.q[0]
q[1] <= dcfifo_8gj1:auto_generated.q[1]
q[2] <= dcfifo_8gj1:auto_generated.q[2]
q[3] <= dcfifo_8gj1:auto_generated.q[3]
q[4] <= dcfifo_8gj1:auto_generated.q[4]
q[5] <= dcfifo_8gj1:auto_generated.q[5]
q[6] <= dcfifo_8gj1:auto_generated.q[6]
q[7] <= dcfifo_8gj1:auto_generated.q[7]
q[8] <= dcfifo_8gj1:auto_generated.q[8]
q[9] <= dcfifo_8gj1:auto_generated.q[9]
q[10] <= dcfifo_8gj1:auto_generated.q[10]
q[11] <= dcfifo_8gj1:auto_generated.q[11]
q[12] <= dcfifo_8gj1:auto_generated.q[12]
q[13] <= dcfifo_8gj1:auto_generated.q[13]
q[14] <= dcfifo_8gj1:auto_generated.q[14]
q[15] <= dcfifo_8gj1:auto_generated.q[15]
rdclk => dcfifo_8gj1:auto_generated.rdclk
rdreq => dcfifo_8gj1:auto_generated.rdreq
wrclk => dcfifo_8gj1:auto_generated.wrclk
wrreq => dcfifo_8gj1:auto_generated.wrreq
aclr => dcfifo_8gj1:auto_generated.aclr
rdempty <= dcfifo_8gj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated
aclr => a_graycounter_r57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => altsyncram_oj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdptr_g[6].IN0
aclr => wrptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_oj31:fifo_ram.data_a[0]
data[1] => altsyncram_oj31:fifo_ram.data_a[1]
data[2] => altsyncram_oj31:fifo_ram.data_a[2]
data[3] => altsyncram_oj31:fifo_ram.data_a[3]
data[4] => altsyncram_oj31:fifo_ram.data_a[4]
data[5] => altsyncram_oj31:fifo_ram.data_a[5]
data[6] => altsyncram_oj31:fifo_ram.data_a[6]
data[7] => altsyncram_oj31:fifo_ram.data_a[7]
data[8] => altsyncram_oj31:fifo_ram.data_a[8]
data[9] => altsyncram_oj31:fifo_ram.data_a[9]
data[10] => altsyncram_oj31:fifo_ram.data_a[10]
data[11] => altsyncram_oj31:fifo_ram.data_a[11]
data[12] => altsyncram_oj31:fifo_ram.data_a[12]
data[13] => altsyncram_oj31:fifo_ram.data_a[13]
data[14] => altsyncram_oj31:fifo_ram.data_a[14]
data[15] => altsyncram_oj31:fifo_ram.data_a[15]
q[0] <= altsyncram_oj31:fifo_ram.q_b[0]
q[1] <= altsyncram_oj31:fifo_ram.q_b[1]
q[2] <= altsyncram_oj31:fifo_ram.q_b[2]
q[3] <= altsyncram_oj31:fifo_ram.q_b[3]
q[4] <= altsyncram_oj31:fifo_ram.q_b[4]
q[5] <= altsyncram_oj31:fifo_ram.q_b[5]
q[6] <= altsyncram_oj31:fifo_ram.q_b[6]
q[7] <= altsyncram_oj31:fifo_ram.q_b[7]
q[8] <= altsyncram_oj31:fifo_ram.q_b[8]
q[9] <= altsyncram_oj31:fifo_ram.q_b[9]
q[10] <= altsyncram_oj31:fifo_ram.q_b[10]
q[11] <= altsyncram_oj31:fifo_ram.q_b[11]
q[12] <= altsyncram_oj31:fifo_ram.q_b[12]
q[13] <= altsyncram_oj31:fifo_ram.q_b[13]
q[14] <= altsyncram_oj31:fifo_ram.q_b[14]
q[15] <= altsyncram_oj31:fifo_ram.q_b[15]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_oj31:fifo_ram.clock1
rdclk => alt_synch_pipe_gkd:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_oj31:fifo_ram.clock0
wrclk => alt_synch_pipe_hkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|altsyncram_oj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
clock => dffpipe_fd9:dffpipe12.clock
clrn => dffpipe_fd9:dffpipe12.clrn
d[0] => dffpipe_fd9:dffpipe12.d[0]
d[1] => dffpipe_fd9:dffpipe12.d[1]
d[2] => dffpipe_fd9:dffpipe12.d[2]
d[3] => dffpipe_fd9:dffpipe12.d[3]
d[4] => dffpipe_fd9:dffpipe12.d[4]
d[5] => dffpipe_fd9:dffpipe12.d[5]
d[6] => dffpipe_fd9:dffpipe12.d[6]
q[0] <= dffpipe_fd9:dffpipe12.q[0]
q[1] <= dffpipe_fd9:dffpipe12.q[1]
q[2] <= dffpipe_fd9:dffpipe12.q[2]
q[3] <= dffpipe_fd9:dffpipe12.q[3]
q[4] <= dffpipe_fd9:dffpipe12.q[4]
q[5] <= dffpipe_fd9:dffpipe12.q[5]
q[6] <= dffpipe_fd9:dffpipe12.q[6]


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
clock => dffpipe_gd9:dffpipe15.clock
clrn => dffpipe_gd9:dffpipe15.clrn
d[0] => dffpipe_gd9:dffpipe15.d[0]
d[1] => dffpipe_gd9:dffpipe15.d[1]
d[2] => dffpipe_gd9:dffpipe15.d[2]
d[3] => dffpipe_gd9:dffpipe15.d[3]
d[4] => dffpipe_gd9:dffpipe15.d[4]
d[5] => dffpipe_gd9:dffpipe15.d[5]
d[6] => dffpipe_gd9:dffpipe15.d[6]
q[0] <= dffpipe_gd9:dffpipe15.q[0]
q[1] <= dffpipe_gd9:dffpipe15.q[1]
q[2] <= dffpipe_gd9:dffpipe15.q[2]
q[3] <= dffpipe_gd9:dffpipe15.q[3]
q[4] <= dffpipe_gd9:dffpipe15.q[4]
q[5] <= dffpipe_gd9:dffpipe15.q[5]
q[6] <= dffpipe_gd9:dffpipe15.q[6]


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|firpga|fft_top:u_fft_top|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_8gj1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|firpga|fft_top:u_fft_top|fft_fifo_ctrl:u_fft_ctrl
sys_clk => delay_cnt[0].CLK
sys_clk => delay_cnt[1].CLK
sys_clk => delay_cnt[2].CLK
sys_clk => delay_cnt[3].CLK
sys_clk => delay_cnt[4].CLK
sys_clk => fft_cnt[0].CLK
sys_clk => fft_cnt[1].CLK
sys_clk => fft_cnt[2].CLK
sys_clk => fft_cnt[3].CLK
sys_clk => fft_cnt[4].CLK
sys_clk => fft_cnt[5].CLK
sys_clk => fft_cnt[6].CLK
sys_clk => fft_cnt[7].CLK
sys_clk => fft_cnt[8].CLK
sys_clk => fft_cnt[9].CLK
sys_clk => fft_rst_n~reg0.CLK
sys_clk => fft_valid~reg0.CLK
sys_clk => rd_en.CLK
sys_clk => state.CLK
sys_rst => delay_cnt[0].ACLR
sys_rst => delay_cnt[1].ACLR
sys_rst => delay_cnt[2].ACLR
sys_rst => delay_cnt[3].ACLR
sys_rst => delay_cnt[4].ACLR
sys_rst => fft_cnt[0].ACLR
sys_rst => fft_cnt[1].ACLR
sys_rst => fft_cnt[2].ACLR
sys_rst => fft_cnt[3].ACLR
sys_rst => fft_cnt[4].ACLR
sys_rst => fft_cnt[5].ACLR
sys_rst => fft_cnt[6].ACLR
sys_rst => fft_cnt[7].ACLR
sys_rst => fft_cnt[8].ACLR
sys_rst => fft_cnt[9].ACLR
sys_rst => fft_rst_n~reg0.ACLR
sys_rst => fft_valid~reg0.ACLR
sys_rst => rd_en.ACLR
sys_rst => state.ACLR
fifo_rd_empty => fifo_rdreq.IN1
fifo_rd_empty => rd_en.DATAIN
fifo_rdreq <= fifo_rdreq.DB_MAX_OUTPUT_PORT_TYPE
fft_ready => always0.IN1
fft_eop <= fft_eop.DB_MAX_OUTPUT_PORT_TYPE
fft_sop <= fft_sop.DB_MAX_OUTPUT_PORT_TYPE
fft_rst_n <= fft_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_valid <= fft_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft
clk => clk.IN1
reset_n => reset_n.IN1
inverse => inverse.IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_real[12] => sink_real[12].IN1
sink_real[13] => sink_real[13].IN1
sink_real[14] => sink_real[14].IN1
sink_real[15] => sink_real[15].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_imag[12] => sink_imag[12].IN1
sink_imag[13] => sink_imag[13].IN1
sink_imag[14] => sink_imag[14].IN1
sink_imag[15] => sink_imag[15].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
sink_ready <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.sink_ready
source_error[0] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_error
source_error[1] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_error
source_sop <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_sop
source_eop <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_eop
source_valid <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_valid
source_exp[0] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_exp
source_exp[1] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_exp
source_exp[2] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_exp
source_exp[3] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_exp
source_exp[4] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_exp
source_exp[5] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_exp
source_real[0] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[1] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[2] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[3] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[4] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[5] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[6] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[7] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[8] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[9] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[10] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[11] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[12] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[13] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[14] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_real[15] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_real
source_imag[0] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[1] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[2] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[3] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[4] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[5] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[6] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[7] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[8] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[9] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[10] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[11] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[12] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[13] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[14] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag
source_imag[15] <= asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst.source_imag


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst
clk => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn_stream.CLK
clk => fft_dirn_held_o2.CLK
clk => fft_dirn_held_o.CLK
clk => fft_dirn_held.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_imag_in[8].CLK
clk => core_imag_in[9].CLK
clk => core_imag_in[10].CLK
clk => core_imag_in[11].CLK
clk => core_imag_in[12].CLK
clk => core_imag_in[13].CLK
clk => core_imag_in[14].CLK
clk => core_imag_in[15].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => core_real_in[8].CLK
clk => core_real_in[9].CLK
clk => core_real_in[10].CLK
clk => core_real_in[11].CLK
clk => core_real_in[12].CLK
clk => core_real_in[13].CLK
clk => core_real_in[14].CLK
clk => core_real_in[15].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_imag_in_reg[8].CLK
clk => data_imag_in_reg[9].CLK
clk => data_imag_in_reg[10].CLK
clk => data_imag_in_reg[11].CLK
clk => data_imag_in_reg[12].CLK
clk => data_imag_in_reg[13].CLK
clk => data_imag_in_reg[14].CLK
clk => data_imag_in_reg[15].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => data_real_in_reg[8].CLK
clk => data_real_in_reg[9].CLK
clk => data_real_in_reg[10].CLK
clk => data_real_in_reg[11].CLK
clk => data_real_in_reg[12].CLK
clk => data_real_in_reg[13].CLK
clk => data_real_in_reg[14].CLK
clk => data_real_in_reg[15].CLK
clk => dav_int.CLK
clk => load_block.CLK
clk => sample_count[0].CLK
clk => sample_count[1].CLK
clk => sample_count[2].CLK
clk => sample_count[3].CLK
clk => sample_count[4].CLK
clk => sample_count[5].CLK
clk => sample_count[6].CLK
clk => lpp_count[0].CLK
clk => lpp_count[1].CLK
clk => lpp_count[2].CLK
clk => lpp_count[3].CLK
clk => lpp_count[4].CLK
clk => lpp_count[5].CLK
clk => lpp_count[6].CLK
clk => lpp_count[7].CLK
clk => val_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => blk_exp_accum[0].CLK
clk => blk_exp_accum[1].CLK
clk => blk_exp_accum[2].CLK
clk => blk_exp_accum[3].CLK
clk => blk_exp_accum[4].CLK
clk => blk_exp_accum[5].CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_imag_out[8].CLK
clk => fft_imag_out[9].CLK
clk => fft_imag_out[10].CLK
clk => fft_imag_out[11].CLK
clk => fft_imag_out[12].CLK
clk => fft_imag_out[13].CLK
clk => fft_imag_out[14].CLK
clk => fft_imag_out[15].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => fft_real_out[8].CLK
clk => fft_real_out[9].CLK
clk => fft_real_out[10].CLK
clk => fft_real_out[11].CLK
clk => fft_real_out[12].CLK
clk => fft_real_out[13].CLK
clk => fft_real_out[14].CLK
clk => fft_real_out[15].CLK
clk => lpp_ram_data_out_sw[1][0].CLK
clk => lpp_ram_data_out_sw[1][1].CLK
clk => lpp_ram_data_out_sw[1][2].CLK
clk => lpp_ram_data_out_sw[1][3].CLK
clk => lpp_ram_data_out_sw[1][4].CLK
clk => lpp_ram_data_out_sw[1][5].CLK
clk => lpp_ram_data_out_sw[1][6].CLK
clk => lpp_ram_data_out_sw[1][7].CLK
clk => lpp_ram_data_out_sw[1][8].CLK
clk => lpp_ram_data_out_sw[1][9].CLK
clk => lpp_ram_data_out_sw[1][10].CLK
clk => lpp_ram_data_out_sw[1][11].CLK
clk => lpp_ram_data_out_sw[1][12].CLK
clk => lpp_ram_data_out_sw[1][13].CLK
clk => lpp_ram_data_out_sw[1][14].CLK
clk => lpp_ram_data_out_sw[1][15].CLK
clk => lpp_ram_data_out_sw[1][16].CLK
clk => lpp_ram_data_out_sw[1][17].CLK
clk => lpp_ram_data_out_sw[1][18].CLK
clk => lpp_ram_data_out_sw[1][19].CLK
clk => lpp_ram_data_out_sw[1][20].CLK
clk => lpp_ram_data_out_sw[1][21].CLK
clk => lpp_ram_data_out_sw[1][22].CLK
clk => lpp_ram_data_out_sw[1][23].CLK
clk => lpp_ram_data_out_sw[1][24].CLK
clk => lpp_ram_data_out_sw[1][25].CLK
clk => lpp_ram_data_out_sw[1][26].CLK
clk => lpp_ram_data_out_sw[1][27].CLK
clk => lpp_ram_data_out_sw[1][28].CLK
clk => lpp_ram_data_out_sw[1][29].CLK
clk => lpp_ram_data_out_sw[1][30].CLK
clk => lpp_ram_data_out_sw[1][31].CLK
clk => lpp_ram_data_out_sw[0][0].CLK
clk => lpp_ram_data_out_sw[0][1].CLK
clk => lpp_ram_data_out_sw[0][2].CLK
clk => lpp_ram_data_out_sw[0][3].CLK
clk => lpp_ram_data_out_sw[0][4].CLK
clk => lpp_ram_data_out_sw[0][5].CLK
clk => lpp_ram_data_out_sw[0][6].CLK
clk => lpp_ram_data_out_sw[0][7].CLK
clk => lpp_ram_data_out_sw[0][8].CLK
clk => lpp_ram_data_out_sw[0][9].CLK
clk => lpp_ram_data_out_sw[0][10].CLK
clk => lpp_ram_data_out_sw[0][11].CLK
clk => lpp_ram_data_out_sw[0][12].CLK
clk => lpp_ram_data_out_sw[0][13].CLK
clk => lpp_ram_data_out_sw[0][14].CLK
clk => lpp_ram_data_out_sw[0][15].CLK
clk => lpp_ram_data_out_sw[0][16].CLK
clk => lpp_ram_data_out_sw[0][17].CLK
clk => lpp_ram_data_out_sw[0][18].CLK
clk => lpp_ram_data_out_sw[0][19].CLK
clk => lpp_ram_data_out_sw[0][20].CLK
clk => lpp_ram_data_out_sw[0][21].CLK
clk => lpp_ram_data_out_sw[0][22].CLK
clk => lpp_ram_data_out_sw[0][23].CLK
clk => lpp_ram_data_out_sw[0][24].CLK
clk => lpp_ram_data_out_sw[0][25].CLK
clk => lpp_ram_data_out_sw[0][26].CLK
clk => lpp_ram_data_out_sw[0][27].CLK
clk => lpp_ram_data_out_sw[0][28].CLK
clk => lpp_ram_data_out_sw[0][29].CLK
clk => lpp_ram_data_out_sw[0][30].CLK
clk => lpp_ram_data_out_sw[0][31].CLK
clk => lpp_sel.CLK
clk => lpp_count_offset[0].CLK
clk => lpp_count_offset[1].CLK
clk => lpp_count_offset[2].CLK
clk => lpp_count_offset[3].CLK
clk => lpp_count_offset[4].CLK
clk => lpp_count_offset[5].CLK
clk => lpp_count_offset[6].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[3][16].CLK
clk => lpp_ram_data_out[3][17].CLK
clk => lpp_ram_data_out[3][18].CLK
clk => lpp_ram_data_out[3][19].CLK
clk => lpp_ram_data_out[3][20].CLK
clk => lpp_ram_data_out[3][21].CLK
clk => lpp_ram_data_out[3][22].CLK
clk => lpp_ram_data_out[3][23].CLK
clk => lpp_ram_data_out[3][24].CLK
clk => lpp_ram_data_out[3][25].CLK
clk => lpp_ram_data_out[3][26].CLK
clk => lpp_ram_data_out[3][27].CLK
clk => lpp_ram_data_out[3][28].CLK
clk => lpp_ram_data_out[3][29].CLK
clk => lpp_ram_data_out[3][30].CLK
clk => lpp_ram_data_out[3][31].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[2][16].CLK
clk => lpp_ram_data_out[2][17].CLK
clk => lpp_ram_data_out[2][18].CLK
clk => lpp_ram_data_out[2][19].CLK
clk => lpp_ram_data_out[2][20].CLK
clk => lpp_ram_data_out[2][21].CLK
clk => lpp_ram_data_out[2][22].CLK
clk => lpp_ram_data_out[2][23].CLK
clk => lpp_ram_data_out[2][24].CLK
clk => lpp_ram_data_out[2][25].CLK
clk => lpp_ram_data_out[2][26].CLK
clk => lpp_ram_data_out[2][27].CLK
clk => lpp_ram_data_out[2][28].CLK
clk => lpp_ram_data_out[2][29].CLK
clk => lpp_ram_data_out[2][30].CLK
clk => lpp_ram_data_out[2][31].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[1][16].CLK
clk => lpp_ram_data_out[1][17].CLK
clk => lpp_ram_data_out[1][18].CLK
clk => lpp_ram_data_out[1][19].CLK
clk => lpp_ram_data_out[1][20].CLK
clk => lpp_ram_data_out[1][21].CLK
clk => lpp_ram_data_out[1][22].CLK
clk => lpp_ram_data_out[1][23].CLK
clk => lpp_ram_data_out[1][24].CLK
clk => lpp_ram_data_out[1][25].CLK
clk => lpp_ram_data_out[1][26].CLK
clk => lpp_ram_data_out[1][27].CLK
clk => lpp_ram_data_out[1][28].CLK
clk => lpp_ram_data_out[1][29].CLK
clk => lpp_ram_data_out[1][30].CLK
clk => lpp_ram_data_out[1][31].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => lpp_ram_data_out[0][16].CLK
clk => lpp_ram_data_out[0][17].CLK
clk => lpp_ram_data_out[0][18].CLK
clk => lpp_ram_data_out[0][19].CLK
clk => lpp_ram_data_out[0][20].CLK
clk => lpp_ram_data_out[0][21].CLK
clk => lpp_ram_data_out[0][22].CLK
clk => lpp_ram_data_out[0][23].CLK
clk => lpp_ram_data_out[0][24].CLK
clk => lpp_ram_data_out[0][25].CLK
clk => lpp_ram_data_out[0][26].CLK
clk => lpp_ram_data_out[0][27].CLK
clk => lpp_ram_data_out[0][28].CLK
clk => lpp_ram_data_out[0][29].CLK
clk => lpp_ram_data_out[0][30].CLK
clk => lpp_ram_data_out[0][31].CLK
clk => rdaddress_c_bus[0].CLK
clk => rdaddress_c_bus[1].CLK
clk => rdaddress_c_bus[2].CLK
clk => rdaddress_c_bus[3].CLK
clk => rdaddress_c_bus[4].CLK
clk => rdaddress_c_bus[5].CLK
clk => rdaddress_c_bus[6].CLK
clk => rdaddress_c_bus[7].CLK
clk => rdaddress_c_bus[8].CLK
clk => rdaddress_c_bus[9].CLK
clk => rdaddress_c_bus[10].CLK
clk => rdaddress_c_bus[11].CLK
clk => rdaddress_c_bus[12].CLK
clk => rdaddress_c_bus[13].CLK
clk => rdaddress_c_bus[14].CLK
clk => rdaddress_c_bus[15].CLK
clk => rdaddress_c_bus[16].CLK
clk => rdaddress_c_bus[17].CLK
clk => rdaddress_c_bus[18].CLK
clk => rdaddress_c_bus[19].CLK
clk => en_slb.CLK
clk => twiddle_data[2][1][0].CLK
clk => twiddle_data[2][1][1].CLK
clk => twiddle_data[2][1][2].CLK
clk => twiddle_data[2][1][3].CLK
clk => twiddle_data[2][1][4].CLK
clk => twiddle_data[2][1][5].CLK
clk => twiddle_data[2][1][6].CLK
clk => twiddle_data[2][1][7].CLK
clk => twiddle_data[2][0][0].CLK
clk => twiddle_data[2][0][1].CLK
clk => twiddle_data[2][0][2].CLK
clk => twiddle_data[2][0][3].CLK
clk => twiddle_data[2][0][4].CLK
clk => twiddle_data[2][0][5].CLK
clk => twiddle_data[2][0][6].CLK
clk => twiddle_data[2][0][7].CLK
clk => twiddle_data[1][1][0].CLK
clk => twiddle_data[1][1][1].CLK
clk => twiddle_data[1][1][2].CLK
clk => twiddle_data[1][1][3].CLK
clk => twiddle_data[1][1][4].CLK
clk => twiddle_data[1][1][5].CLK
clk => twiddle_data[1][1][6].CLK
clk => twiddle_data[1][1][7].CLK
clk => twiddle_data[1][0][0].CLK
clk => twiddle_data[1][0][1].CLK
clk => twiddle_data[1][0][2].CLK
clk => twiddle_data[1][0][3].CLK
clk => twiddle_data[1][0][4].CLK
clk => twiddle_data[1][0][5].CLK
clk => twiddle_data[1][0][6].CLK
clk => twiddle_data[1][0][7].CLK
clk => twiddle_data[0][1][0].CLK
clk => twiddle_data[0][1][1].CLK
clk => twiddle_data[0][1][2].CLK
clk => twiddle_data[0][1][3].CLK
clk => twiddle_data[0][1][4].CLK
clk => twiddle_data[0][1][5].CLK
clk => twiddle_data[0][1][6].CLK
clk => twiddle_data[0][1][7].CLK
clk => twiddle_data[0][0][0].CLK
clk => twiddle_data[0][0][1].CLK
clk => twiddle_data[0][0][2].CLK
clk => twiddle_data[0][0][3].CLK
clk => twiddle_data[0][0][4].CLK
clk => twiddle_data[0][0][5].CLK
clk => twiddle_data[0][0][6].CLK
clk => twiddle_data[0][0][7].CLK
clk => sw_r_tdl[4][0].CLK
clk => sw_r_tdl[4][1].CLK
clk => sw_r_tdl[3][0].CLK
clk => sw_r_tdl[3][1].CLK
clk => sw_r_tdl[2][0].CLK
clk => sw_r_tdl[2][1].CLK
clk => sw_r_tdl[1][0].CLK
clk => sw_r_tdl[1][1].CLK
clk => sw_r_tdl[0][0].CLK
clk => sw_r_tdl[0][1].CLK
clk => wren_b[0].CLK
clk => wren_b[1].CLK
clk => wren_b[2].CLK
clk => wren_b[3].CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wd_vec[0].CLK
clk => wd_vec[1].CLK
clk => wd_vec[2].CLK
clk => wd_vec[3].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => wc_vec[2].CLK
clk => wc_vec[3].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter_fft_131:gen_le256_mk:ctrl.clk
clk => asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np.clk
clk => asj_fft_tdl_bit_rst_fft_131:delay_npd.clk
clk => asj_fft_tdl_bit_rst_fft_131:delay_bdd.clk
clk => asj_fft_wrengen_fft_131:sel_we.clk
clk => asj_fft_in_write_sgl_fft_131:writer.clk
clk => asj_fft_cnt_ctrl_fft_131:ccc.clk
clk => asj_fft_4dp_ram_fft_131:dat_A.clk
clk => asj_fft_4dp_ram_fft_131:dat_B.clk
clk => asj_fft_4dp_ram_fft_131:gen_M4K_Output:dat_C.clk
clk => asj_fft_4dp_ram_fft_131:gen_M4K_Output:dat_D.clk
clk => asj_fft_dataadgen_fft_131:rd_adgen.clk
clk => asj_fft_cxb_addr_fft_131:ram_cxb_rd.clk
clk => asj_fft_wrswgen_fft_131:gen_wrsw_1:get_wr_swtiches.clk
clk => asj_fft_cxb_addr_fft_131:gen_wrsw_1:ram_cxb_wr.clk
clk => asj_fft_cxb_data_fft_131:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp_fft_131:gen_dft_1:bfpdft.clk
clk => asj_fft_tdl_bit_rst_fft_131:gen_dft_1:delay_blk_done.clk
clk => asj_fft_bfp_ctrl_fft_131:gen_dft_1:bfpc.clk
clk => asj_fft_tdl_bit_rst_fft_131:gen_dft_1:delay_blk_done2.clk
clk => asj_fft_twadgen_fft_131:twid_factors.clk
clk => asj_fft_3dp_rom_fft_131:twrom.clk
clk => asj_fft_lpprdadr2gen_fft_131:gen_radix_2_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_addr_fft_131:gen_radix_2_last_pass:ram_cxb_rd_lpp.clk
clk => asj_fft_tdl_bit_fft_131:gen_radix_2_last_pass:delay_mid.clk
clk => asj_fft_lpp_serial_r2_fft_131:gen_radix_2_last_pass:lpp_r2.clk
clk => asj_fft_tdl_bit_rst_fft_131:delay_lpp_en.clk
clk => fft_s2_cur~3.DATAIN
clk => fft_s1_cur~6.DATAIN
reset_n => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1.reset_n
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_sel.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => sop_out.OUTPUTSELECT
reset_n => val_out.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => fft_dirn.OUTPUTSELECT
reset_n => fft_dirn_held.OUTPUTSELECT
reset_n => fft_dirn_held_o.OUTPUTSELECT
reset_n => fft_dirn_held_o2.OUTPUTSELECT
reset_n => fft_dirn_stream.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => asj_fft_m_k_counter_fft_131:gen_le256_mk:ctrl.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:delay_npd.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:delay_bdd.reset
reset_n => asj_fft_wrengen_fft_131:sel_we.reset
reset_n => asj_fft_in_write_sgl_fft_131:writer.reset
reset_n => asj_fft_dft_bfp_fft_131:gen_dft_1:bfpdft.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:gen_dft_1:delay_blk_done.reset
reset_n => asj_fft_bfp_ctrl_fft_131:gen_dft_1:bfpc.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:gen_dft_1:delay_blk_done2.reset
reset_n => asj_fft_lpprdadr2gen_fft_131:gen_radix_2_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial_r2_fft_131:gen_radix_2_last_pass:lpp_r2.reset
reset_n => asj_fft_tdl_bit_rst_fft_131:delay_lpp_en.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
reset_n => master_sink_ena.DATAIN
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => fft_dirn.DATAB
sink_real[0] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[16]
sink_real[1] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[17]
sink_real[2] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[18]
sink_real[3] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[19]
sink_real[4] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[20]
sink_real[5] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[21]
sink_real[6] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[22]
sink_real[7] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[23]
sink_real[8] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[24]
sink_real[9] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[25]
sink_real[10] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[26]
sink_real[11] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[27]
sink_real[12] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[28]
sink_real[13] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[29]
sink_real[14] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[30]
sink_real[15] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[31]
sink_imag[0] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_imag[8] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_imag[9] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_imag[10] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_imag[11] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_imag[12] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_imag[13] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_imag[14] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_imag[15] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_data[15]
source_real[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[22]
source_real[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[23]
source_real[2] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[24]
source_real[3] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[25]
source_real[4] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[26]
source_real[5] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[27]
source_real[6] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[28]
source_real[7] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[29]
source_real[8] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[30]
source_real[9] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[31]
source_real[10] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[32]
source_real[11] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[33]
source_real[12] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[34]
source_real[13] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[35]
source_real[14] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[36]
source_real[15] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[37]
source_imag[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[13]
source_imag[8] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[14]
source_imag[9] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[15]
source_imag[10] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[16]
source_imag[11] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[17]
source_imag[12] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[18]
source_imag[13] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[19]
source_imag[14] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[20]
source_imag[15] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[21]
source_exp[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_valid
sink_ready <= auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1.at_source_eop


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_data_int[20].CLK
clk => at_sink_data_int[21].CLK
clk => at_sink_data_int[22].CLK
clk => at_sink_data_int[23].CLK
clk => at_sink_data_int[24].CLK
clk => at_sink_data_int[25].CLK
clk => at_sink_data_int[26].CLK
clk => at_sink_data_int[27].CLK
clk => at_sink_data_int[28].CLK
clk => at_sink_data_int[29].CLK
clk => at_sink_data_int[30].CLK
clk => at_sink_data_int[31].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_data_int[20].ACLR
reset_n => at_sink_data_int[21].ACLR
reset_n => at_sink_data_int[22].ACLR
reset_n => at_sink_data_int[23].ACLR
reset_n => at_sink_data_int[24].ACLR
reset_n => at_sink_data_int[25].ACLR
reset_n => at_sink_data_int[26].ACLR
reset_n => at_sink_data_int[27].ACLR
reset_n => at_sink_data_int[28].ACLR
reset_n => at_sink_data_int[29].ACLR
reset_n => at_sink_data_int[30].ACLR
reset_n => at_sink_data_int[31].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
data[20] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
data[21] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
data[22] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[22]
data[23] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[23]
data[24] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[24]
data[25] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[25]
data[26] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[26]
data[27] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[27]
data[28] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[28]
data[29] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[29]
data[30] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[30]
data[31] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[31]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_data[20] => at_sink_data_int[20].DATAIN
at_sink_data[21] => at_sink_data_int[21].DATAIN
at_sink_data[22] => at_sink_data_int[22].DATAIN
at_sink_data[23] => at_sink_data_int[23].DATAIN
at_sink_data[24] => at_sink_data_int[24].DATAIN
at_sink_data[25] => at_sink_data_int[25].DATAIN
at_sink_data[26] => at_sink_data_int[26].DATAIN
at_sink_data[27] => at_sink_data_int[27].DATAIN
at_sink_data[28] => at_sink_data_int[28].DATAIN
at_sink_data[29] => at_sink_data_int[29].DATAIN
at_sink_data[30] => at_sink_data_int[30].DATAIN
at_sink_data[31] => at_sink_data_int[31].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_udh1:auto_generated.data[0]
data[1] => scfifo_udh1:auto_generated.data[1]
data[2] => scfifo_udh1:auto_generated.data[2]
data[3] => scfifo_udh1:auto_generated.data[3]
data[4] => scfifo_udh1:auto_generated.data[4]
data[5] => scfifo_udh1:auto_generated.data[5]
data[6] => scfifo_udh1:auto_generated.data[6]
data[7] => scfifo_udh1:auto_generated.data[7]
data[8] => scfifo_udh1:auto_generated.data[8]
data[9] => scfifo_udh1:auto_generated.data[9]
data[10] => scfifo_udh1:auto_generated.data[10]
data[11] => scfifo_udh1:auto_generated.data[11]
data[12] => scfifo_udh1:auto_generated.data[12]
data[13] => scfifo_udh1:auto_generated.data[13]
data[14] => scfifo_udh1:auto_generated.data[14]
data[15] => scfifo_udh1:auto_generated.data[15]
data[16] => scfifo_udh1:auto_generated.data[16]
data[17] => scfifo_udh1:auto_generated.data[17]
data[18] => scfifo_udh1:auto_generated.data[18]
data[19] => scfifo_udh1:auto_generated.data[19]
data[20] => scfifo_udh1:auto_generated.data[20]
data[21] => scfifo_udh1:auto_generated.data[21]
data[22] => scfifo_udh1:auto_generated.data[22]
data[23] => scfifo_udh1:auto_generated.data[23]
data[24] => scfifo_udh1:auto_generated.data[24]
data[25] => scfifo_udh1:auto_generated.data[25]
data[26] => scfifo_udh1:auto_generated.data[26]
data[27] => scfifo_udh1:auto_generated.data[27]
data[28] => scfifo_udh1:auto_generated.data[28]
data[29] => scfifo_udh1:auto_generated.data[29]
data[30] => scfifo_udh1:auto_generated.data[30]
data[31] => scfifo_udh1:auto_generated.data[31]
data[32] => scfifo_udh1:auto_generated.data[32]
data[33] => scfifo_udh1:auto_generated.data[33]
q[0] <= scfifo_udh1:auto_generated.q[0]
q[1] <= scfifo_udh1:auto_generated.q[1]
q[2] <= scfifo_udh1:auto_generated.q[2]
q[3] <= scfifo_udh1:auto_generated.q[3]
q[4] <= scfifo_udh1:auto_generated.q[4]
q[5] <= scfifo_udh1:auto_generated.q[5]
q[6] <= scfifo_udh1:auto_generated.q[6]
q[7] <= scfifo_udh1:auto_generated.q[7]
q[8] <= scfifo_udh1:auto_generated.q[8]
q[9] <= scfifo_udh1:auto_generated.q[9]
q[10] <= scfifo_udh1:auto_generated.q[10]
q[11] <= scfifo_udh1:auto_generated.q[11]
q[12] <= scfifo_udh1:auto_generated.q[12]
q[13] <= scfifo_udh1:auto_generated.q[13]
q[14] <= scfifo_udh1:auto_generated.q[14]
q[15] <= scfifo_udh1:auto_generated.q[15]
q[16] <= scfifo_udh1:auto_generated.q[16]
q[17] <= scfifo_udh1:auto_generated.q[17]
q[18] <= scfifo_udh1:auto_generated.q[18]
q[19] <= scfifo_udh1:auto_generated.q[19]
q[20] <= scfifo_udh1:auto_generated.q[20]
q[21] <= scfifo_udh1:auto_generated.q[21]
q[22] <= scfifo_udh1:auto_generated.q[22]
q[23] <= scfifo_udh1:auto_generated.q[23]
q[24] <= scfifo_udh1:auto_generated.q[24]
q[25] <= scfifo_udh1:auto_generated.q[25]
q[26] <= scfifo_udh1:auto_generated.q[26]
q[27] <= scfifo_udh1:auto_generated.q[27]
q[28] <= scfifo_udh1:auto_generated.q[28]
q[29] <= scfifo_udh1:auto_generated.q[29]
q[30] <= scfifo_udh1:auto_generated.q[30]
q[31] <= scfifo_udh1:auto_generated.q[31]
q[32] <= scfifo_udh1:auto_generated.q[32]
q[33] <= scfifo_udh1:auto_generated.q[33]
wrreq => scfifo_udh1:auto_generated.wrreq
rdreq => scfifo_udh1:auto_generated.rdreq
clock => scfifo_udh1:auto_generated.clock
aclr => scfifo_udh1:auto_generated.aclr
sclr => scfifo_udh1:auto_generated.sclr
empty <= scfifo_udh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_udh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_udh1:auto_generated.usedw[0]
usedw[1] <= scfifo_udh1:auto_generated.usedw[1]
usedw[2] <= scfifo_udh1:auto_generated.usedw[2]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated
aclr => a_dpfifo_no81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_no81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_no81:dpfifo.data[0]
data[1] => a_dpfifo_no81:dpfifo.data[1]
data[2] => a_dpfifo_no81:dpfifo.data[2]
data[3] => a_dpfifo_no81:dpfifo.data[3]
data[4] => a_dpfifo_no81:dpfifo.data[4]
data[5] => a_dpfifo_no81:dpfifo.data[5]
data[6] => a_dpfifo_no81:dpfifo.data[6]
data[7] => a_dpfifo_no81:dpfifo.data[7]
data[8] => a_dpfifo_no81:dpfifo.data[8]
data[9] => a_dpfifo_no81:dpfifo.data[9]
data[10] => a_dpfifo_no81:dpfifo.data[10]
data[11] => a_dpfifo_no81:dpfifo.data[11]
data[12] => a_dpfifo_no81:dpfifo.data[12]
data[13] => a_dpfifo_no81:dpfifo.data[13]
data[14] => a_dpfifo_no81:dpfifo.data[14]
data[15] => a_dpfifo_no81:dpfifo.data[15]
data[16] => a_dpfifo_no81:dpfifo.data[16]
data[17] => a_dpfifo_no81:dpfifo.data[17]
data[18] => a_dpfifo_no81:dpfifo.data[18]
data[19] => a_dpfifo_no81:dpfifo.data[19]
data[20] => a_dpfifo_no81:dpfifo.data[20]
data[21] => a_dpfifo_no81:dpfifo.data[21]
data[22] => a_dpfifo_no81:dpfifo.data[22]
data[23] => a_dpfifo_no81:dpfifo.data[23]
data[24] => a_dpfifo_no81:dpfifo.data[24]
data[25] => a_dpfifo_no81:dpfifo.data[25]
data[26] => a_dpfifo_no81:dpfifo.data[26]
data[27] => a_dpfifo_no81:dpfifo.data[27]
data[28] => a_dpfifo_no81:dpfifo.data[28]
data[29] => a_dpfifo_no81:dpfifo.data[29]
data[30] => a_dpfifo_no81:dpfifo.data[30]
data[31] => a_dpfifo_no81:dpfifo.data[31]
data[32] => a_dpfifo_no81:dpfifo.data[32]
data[33] => a_dpfifo_no81:dpfifo.data[33]
empty <= a_dpfifo_no81:dpfifo.empty
q[0] <= a_dpfifo_no81:dpfifo.q[0]
q[1] <= a_dpfifo_no81:dpfifo.q[1]
q[2] <= a_dpfifo_no81:dpfifo.q[2]
q[3] <= a_dpfifo_no81:dpfifo.q[3]
q[4] <= a_dpfifo_no81:dpfifo.q[4]
q[5] <= a_dpfifo_no81:dpfifo.q[5]
q[6] <= a_dpfifo_no81:dpfifo.q[6]
q[7] <= a_dpfifo_no81:dpfifo.q[7]
q[8] <= a_dpfifo_no81:dpfifo.q[8]
q[9] <= a_dpfifo_no81:dpfifo.q[9]
q[10] <= a_dpfifo_no81:dpfifo.q[10]
q[11] <= a_dpfifo_no81:dpfifo.q[11]
q[12] <= a_dpfifo_no81:dpfifo.q[12]
q[13] <= a_dpfifo_no81:dpfifo.q[13]
q[14] <= a_dpfifo_no81:dpfifo.q[14]
q[15] <= a_dpfifo_no81:dpfifo.q[15]
q[16] <= a_dpfifo_no81:dpfifo.q[16]
q[17] <= a_dpfifo_no81:dpfifo.q[17]
q[18] <= a_dpfifo_no81:dpfifo.q[18]
q[19] <= a_dpfifo_no81:dpfifo.q[19]
q[20] <= a_dpfifo_no81:dpfifo.q[20]
q[21] <= a_dpfifo_no81:dpfifo.q[21]
q[22] <= a_dpfifo_no81:dpfifo.q[22]
q[23] <= a_dpfifo_no81:dpfifo.q[23]
q[24] <= a_dpfifo_no81:dpfifo.q[24]
q[25] <= a_dpfifo_no81:dpfifo.q[25]
q[26] <= a_dpfifo_no81:dpfifo.q[26]
q[27] <= a_dpfifo_no81:dpfifo.q[27]
q[28] <= a_dpfifo_no81:dpfifo.q[28]
q[29] <= a_dpfifo_no81:dpfifo.q[29]
q[30] <= a_dpfifo_no81:dpfifo.q[30]
q[31] <= a_dpfifo_no81:dpfifo.q[31]
q[32] <= a_dpfifo_no81:dpfifo.q[32]
q[33] <= a_dpfifo_no81:dpfifo.q[33]
rdreq => a_dpfifo_no81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_no81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_no81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no81:dpfifo.usedw[2]
wrreq => a_dpfifo_no81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_ssf1:FIFOram.clock0
clock => altsyncram_ssf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_ssf1:FIFOram.data_a[0]
data[1] => altsyncram_ssf1:FIFOram.data_a[1]
data[2] => altsyncram_ssf1:FIFOram.data_a[2]
data[3] => altsyncram_ssf1:FIFOram.data_a[3]
data[4] => altsyncram_ssf1:FIFOram.data_a[4]
data[5] => altsyncram_ssf1:FIFOram.data_a[5]
data[6] => altsyncram_ssf1:FIFOram.data_a[6]
data[7] => altsyncram_ssf1:FIFOram.data_a[7]
data[8] => altsyncram_ssf1:FIFOram.data_a[8]
data[9] => altsyncram_ssf1:FIFOram.data_a[9]
data[10] => altsyncram_ssf1:FIFOram.data_a[10]
data[11] => altsyncram_ssf1:FIFOram.data_a[11]
data[12] => altsyncram_ssf1:FIFOram.data_a[12]
data[13] => altsyncram_ssf1:FIFOram.data_a[13]
data[14] => altsyncram_ssf1:FIFOram.data_a[14]
data[15] => altsyncram_ssf1:FIFOram.data_a[15]
data[16] => altsyncram_ssf1:FIFOram.data_a[16]
data[17] => altsyncram_ssf1:FIFOram.data_a[17]
data[18] => altsyncram_ssf1:FIFOram.data_a[18]
data[19] => altsyncram_ssf1:FIFOram.data_a[19]
data[20] => altsyncram_ssf1:FIFOram.data_a[20]
data[21] => altsyncram_ssf1:FIFOram.data_a[21]
data[22] => altsyncram_ssf1:FIFOram.data_a[22]
data[23] => altsyncram_ssf1:FIFOram.data_a[23]
data[24] => altsyncram_ssf1:FIFOram.data_a[24]
data[25] => altsyncram_ssf1:FIFOram.data_a[25]
data[26] => altsyncram_ssf1:FIFOram.data_a[26]
data[27] => altsyncram_ssf1:FIFOram.data_a[27]
data[28] => altsyncram_ssf1:FIFOram.data_a[28]
data[29] => altsyncram_ssf1:FIFOram.data_a[29]
data[30] => altsyncram_ssf1:FIFOram.data_a[30]
data[31] => altsyncram_ssf1:FIFOram.data_a[31]
data[32] => altsyncram_ssf1:FIFOram.data_a[32]
data[33] => altsyncram_ssf1:FIFOram.data_a[33]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ssf1:FIFOram.q_b[0]
q[1] <= altsyncram_ssf1:FIFOram.q_b[1]
q[2] <= altsyncram_ssf1:FIFOram.q_b[2]
q[3] <= altsyncram_ssf1:FIFOram.q_b[3]
q[4] <= altsyncram_ssf1:FIFOram.q_b[4]
q[5] <= altsyncram_ssf1:FIFOram.q_b[5]
q[6] <= altsyncram_ssf1:FIFOram.q_b[6]
q[7] <= altsyncram_ssf1:FIFOram.q_b[7]
q[8] <= altsyncram_ssf1:FIFOram.q_b[8]
q[9] <= altsyncram_ssf1:FIFOram.q_b[9]
q[10] <= altsyncram_ssf1:FIFOram.q_b[10]
q[11] <= altsyncram_ssf1:FIFOram.q_b[11]
q[12] <= altsyncram_ssf1:FIFOram.q_b[12]
q[13] <= altsyncram_ssf1:FIFOram.q_b[13]
q[14] <= altsyncram_ssf1:FIFOram.q_b[14]
q[15] <= altsyncram_ssf1:FIFOram.q_b[15]
q[16] <= altsyncram_ssf1:FIFOram.q_b[16]
q[17] <= altsyncram_ssf1:FIFOram.q_b[17]
q[18] <= altsyncram_ssf1:FIFOram.q_b[18]
q[19] <= altsyncram_ssf1:FIFOram.q_b[19]
q[20] <= altsyncram_ssf1:FIFOram.q_b[20]
q[21] <= altsyncram_ssf1:FIFOram.q_b[21]
q[22] <= altsyncram_ssf1:FIFOram.q_b[22]
q[23] <= altsyncram_ssf1:FIFOram.q_b[23]
q[24] <= altsyncram_ssf1:FIFOram.q_b[24]
q[25] <= altsyncram_ssf1:FIFOram.q_b[25]
q[26] <= altsyncram_ssf1:FIFOram.q_b[26]
q[27] <= altsyncram_ssf1:FIFOram.q_b[27]
q[28] <= altsyncram_ssf1:FIFOram.q_b[28]
q[29] <= altsyncram_ssf1:FIFOram.q_b[29]
q[30] <= altsyncram_ssf1:FIFOram.q_b[30]
q[31] <= altsyncram_ssf1:FIFOram.q_b[31]
q[32] <= altsyncram_ssf1:FIFOram.q_b[32]
q[33] <= altsyncram_ssf1:FIFOram.q_b[33]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_ssf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_ssf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int1[30].CLK
clk => data_int1[31].CLK
clk => data_int1[32].CLK
clk => data_int1[33].CLK
clk => data_int1[34].CLK
clk => data_int1[35].CLK
clk => data_int1[36].CLK
clk => data_int1[37].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => data_int[30].CLK
clk => data_int[31].CLK
clk => data_int[32].CLK
clk => data_int[33].CLK
clk => data_int[34].CLK
clk => data_int[35].CLK
clk => data_int[36].CLK
clk => data_int[37].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => at_source_data[30]~reg0.CLK
clk => at_source_data[31]~reg0.CLK
clk => at_source_data[32]~reg0.CLK
clk => at_source_data[33]~reg0.CLK
clk => at_source_data[34]~reg0.CLK
clk => at_source_data[35]~reg0.CLK
clk => at_source_data[36]~reg0.CLK
clk => at_source_data[37]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => at_source_data[30]~reg0.ACLR
reset_n => at_source_data[31]~reg0.ACLR
reset_n => at_source_data[32]~reg0.ACLR
reset_n => at_source_data[33]~reg0.ACLR
reset_n => at_source_data[34]~reg0.ACLR
reset_n => at_source_data[35]~reg0.ACLR
reset_n => at_source_data[36]~reg0.ACLR
reset_n => at_source_data[37]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int[30].ACLR
reset_n => data_int[31].ACLR
reset_n => data_int[32].ACLR
reset_n => data_int[33].ACLR
reset_n => data_int[34].ACLR
reset_n => data_int[35].ACLR
reset_n => data_int[36].ACLR
reset_n => data_int[37].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => data_int1[30].ACLR
reset_n => data_int1[31].ACLR
reset_n => data_int1[32].ACLR
reset_n => data_int1[33].ACLR
reset_n => data_int1[34].ACLR
reset_n => data_int1[35].ACLR
reset_n => data_int1[36].ACLR
reset_n => data_int1[37].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data[30] => data_int[30].DATAIN
data[30] => data_int1[30].DATAIN
data[31] => data_int[31].DATAIN
data[31] => data_int1[31].DATAIN
data[32] => data_int[32].DATAIN
data[32] => data_int1[32].DATAIN
data[33] => data_int[33].DATAIN
data[33] => data_int1[33].DATAIN
data[34] => data_int[34].DATAIN
data[34] => data_int1[34].DATAIN
data[35] => data_int[35].DATAIN
data[35] => data_int1[35].DATAIN
data[36] => data_int[36].DATAIN
data[36] => data_int1[36].DATAIN
data[37] => data_int[37].DATAIN
data[37] => data_int1[37].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= at_source_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= at_source_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[32] <= at_source_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[33] <= at_source_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[34] <= at_source_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[35] <= at_source_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[36] <= at_source_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[37] <= at_source_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_channel[6] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => next_pass_id.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~1.DATAIN
reset => cnt_k.IN0
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
next_block => cnt_k.IN1
next_block => next_block_d.DATAIN
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done_int.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_npd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_bdd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrengen_fft_131:sel_we
clk => wc_i.CLK
clk => wd_i.CLK
clk => lpp_c_i.CLK
clk => lpp_d_i.CLK
global_clock_enable => wc_i.ENA
global_clock_enable => wd_i.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => lpp_d_i.ENA
reset => lpp_d_i.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
reset => wd_i.OUTPUTSELECT
reset => wc_i.OUTPUTSELECT
p_count[0] => Equal0.IN3
p_count[1] => Equal0.IN2
anb => wd_i.DATAB
anb => lpp_c_i.DATAA
anb => lpp_d_i.DATAA
anb => wc_i.DATAB
lpp_c_en <= lpp_c_i.DB_MAX_OUTPUT_PORT_TYPE
lpp_d_en <= lpp_d_i.DB_MAX_OUTPUT_PORT_TYPE
wc <= wc_i.DB_MAX_OUTPUT_PORT_TYPE
wd <= wd_i.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => wr_addr[4].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_i[8]~reg0.CLK
clk => data_in_i[9]~reg0.CLK
clk => data_in_i[10]~reg0.CLK
clk => data_in_i[11]~reg0.CLK
clk => data_in_i[12]~reg0.CLK
clk => data_in_i[13]~reg0.CLK
clk => data_in_i[14]~reg0.CLK
clk => data_in_i[15]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => data_in_r[8]~reg0.CLK
clk => data_in_r[9]~reg0.CLK
clk => data_in_r[10]~reg0.CLK
clk => data_in_r[11]~reg0.CLK
clk => data_in_r[12]~reg0.CLK
clk => data_in_r[13]~reg0.CLK
clk => data_in_r[14]~reg0.CLK
clk => data_in_r[15]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => str_count_en.CLK
clk => next_block~reg0.CLK
clk => anb.CLK
clk => data_rdy_int.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
global_clock_enable => sw[0].ENA
global_clock_enable => wr_addr[4].ENA
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_i[8]~reg0.ENA
global_clock_enable => data_in_i[9]~reg0.ENA
global_clock_enable => data_in_i[10]~reg0.ENA
global_clock_enable => data_in_i[11]~reg0.ENA
global_clock_enable => data_in_i[12]~reg0.ENA
global_clock_enable => data_in_i[13]~reg0.ENA
global_clock_enable => data_in_i[14]~reg0.ENA
global_clock_enable => data_in_i[15]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => data_in_r[8]~reg0.ENA
global_clock_enable => data_in_r[9]~reg0.ENA
global_clock_enable => data_in_r[10]~reg0.ENA
global_clock_enable => data_in_r[11]~reg0.ENA
global_clock_enable => data_in_r[12]~reg0.ENA
global_clock_enable => data_in_r[13]~reg0.ENA
global_clock_enable => data_in_r[14]~reg0.ENA
global_clock_enable => data_in_r[15]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => str_count_en.ENA
global_clock_enable => next_block~reg0.ENA
global_clock_enable => anb.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
reset => counter_i.IN0
reset => data_rdy_int.OUTPUTSELECT
reset => anb.OUTPUTSELECT
reset => next_block.OUTPUTSELECT
reset => str_count_en.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
stp => counter_i.IN1
stp => str_count_en.OUTPUTSELECT
val => count_enable.IN1
block_done => ~NO_FANOUT~
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_real_in[8] => data_in_r.DATAA
data_real_in[9] => data_in_r.DATAA
data_real_in[10] => data_in_r.DATAA
data_real_in[11] => data_in_r.DATAA
data_real_in[12] => data_in_r.DATAA
data_real_in[13] => data_in_r.DATAA
data_real_in[14] => data_in_r.DATAA
data_real_in[15] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
data_imag_in[8] => data_in_i.DATAA
data_imag_in[9] => data_in_i.DATAA
data_imag_in[10] => data_in_i.DATAA
data_imag_in[11] => data_in_i.DATAA
data_imag_in[12] => data_in_i.DATAA
data_imag_in[13] => data_in_i.DATAA
data_imag_in[14] => data_in_i.DATAA
data_imag_in[15] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[1] <= byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[2] <= byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[3] <= byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[4] <= byte_enable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[5] <= byte_enable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[6] <= byte_enable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[7] <= byte_enable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[8] <= byte_enable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[9] <= byte_enable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[10] <= byte_enable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[11] <= byte_enable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[12] <= byte_enable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[13] <= byte_enable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[14] <= byte_enable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[15] <= byte_enable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= <GND>
next_block <= next_block~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[8] <= data_in_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[9] <= data_in_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[10] <= data_in_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[11] <= data_in_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[12] <= data_in_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[13] <= data_in_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[14] <= data_in_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[15] <= data_in_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[8] <= data_in_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[9] <= data_in_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[10] <= data_in_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[11] <= data_in_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[12] <= data_in_i[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[13] <= data_in_i[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[14] <= data_in_i[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[15] <= data_in_i[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_a_bus[16]~reg0.CLK
clk => rdaddress_a_bus[17]~reg0.CLK
clk => rdaddress_a_bus[18]~reg0.CLK
clk => rdaddress_a_bus[19]~reg0.CLK
clk => rdaddress_b_bus[0]~reg0.CLK
clk => rdaddress_b_bus[1]~reg0.CLK
clk => rdaddress_b_bus[2]~reg0.CLK
clk => rdaddress_b_bus[3]~reg0.CLK
clk => rdaddress_b_bus[4]~reg0.CLK
clk => rdaddress_b_bus[5]~reg0.CLK
clk => rdaddress_b_bus[6]~reg0.CLK
clk => rdaddress_b_bus[7]~reg0.CLK
clk => rdaddress_b_bus[8]~reg0.CLK
clk => rdaddress_b_bus[9]~reg0.CLK
clk => rdaddress_b_bus[10]~reg0.CLK
clk => rdaddress_b_bus[11]~reg0.CLK
clk => rdaddress_b_bus[12]~reg0.CLK
clk => rdaddress_b_bus[13]~reg0.CLK
clk => rdaddress_b_bus[14]~reg0.CLK
clk => rdaddress_b_bus[15]~reg0.CLK
clk => rdaddress_b_bus[16]~reg0.CLK
clk => rdaddress_b_bus[17]~reg0.CLK
clk => rdaddress_b_bus[18]~reg0.CLK
clk => rdaddress_b_bus[19]~reg0.CLK
clk => ram_data_out3[0]~reg0.CLK
clk => ram_data_out3[1]~reg0.CLK
clk => ram_data_out3[2]~reg0.CLK
clk => ram_data_out3[3]~reg0.CLK
clk => ram_data_out3[4]~reg0.CLK
clk => ram_data_out3[5]~reg0.CLK
clk => ram_data_out3[6]~reg0.CLK
clk => ram_data_out3[7]~reg0.CLK
clk => ram_data_out3[8]~reg0.CLK
clk => ram_data_out3[9]~reg0.CLK
clk => ram_data_out3[10]~reg0.CLK
clk => ram_data_out3[11]~reg0.CLK
clk => ram_data_out3[12]~reg0.CLK
clk => ram_data_out3[13]~reg0.CLK
clk => ram_data_out3[14]~reg0.CLK
clk => ram_data_out3[15]~reg0.CLK
clk => ram_data_out3[16]~reg0.CLK
clk => ram_data_out3[17]~reg0.CLK
clk => ram_data_out3[18]~reg0.CLK
clk => ram_data_out3[19]~reg0.CLK
clk => ram_data_out3[20]~reg0.CLK
clk => ram_data_out3[21]~reg0.CLK
clk => ram_data_out3[22]~reg0.CLK
clk => ram_data_out3[23]~reg0.CLK
clk => ram_data_out3[24]~reg0.CLK
clk => ram_data_out3[25]~reg0.CLK
clk => ram_data_out3[26]~reg0.CLK
clk => ram_data_out3[27]~reg0.CLK
clk => ram_data_out3[28]~reg0.CLK
clk => ram_data_out3[29]~reg0.CLK
clk => ram_data_out3[30]~reg0.CLK
clk => ram_data_out3[31]~reg0.CLK
clk => ram_data_out2[0]~reg0.CLK
clk => ram_data_out2[1]~reg0.CLK
clk => ram_data_out2[2]~reg0.CLK
clk => ram_data_out2[3]~reg0.CLK
clk => ram_data_out2[4]~reg0.CLK
clk => ram_data_out2[5]~reg0.CLK
clk => ram_data_out2[6]~reg0.CLK
clk => ram_data_out2[7]~reg0.CLK
clk => ram_data_out2[8]~reg0.CLK
clk => ram_data_out2[9]~reg0.CLK
clk => ram_data_out2[10]~reg0.CLK
clk => ram_data_out2[11]~reg0.CLK
clk => ram_data_out2[12]~reg0.CLK
clk => ram_data_out2[13]~reg0.CLK
clk => ram_data_out2[14]~reg0.CLK
clk => ram_data_out2[15]~reg0.CLK
clk => ram_data_out2[16]~reg0.CLK
clk => ram_data_out2[17]~reg0.CLK
clk => ram_data_out2[18]~reg0.CLK
clk => ram_data_out2[19]~reg0.CLK
clk => ram_data_out2[20]~reg0.CLK
clk => ram_data_out2[21]~reg0.CLK
clk => ram_data_out2[22]~reg0.CLK
clk => ram_data_out2[23]~reg0.CLK
clk => ram_data_out2[24]~reg0.CLK
clk => ram_data_out2[25]~reg0.CLK
clk => ram_data_out2[26]~reg0.CLK
clk => ram_data_out2[27]~reg0.CLK
clk => ram_data_out2[28]~reg0.CLK
clk => ram_data_out2[29]~reg0.CLK
clk => ram_data_out2[30]~reg0.CLK
clk => ram_data_out2[31]~reg0.CLK
clk => ram_data_out1[0]~reg0.CLK
clk => ram_data_out1[1]~reg0.CLK
clk => ram_data_out1[2]~reg0.CLK
clk => ram_data_out1[3]~reg0.CLK
clk => ram_data_out1[4]~reg0.CLK
clk => ram_data_out1[5]~reg0.CLK
clk => ram_data_out1[6]~reg0.CLK
clk => ram_data_out1[7]~reg0.CLK
clk => ram_data_out1[8]~reg0.CLK
clk => ram_data_out1[9]~reg0.CLK
clk => ram_data_out1[10]~reg0.CLK
clk => ram_data_out1[11]~reg0.CLK
clk => ram_data_out1[12]~reg0.CLK
clk => ram_data_out1[13]~reg0.CLK
clk => ram_data_out1[14]~reg0.CLK
clk => ram_data_out1[15]~reg0.CLK
clk => ram_data_out1[16]~reg0.CLK
clk => ram_data_out1[17]~reg0.CLK
clk => ram_data_out1[18]~reg0.CLK
clk => ram_data_out1[19]~reg0.CLK
clk => ram_data_out1[20]~reg0.CLK
clk => ram_data_out1[21]~reg0.CLK
clk => ram_data_out1[22]~reg0.CLK
clk => ram_data_out1[23]~reg0.CLK
clk => ram_data_out1[24]~reg0.CLK
clk => ram_data_out1[25]~reg0.CLK
clk => ram_data_out1[26]~reg0.CLK
clk => ram_data_out1[27]~reg0.CLK
clk => ram_data_out1[28]~reg0.CLK
clk => ram_data_out1[29]~reg0.CLK
clk => ram_data_out1[30]~reg0.CLK
clk => ram_data_out1[31]~reg0.CLK
clk => ram_data_out0[0]~reg0.CLK
clk => ram_data_out0[1]~reg0.CLK
clk => ram_data_out0[2]~reg0.CLK
clk => ram_data_out0[3]~reg0.CLK
clk => ram_data_out0[4]~reg0.CLK
clk => ram_data_out0[5]~reg0.CLK
clk => ram_data_out0[6]~reg0.CLK
clk => ram_data_out0[7]~reg0.CLK
clk => ram_data_out0[8]~reg0.CLK
clk => ram_data_out0[9]~reg0.CLK
clk => ram_data_out0[10]~reg0.CLK
clk => ram_data_out0[11]~reg0.CLK
clk => ram_data_out0[12]~reg0.CLK
clk => ram_data_out0[13]~reg0.CLK
clk => ram_data_out0[14]~reg0.CLK
clk => ram_data_out0[15]~reg0.CLK
clk => ram_data_out0[16]~reg0.CLK
clk => ram_data_out0[17]~reg0.CLK
clk => ram_data_out0[18]~reg0.CLK
clk => ram_data_out0[19]~reg0.CLK
clk => ram_data_out0[20]~reg0.CLK
clk => ram_data_out0[21]~reg0.CLK
clk => ram_data_out0[22]~reg0.CLK
clk => ram_data_out0[23]~reg0.CLK
clk => ram_data_out0[24]~reg0.CLK
clk => ram_data_out0[25]~reg0.CLK
clk => ram_data_out0[26]~reg0.CLK
clk => ram_data_out0[27]~reg0.CLK
clk => ram_data_out0[28]~reg0.CLK
clk => ram_data_out0[29]~reg0.CLK
clk => ram_data_out0[30]~reg0.CLK
clk => ram_data_out0[31]~reg0.CLK
clk => b_ram_data_in_bus[0]~reg0.CLK
clk => b_ram_data_in_bus[1]~reg0.CLK
clk => b_ram_data_in_bus[2]~reg0.CLK
clk => b_ram_data_in_bus[3]~reg0.CLK
clk => b_ram_data_in_bus[4]~reg0.CLK
clk => b_ram_data_in_bus[5]~reg0.CLK
clk => b_ram_data_in_bus[6]~reg0.CLK
clk => b_ram_data_in_bus[7]~reg0.CLK
clk => b_ram_data_in_bus[8]~reg0.CLK
clk => b_ram_data_in_bus[9]~reg0.CLK
clk => b_ram_data_in_bus[10]~reg0.CLK
clk => b_ram_data_in_bus[11]~reg0.CLK
clk => b_ram_data_in_bus[12]~reg0.CLK
clk => b_ram_data_in_bus[13]~reg0.CLK
clk => b_ram_data_in_bus[14]~reg0.CLK
clk => b_ram_data_in_bus[15]~reg0.CLK
clk => b_ram_data_in_bus[16]~reg0.CLK
clk => b_ram_data_in_bus[17]~reg0.CLK
clk => b_ram_data_in_bus[18]~reg0.CLK
clk => b_ram_data_in_bus[19]~reg0.CLK
clk => b_ram_data_in_bus[20]~reg0.CLK
clk => b_ram_data_in_bus[21]~reg0.CLK
clk => b_ram_data_in_bus[22]~reg0.CLK
clk => b_ram_data_in_bus[23]~reg0.CLK
clk => b_ram_data_in_bus[24]~reg0.CLK
clk => b_ram_data_in_bus[25]~reg0.CLK
clk => b_ram_data_in_bus[26]~reg0.CLK
clk => b_ram_data_in_bus[27]~reg0.CLK
clk => b_ram_data_in_bus[28]~reg0.CLK
clk => b_ram_data_in_bus[29]~reg0.CLK
clk => b_ram_data_in_bus[30]~reg0.CLK
clk => b_ram_data_in_bus[31]~reg0.CLK
clk => b_ram_data_in_bus[32]~reg0.CLK
clk => b_ram_data_in_bus[33]~reg0.CLK
clk => b_ram_data_in_bus[34]~reg0.CLK
clk => b_ram_data_in_bus[35]~reg0.CLK
clk => b_ram_data_in_bus[36]~reg0.CLK
clk => b_ram_data_in_bus[37]~reg0.CLK
clk => b_ram_data_in_bus[38]~reg0.CLK
clk => b_ram_data_in_bus[39]~reg0.CLK
clk => b_ram_data_in_bus[40]~reg0.CLK
clk => b_ram_data_in_bus[41]~reg0.CLK
clk => b_ram_data_in_bus[42]~reg0.CLK
clk => b_ram_data_in_bus[43]~reg0.CLK
clk => b_ram_data_in_bus[44]~reg0.CLK
clk => b_ram_data_in_bus[45]~reg0.CLK
clk => b_ram_data_in_bus[46]~reg0.CLK
clk => b_ram_data_in_bus[47]~reg0.CLK
clk => b_ram_data_in_bus[48]~reg0.CLK
clk => b_ram_data_in_bus[49]~reg0.CLK
clk => b_ram_data_in_bus[50]~reg0.CLK
clk => b_ram_data_in_bus[51]~reg0.CLK
clk => b_ram_data_in_bus[52]~reg0.CLK
clk => b_ram_data_in_bus[53]~reg0.CLK
clk => b_ram_data_in_bus[54]~reg0.CLK
clk => b_ram_data_in_bus[55]~reg0.CLK
clk => b_ram_data_in_bus[56]~reg0.CLK
clk => b_ram_data_in_bus[57]~reg0.CLK
clk => b_ram_data_in_bus[58]~reg0.CLK
clk => b_ram_data_in_bus[59]~reg0.CLK
clk => b_ram_data_in_bus[60]~reg0.CLK
clk => b_ram_data_in_bus[61]~reg0.CLK
clk => b_ram_data_in_bus[62]~reg0.CLK
clk => b_ram_data_in_bus[63]~reg0.CLK
clk => b_ram_data_in_bus[64]~reg0.CLK
clk => b_ram_data_in_bus[65]~reg0.CLK
clk => b_ram_data_in_bus[66]~reg0.CLK
clk => b_ram_data_in_bus[67]~reg0.CLK
clk => b_ram_data_in_bus[68]~reg0.CLK
clk => b_ram_data_in_bus[69]~reg0.CLK
clk => b_ram_data_in_bus[70]~reg0.CLK
clk => b_ram_data_in_bus[71]~reg0.CLK
clk => b_ram_data_in_bus[72]~reg0.CLK
clk => b_ram_data_in_bus[73]~reg0.CLK
clk => b_ram_data_in_bus[74]~reg0.CLK
clk => b_ram_data_in_bus[75]~reg0.CLK
clk => b_ram_data_in_bus[76]~reg0.CLK
clk => b_ram_data_in_bus[77]~reg0.CLK
clk => b_ram_data_in_bus[78]~reg0.CLK
clk => b_ram_data_in_bus[79]~reg0.CLK
clk => b_ram_data_in_bus[80]~reg0.CLK
clk => b_ram_data_in_bus[81]~reg0.CLK
clk => b_ram_data_in_bus[82]~reg0.CLK
clk => b_ram_data_in_bus[83]~reg0.CLK
clk => b_ram_data_in_bus[84]~reg0.CLK
clk => b_ram_data_in_bus[85]~reg0.CLK
clk => b_ram_data_in_bus[86]~reg0.CLK
clk => b_ram_data_in_bus[87]~reg0.CLK
clk => b_ram_data_in_bus[88]~reg0.CLK
clk => b_ram_data_in_bus[89]~reg0.CLK
clk => b_ram_data_in_bus[90]~reg0.CLK
clk => b_ram_data_in_bus[91]~reg0.CLK
clk => b_ram_data_in_bus[92]~reg0.CLK
clk => b_ram_data_in_bus[93]~reg0.CLK
clk => b_ram_data_in_bus[94]~reg0.CLK
clk => b_ram_data_in_bus[95]~reg0.CLK
clk => b_ram_data_in_bus[96]~reg0.CLK
clk => b_ram_data_in_bus[97]~reg0.CLK
clk => b_ram_data_in_bus[98]~reg0.CLK
clk => b_ram_data_in_bus[99]~reg0.CLK
clk => b_ram_data_in_bus[100]~reg0.CLK
clk => b_ram_data_in_bus[101]~reg0.CLK
clk => b_ram_data_in_bus[102]~reg0.CLK
clk => b_ram_data_in_bus[103]~reg0.CLK
clk => b_ram_data_in_bus[104]~reg0.CLK
clk => b_ram_data_in_bus[105]~reg0.CLK
clk => b_ram_data_in_bus[106]~reg0.CLK
clk => b_ram_data_in_bus[107]~reg0.CLK
clk => b_ram_data_in_bus[108]~reg0.CLK
clk => b_ram_data_in_bus[109]~reg0.CLK
clk => b_ram_data_in_bus[110]~reg0.CLK
clk => b_ram_data_in_bus[111]~reg0.CLK
clk => b_ram_data_in_bus[112]~reg0.CLK
clk => b_ram_data_in_bus[113]~reg0.CLK
clk => b_ram_data_in_bus[114]~reg0.CLK
clk => b_ram_data_in_bus[115]~reg0.CLK
clk => b_ram_data_in_bus[116]~reg0.CLK
clk => b_ram_data_in_bus[117]~reg0.CLK
clk => b_ram_data_in_bus[118]~reg0.CLK
clk => b_ram_data_in_bus[119]~reg0.CLK
clk => b_ram_data_in_bus[120]~reg0.CLK
clk => b_ram_data_in_bus[121]~reg0.CLK
clk => b_ram_data_in_bus[122]~reg0.CLK
clk => b_ram_data_in_bus[123]~reg0.CLK
clk => b_ram_data_in_bus[124]~reg0.CLK
clk => b_ram_data_in_bus[125]~reg0.CLK
clk => b_ram_data_in_bus[126]~reg0.CLK
clk => b_ram_data_in_bus[127]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => a_ram_data_in_bus[48]~reg0.CLK
clk => a_ram_data_in_bus[49]~reg0.CLK
clk => a_ram_data_in_bus[50]~reg0.CLK
clk => a_ram_data_in_bus[51]~reg0.CLK
clk => a_ram_data_in_bus[52]~reg0.CLK
clk => a_ram_data_in_bus[53]~reg0.CLK
clk => a_ram_data_in_bus[54]~reg0.CLK
clk => a_ram_data_in_bus[55]~reg0.CLK
clk => a_ram_data_in_bus[56]~reg0.CLK
clk => a_ram_data_in_bus[57]~reg0.CLK
clk => a_ram_data_in_bus[58]~reg0.CLK
clk => a_ram_data_in_bus[59]~reg0.CLK
clk => a_ram_data_in_bus[60]~reg0.CLK
clk => a_ram_data_in_bus[61]~reg0.CLK
clk => a_ram_data_in_bus[62]~reg0.CLK
clk => a_ram_data_in_bus[63]~reg0.CLK
clk => a_ram_data_in_bus[64]~reg0.CLK
clk => a_ram_data_in_bus[65]~reg0.CLK
clk => a_ram_data_in_bus[66]~reg0.CLK
clk => a_ram_data_in_bus[67]~reg0.CLK
clk => a_ram_data_in_bus[68]~reg0.CLK
clk => a_ram_data_in_bus[69]~reg0.CLK
clk => a_ram_data_in_bus[70]~reg0.CLK
clk => a_ram_data_in_bus[71]~reg0.CLK
clk => a_ram_data_in_bus[72]~reg0.CLK
clk => a_ram_data_in_bus[73]~reg0.CLK
clk => a_ram_data_in_bus[74]~reg0.CLK
clk => a_ram_data_in_bus[75]~reg0.CLK
clk => a_ram_data_in_bus[76]~reg0.CLK
clk => a_ram_data_in_bus[77]~reg0.CLK
clk => a_ram_data_in_bus[78]~reg0.CLK
clk => a_ram_data_in_bus[79]~reg0.CLK
clk => a_ram_data_in_bus[80]~reg0.CLK
clk => a_ram_data_in_bus[81]~reg0.CLK
clk => a_ram_data_in_bus[82]~reg0.CLK
clk => a_ram_data_in_bus[83]~reg0.CLK
clk => a_ram_data_in_bus[84]~reg0.CLK
clk => a_ram_data_in_bus[85]~reg0.CLK
clk => a_ram_data_in_bus[86]~reg0.CLK
clk => a_ram_data_in_bus[87]~reg0.CLK
clk => a_ram_data_in_bus[88]~reg0.CLK
clk => a_ram_data_in_bus[89]~reg0.CLK
clk => a_ram_data_in_bus[90]~reg0.CLK
clk => a_ram_data_in_bus[91]~reg0.CLK
clk => a_ram_data_in_bus[92]~reg0.CLK
clk => a_ram_data_in_bus[93]~reg0.CLK
clk => a_ram_data_in_bus[94]~reg0.CLK
clk => a_ram_data_in_bus[95]~reg0.CLK
clk => a_ram_data_in_bus[96]~reg0.CLK
clk => a_ram_data_in_bus[97]~reg0.CLK
clk => a_ram_data_in_bus[98]~reg0.CLK
clk => a_ram_data_in_bus[99]~reg0.CLK
clk => a_ram_data_in_bus[100]~reg0.CLK
clk => a_ram_data_in_bus[101]~reg0.CLK
clk => a_ram_data_in_bus[102]~reg0.CLK
clk => a_ram_data_in_bus[103]~reg0.CLK
clk => a_ram_data_in_bus[104]~reg0.CLK
clk => a_ram_data_in_bus[105]~reg0.CLK
clk => a_ram_data_in_bus[106]~reg0.CLK
clk => a_ram_data_in_bus[107]~reg0.CLK
clk => a_ram_data_in_bus[108]~reg0.CLK
clk => a_ram_data_in_bus[109]~reg0.CLK
clk => a_ram_data_in_bus[110]~reg0.CLK
clk => a_ram_data_in_bus[111]~reg0.CLK
clk => a_ram_data_in_bus[112]~reg0.CLK
clk => a_ram_data_in_bus[113]~reg0.CLK
clk => a_ram_data_in_bus[114]~reg0.CLK
clk => a_ram_data_in_bus[115]~reg0.CLK
clk => a_ram_data_in_bus[116]~reg0.CLK
clk => a_ram_data_in_bus[117]~reg0.CLK
clk => a_ram_data_in_bus[118]~reg0.CLK
clk => a_ram_data_in_bus[119]~reg0.CLK
clk => a_ram_data_in_bus[120]~reg0.CLK
clk => a_ram_data_in_bus[121]~reg0.CLK
clk => a_ram_data_in_bus[122]~reg0.CLK
clk => a_ram_data_in_bus[123]~reg0.CLK
clk => a_ram_data_in_bus[124]~reg0.CLK
clk => a_ram_data_in_bus[125]~reg0.CLK
clk => a_ram_data_in_bus[126]~reg0.CLK
clk => a_ram_data_in_bus[127]~reg0.CLK
clk => wraddress_b_bus[0]~reg0.CLK
clk => wraddress_b_bus[1]~reg0.CLK
clk => wraddress_b_bus[2]~reg0.CLK
clk => wraddress_b_bus[3]~reg0.CLK
clk => wraddress_b_bus[4]~reg0.CLK
clk => wraddress_b_bus[5]~reg0.CLK
clk => wraddress_b_bus[6]~reg0.CLK
clk => wraddress_b_bus[7]~reg0.CLK
clk => wraddress_b_bus[8]~reg0.CLK
clk => wraddress_b_bus[9]~reg0.CLK
clk => wraddress_b_bus[10]~reg0.CLK
clk => wraddress_b_bus[11]~reg0.CLK
clk => wraddress_b_bus[12]~reg0.CLK
clk => wraddress_b_bus[13]~reg0.CLK
clk => wraddress_b_bus[14]~reg0.CLK
clk => wraddress_b_bus[15]~reg0.CLK
clk => wraddress_b_bus[16]~reg0.CLK
clk => wraddress_b_bus[17]~reg0.CLK
clk => wraddress_b_bus[18]~reg0.CLK
clk => wraddress_b_bus[19]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
clk => wraddress_a_bus[16]~reg0.CLK
clk => wraddress_a_bus[17]~reg0.CLK
clk => wraddress_a_bus[18]~reg0.CLK
clk => wraddress_a_bus[19]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_a_bus[16]~reg0.ENA
global_clock_enable => rdaddress_a_bus[17]~reg0.ENA
global_clock_enable => rdaddress_a_bus[18]~reg0.ENA
global_clock_enable => rdaddress_a_bus[19]~reg0.ENA
global_clock_enable => rdaddress_b_bus[0]~reg0.ENA
global_clock_enable => rdaddress_b_bus[1]~reg0.ENA
global_clock_enable => rdaddress_b_bus[2]~reg0.ENA
global_clock_enable => rdaddress_b_bus[3]~reg0.ENA
global_clock_enable => rdaddress_b_bus[4]~reg0.ENA
global_clock_enable => rdaddress_b_bus[5]~reg0.ENA
global_clock_enable => rdaddress_b_bus[6]~reg0.ENA
global_clock_enable => rdaddress_b_bus[7]~reg0.ENA
global_clock_enable => rdaddress_b_bus[8]~reg0.ENA
global_clock_enable => rdaddress_b_bus[9]~reg0.ENA
global_clock_enable => rdaddress_b_bus[10]~reg0.ENA
global_clock_enable => rdaddress_b_bus[11]~reg0.ENA
global_clock_enable => rdaddress_b_bus[12]~reg0.ENA
global_clock_enable => rdaddress_b_bus[13]~reg0.ENA
global_clock_enable => rdaddress_b_bus[14]~reg0.ENA
global_clock_enable => rdaddress_b_bus[15]~reg0.ENA
global_clock_enable => rdaddress_b_bus[16]~reg0.ENA
global_clock_enable => rdaddress_b_bus[17]~reg0.ENA
global_clock_enable => rdaddress_b_bus[18]~reg0.ENA
global_clock_enable => rdaddress_b_bus[19]~reg0.ENA
global_clock_enable => ram_data_out3[0]~reg0.ENA
global_clock_enable => ram_data_out3[1]~reg0.ENA
global_clock_enable => ram_data_out3[2]~reg0.ENA
global_clock_enable => ram_data_out3[3]~reg0.ENA
global_clock_enable => ram_data_out3[4]~reg0.ENA
global_clock_enable => ram_data_out3[5]~reg0.ENA
global_clock_enable => ram_data_out3[6]~reg0.ENA
global_clock_enable => ram_data_out3[7]~reg0.ENA
global_clock_enable => ram_data_out3[8]~reg0.ENA
global_clock_enable => ram_data_out3[9]~reg0.ENA
global_clock_enable => ram_data_out3[10]~reg0.ENA
global_clock_enable => ram_data_out3[11]~reg0.ENA
global_clock_enable => ram_data_out3[12]~reg0.ENA
global_clock_enable => ram_data_out3[13]~reg0.ENA
global_clock_enable => ram_data_out3[14]~reg0.ENA
global_clock_enable => ram_data_out3[15]~reg0.ENA
global_clock_enable => ram_data_out3[16]~reg0.ENA
global_clock_enable => ram_data_out3[17]~reg0.ENA
global_clock_enable => ram_data_out3[18]~reg0.ENA
global_clock_enable => ram_data_out3[19]~reg0.ENA
global_clock_enable => ram_data_out3[20]~reg0.ENA
global_clock_enable => ram_data_out3[21]~reg0.ENA
global_clock_enable => ram_data_out3[22]~reg0.ENA
global_clock_enable => ram_data_out3[23]~reg0.ENA
global_clock_enable => ram_data_out3[24]~reg0.ENA
global_clock_enable => ram_data_out3[25]~reg0.ENA
global_clock_enable => ram_data_out3[26]~reg0.ENA
global_clock_enable => ram_data_out3[27]~reg0.ENA
global_clock_enable => ram_data_out3[28]~reg0.ENA
global_clock_enable => ram_data_out3[29]~reg0.ENA
global_clock_enable => ram_data_out3[30]~reg0.ENA
global_clock_enable => ram_data_out3[31]~reg0.ENA
global_clock_enable => ram_data_out2[0]~reg0.ENA
global_clock_enable => ram_data_out2[1]~reg0.ENA
global_clock_enable => ram_data_out2[2]~reg0.ENA
global_clock_enable => ram_data_out2[3]~reg0.ENA
global_clock_enable => ram_data_out2[4]~reg0.ENA
global_clock_enable => ram_data_out2[5]~reg0.ENA
global_clock_enable => ram_data_out2[6]~reg0.ENA
global_clock_enable => ram_data_out2[7]~reg0.ENA
global_clock_enable => ram_data_out2[8]~reg0.ENA
global_clock_enable => ram_data_out2[9]~reg0.ENA
global_clock_enable => ram_data_out2[10]~reg0.ENA
global_clock_enable => ram_data_out2[11]~reg0.ENA
global_clock_enable => ram_data_out2[12]~reg0.ENA
global_clock_enable => ram_data_out2[13]~reg0.ENA
global_clock_enable => ram_data_out2[14]~reg0.ENA
global_clock_enable => ram_data_out2[15]~reg0.ENA
global_clock_enable => ram_data_out2[16]~reg0.ENA
global_clock_enable => ram_data_out2[17]~reg0.ENA
global_clock_enable => ram_data_out2[18]~reg0.ENA
global_clock_enable => ram_data_out2[19]~reg0.ENA
global_clock_enable => ram_data_out2[20]~reg0.ENA
global_clock_enable => ram_data_out2[21]~reg0.ENA
global_clock_enable => ram_data_out2[22]~reg0.ENA
global_clock_enable => ram_data_out2[23]~reg0.ENA
global_clock_enable => ram_data_out2[24]~reg0.ENA
global_clock_enable => ram_data_out2[25]~reg0.ENA
global_clock_enable => ram_data_out2[26]~reg0.ENA
global_clock_enable => ram_data_out2[27]~reg0.ENA
global_clock_enable => ram_data_out2[28]~reg0.ENA
global_clock_enable => ram_data_out2[29]~reg0.ENA
global_clock_enable => ram_data_out2[30]~reg0.ENA
global_clock_enable => ram_data_out2[31]~reg0.ENA
global_clock_enable => ram_data_out1[0]~reg0.ENA
global_clock_enable => ram_data_out1[1]~reg0.ENA
global_clock_enable => ram_data_out1[2]~reg0.ENA
global_clock_enable => ram_data_out1[3]~reg0.ENA
global_clock_enable => ram_data_out1[4]~reg0.ENA
global_clock_enable => ram_data_out1[5]~reg0.ENA
global_clock_enable => ram_data_out1[6]~reg0.ENA
global_clock_enable => ram_data_out1[7]~reg0.ENA
global_clock_enable => ram_data_out1[8]~reg0.ENA
global_clock_enable => ram_data_out1[9]~reg0.ENA
global_clock_enable => ram_data_out1[10]~reg0.ENA
global_clock_enable => ram_data_out1[11]~reg0.ENA
global_clock_enable => ram_data_out1[12]~reg0.ENA
global_clock_enable => ram_data_out1[13]~reg0.ENA
global_clock_enable => ram_data_out1[14]~reg0.ENA
global_clock_enable => ram_data_out1[15]~reg0.ENA
global_clock_enable => ram_data_out1[16]~reg0.ENA
global_clock_enable => ram_data_out1[17]~reg0.ENA
global_clock_enable => ram_data_out1[18]~reg0.ENA
global_clock_enable => ram_data_out1[19]~reg0.ENA
global_clock_enable => ram_data_out1[20]~reg0.ENA
global_clock_enable => ram_data_out1[21]~reg0.ENA
global_clock_enable => ram_data_out1[22]~reg0.ENA
global_clock_enable => ram_data_out1[23]~reg0.ENA
global_clock_enable => ram_data_out1[24]~reg0.ENA
global_clock_enable => ram_data_out1[25]~reg0.ENA
global_clock_enable => ram_data_out1[26]~reg0.ENA
global_clock_enable => ram_data_out1[27]~reg0.ENA
global_clock_enable => ram_data_out1[28]~reg0.ENA
global_clock_enable => ram_data_out1[29]~reg0.ENA
global_clock_enable => ram_data_out1[30]~reg0.ENA
global_clock_enable => ram_data_out1[31]~reg0.ENA
global_clock_enable => ram_data_out0[0]~reg0.ENA
global_clock_enable => ram_data_out0[1]~reg0.ENA
global_clock_enable => ram_data_out0[2]~reg0.ENA
global_clock_enable => ram_data_out0[3]~reg0.ENA
global_clock_enable => ram_data_out0[4]~reg0.ENA
global_clock_enable => ram_data_out0[5]~reg0.ENA
global_clock_enable => ram_data_out0[6]~reg0.ENA
global_clock_enable => ram_data_out0[7]~reg0.ENA
global_clock_enable => ram_data_out0[8]~reg0.ENA
global_clock_enable => ram_data_out0[9]~reg0.ENA
global_clock_enable => ram_data_out0[10]~reg0.ENA
global_clock_enable => ram_data_out0[11]~reg0.ENA
global_clock_enable => ram_data_out0[12]~reg0.ENA
global_clock_enable => ram_data_out0[13]~reg0.ENA
global_clock_enable => ram_data_out0[14]~reg0.ENA
global_clock_enable => ram_data_out0[15]~reg0.ENA
global_clock_enable => ram_data_out0[16]~reg0.ENA
global_clock_enable => ram_data_out0[17]~reg0.ENA
global_clock_enable => ram_data_out0[18]~reg0.ENA
global_clock_enable => ram_data_out0[19]~reg0.ENA
global_clock_enable => ram_data_out0[20]~reg0.ENA
global_clock_enable => ram_data_out0[21]~reg0.ENA
global_clock_enable => ram_data_out0[22]~reg0.ENA
global_clock_enable => ram_data_out0[23]~reg0.ENA
global_clock_enable => ram_data_out0[24]~reg0.ENA
global_clock_enable => ram_data_out0[25]~reg0.ENA
global_clock_enable => ram_data_out0[26]~reg0.ENA
global_clock_enable => ram_data_out0[27]~reg0.ENA
global_clock_enable => ram_data_out0[28]~reg0.ENA
global_clock_enable => ram_data_out0[29]~reg0.ENA
global_clock_enable => ram_data_out0[30]~reg0.ENA
global_clock_enable => ram_data_out0[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[64]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[65]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[66]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[67]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[68]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[69]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[70]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[71]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[72]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[73]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[74]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[75]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[76]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[77]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[78]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[79]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[80]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[81]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[82]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[83]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[84]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[85]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[86]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[87]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[88]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[89]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[90]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[91]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[92]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[93]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[94]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[95]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[96]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[97]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[98]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[99]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[100]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[101]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[102]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[103]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[104]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[105]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[106]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[107]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[108]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[109]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[110]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[111]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[112]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[113]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[114]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[115]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[116]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[117]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[118]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[119]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[120]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[121]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[122]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[123]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[124]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[125]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[126]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[127]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[64]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[65]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[66]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[67]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[68]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[69]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[70]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[71]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[72]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[73]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[74]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[75]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[76]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[77]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[78]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[79]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[80]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[81]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[82]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[83]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[84]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[85]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[86]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[87]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[88]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[89]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[90]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[91]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[92]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[93]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[94]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[95]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[96]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[97]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[98]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[99]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[100]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[101]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[102]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[103]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[104]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[105]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[106]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[107]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[108]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[109]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[110]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[111]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[112]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[113]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[114]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[115]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[116]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[117]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[118]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[119]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[120]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[121]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[122]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[123]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[124]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[125]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[126]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[127]~reg0.ENA
global_clock_enable => wraddress_b_bus[0]~reg0.ENA
global_clock_enable => wraddress_b_bus[1]~reg0.ENA
global_clock_enable => wraddress_b_bus[2]~reg0.ENA
global_clock_enable => wraddress_b_bus[3]~reg0.ENA
global_clock_enable => wraddress_b_bus[4]~reg0.ENA
global_clock_enable => wraddress_b_bus[5]~reg0.ENA
global_clock_enable => wraddress_b_bus[6]~reg0.ENA
global_clock_enable => wraddress_b_bus[7]~reg0.ENA
global_clock_enable => wraddress_b_bus[8]~reg0.ENA
global_clock_enable => wraddress_b_bus[9]~reg0.ENA
global_clock_enable => wraddress_b_bus[10]~reg0.ENA
global_clock_enable => wraddress_b_bus[11]~reg0.ENA
global_clock_enable => wraddress_b_bus[12]~reg0.ENA
global_clock_enable => wraddress_b_bus[13]~reg0.ENA
global_clock_enable => wraddress_b_bus[14]~reg0.ENA
global_clock_enable => wraddress_b_bus[15]~reg0.ENA
global_clock_enable => wraddress_b_bus[16]~reg0.ENA
global_clock_enable => wraddress_b_bus[17]~reg0.ENA
global_clock_enable => wraddress_b_bus[18]~reg0.ENA
global_clock_enable => wraddress_b_bus[19]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[16]~reg0.ENA
global_clock_enable => wraddress_a_bus[17]~reg0.ENA
global_clock_enable => wraddress_a_bus[18]~reg0.ENA
global_clock_enable => wraddress_a_bus[19]~reg0.ENA
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus.DATAB
wraddr_i0_sw[0] => wraddress_b_bus.DATAA
wraddr_i0_sw[1] => wraddress_a_bus.DATAB
wraddr_i0_sw[1] => wraddress_b_bus.DATAA
wraddr_i0_sw[2] => wraddress_a_bus.DATAB
wraddr_i0_sw[2] => wraddress_b_bus.DATAA
wraddr_i0_sw[3] => wraddress_a_bus.DATAB
wraddr_i0_sw[3] => wraddress_b_bus.DATAA
wraddr_i0_sw[4] => wraddress_a_bus.DATAB
wraddr_i0_sw[4] => wraddress_b_bus.DATAA
wraddr_i1_sw[0] => wraddress_a_bus.DATAB
wraddr_i1_sw[0] => wraddress_b_bus.DATAA
wraddr_i1_sw[1] => wraddress_a_bus.DATAB
wraddr_i1_sw[1] => wraddress_b_bus.DATAA
wraddr_i1_sw[2] => wraddress_a_bus.DATAB
wraddr_i1_sw[2] => wraddress_b_bus.DATAA
wraddr_i1_sw[3] => wraddress_a_bus.DATAB
wraddr_i1_sw[3] => wraddress_b_bus.DATAA
wraddr_i1_sw[4] => wraddress_a_bus.DATAB
wraddr_i1_sw[4] => wraddress_b_bus.DATAA
wraddr_i2_sw[0] => wraddress_a_bus.DATAB
wraddr_i2_sw[0] => wraddress_b_bus.DATAA
wraddr_i2_sw[1] => wraddress_a_bus.DATAB
wraddr_i2_sw[1] => wraddress_b_bus.DATAA
wraddr_i2_sw[2] => wraddress_a_bus.DATAB
wraddr_i2_sw[2] => wraddress_b_bus.DATAA
wraddr_i2_sw[3] => wraddress_a_bus.DATAB
wraddr_i2_sw[3] => wraddress_b_bus.DATAA
wraddr_i2_sw[4] => wraddress_a_bus.DATAB
wraddr_i2_sw[4] => wraddress_b_bus.DATAA
wraddr_i3_sw[0] => wraddress_a_bus.DATAB
wraddr_i3_sw[0] => wraddress_b_bus.DATAA
wraddr_i3_sw[1] => wraddress_a_bus.DATAB
wraddr_i3_sw[1] => wraddress_b_bus.DATAA
wraddr_i3_sw[2] => wraddress_a_bus.DATAB
wraddr_i3_sw[2] => wraddress_b_bus.DATAA
wraddr_i3_sw[3] => wraddress_a_bus.DATAB
wraddr_i3_sw[3] => wraddress_b_bus.DATAA
wraddr_i3_sw[4] => wraddress_a_bus.DATAB
wraddr_i3_sw[4] => wraddress_b_bus.DATAA
wraddr0_sw[0] => wraddress_a_bus.DATAA
wraddr0_sw[0] => wraddress_b_bus.DATAB
wraddr0_sw[1] => wraddress_a_bus.DATAA
wraddr0_sw[1] => wraddress_b_bus.DATAB
wraddr0_sw[2] => wraddress_a_bus.DATAA
wraddr0_sw[2] => wraddress_b_bus.DATAB
wraddr0_sw[3] => wraddress_a_bus.DATAA
wraddr0_sw[3] => wraddress_b_bus.DATAB
wraddr0_sw[4] => wraddress_a_bus.DATAA
wraddr0_sw[4] => wraddress_b_bus.DATAB
wraddr1_sw[0] => wraddress_a_bus.DATAA
wraddr1_sw[0] => wraddress_b_bus.DATAB
wraddr1_sw[1] => wraddress_a_bus.DATAA
wraddr1_sw[1] => wraddress_b_bus.DATAB
wraddr1_sw[2] => wraddress_a_bus.DATAA
wraddr1_sw[2] => wraddress_b_bus.DATAB
wraddr1_sw[3] => wraddress_a_bus.DATAA
wraddr1_sw[3] => wraddress_b_bus.DATAB
wraddr1_sw[4] => wraddress_a_bus.DATAA
wraddr1_sw[4] => wraddress_b_bus.DATAB
wraddr2_sw[0] => wraddress_a_bus.DATAA
wraddr2_sw[0] => wraddress_b_bus.DATAB
wraddr2_sw[1] => wraddress_a_bus.DATAA
wraddr2_sw[1] => wraddress_b_bus.DATAB
wraddr2_sw[2] => wraddress_a_bus.DATAA
wraddr2_sw[2] => wraddress_b_bus.DATAB
wraddr2_sw[3] => wraddress_a_bus.DATAA
wraddr2_sw[3] => wraddress_b_bus.DATAB
wraddr2_sw[4] => wraddress_a_bus.DATAA
wraddr2_sw[4] => wraddress_b_bus.DATAB
wraddr3_sw[0] => wraddress_a_bus.DATAA
wraddr3_sw[0] => wraddress_b_bus.DATAB
wraddr3_sw[1] => wraddress_a_bus.DATAA
wraddr3_sw[1] => wraddress_b_bus.DATAB
wraddr3_sw[2] => wraddress_a_bus.DATAA
wraddr3_sw[2] => wraddress_b_bus.DATAB
wraddr3_sw[3] => wraddress_a_bus.DATAA
wraddr3_sw[3] => wraddress_b_bus.DATAB
wraddr3_sw[4] => wraddress_a_bus.DATAA
wraddr3_sw[4] => wraddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_a_bus.DATAA
rdaddr0_sw[1] => rdaddress_b_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAA
rdaddr0_sw[2] => rdaddress_b_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAA
rdaddr0_sw[3] => rdaddress_b_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAA
rdaddr0_sw[4] => rdaddress_b_bus.DATAB
rdaddr0_sw[4] => rdaddress_a_bus.DATAA
rdaddr1_sw[0] => rdaddress_b_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAA
rdaddr1_sw[1] => rdaddress_b_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAA
rdaddr1_sw[2] => rdaddress_b_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAA
rdaddr1_sw[3] => rdaddress_b_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAA
rdaddr1_sw[4] => rdaddress_b_bus.DATAB
rdaddr1_sw[4] => rdaddress_a_bus.DATAA
rdaddr2_sw[0] => rdaddress_b_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAA
rdaddr2_sw[1] => rdaddress_b_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAA
rdaddr2_sw[2] => rdaddress_b_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAA
rdaddr2_sw[3] => rdaddress_b_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAA
rdaddr2_sw[4] => rdaddress_b_bus.DATAB
rdaddr2_sw[4] => rdaddress_a_bus.DATAA
rdaddr3_sw[0] => rdaddress_b_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAA
rdaddr3_sw[1] => rdaddress_b_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAA
rdaddr3_sw[2] => rdaddress_b_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAA
rdaddr3_sw[3] => rdaddress_b_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAA
rdaddr3_sw[4] => rdaddress_b_bus.DATAB
rdaddr3_sw[4] => rdaddress_a_bus.DATAA
ram_data_in0_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[16] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[16] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[17] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[17] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[18] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[18] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[19] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[19] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[20] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[20] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[21] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[21] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[22] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[22] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[23] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[23] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[24] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[24] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[25] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[25] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[26] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[26] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[27] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[27] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[28] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[28] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[29] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[29] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[30] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[30] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[31] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[31] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[16] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[16] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[17] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[17] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[18] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[18] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[19] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[19] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[20] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[20] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[21] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[21] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[22] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[22] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[23] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[23] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[24] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[24] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[25] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[25] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[26] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[26] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[27] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[27] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[28] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[28] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[29] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[29] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[30] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[30] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[31] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[31] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[16] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[16] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[17] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[17] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[18] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[18] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[19] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[19] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[20] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[20] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[21] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[21] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[22] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[22] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[23] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[23] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[24] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[24] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[25] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[25] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[26] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[26] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[27] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[27] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[28] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[28] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[29] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[29] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[30] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[30] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[31] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[31] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[16] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[16] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[17] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[17] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[18] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[18] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[19] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[19] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[20] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[20] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[21] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[21] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[22] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[22] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[23] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[23] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[24] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[24] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[25] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[25] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[26] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[26] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[27] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[27] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[28] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[28] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[29] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[29] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[30] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[30] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[31] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[31] => b_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[16] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[17] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[18] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[19] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[20] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[21] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[22] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[23] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[23] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[24] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[24] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[25] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[25] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[26] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[26] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[27] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[27] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[28] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[28] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[29] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[29] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[30] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[30] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[31] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[31] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[16] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[17] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[18] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[19] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[20] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[21] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[22] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[23] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[23] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[24] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[24] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[25] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[25] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[26] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[26] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[27] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[27] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[28] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[28] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[29] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[29] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[30] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[30] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[31] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[31] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[16] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[17] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[18] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[19] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[20] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[21] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[22] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[23] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[23] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[24] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[24] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[25] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[25] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[26] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[26] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[27] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[27] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[28] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[28] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[29] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[29] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[30] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[30] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[31] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[31] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[16] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[16] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[17] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[17] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[18] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[18] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[19] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[19] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[20] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[20] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[21] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[21] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[22] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[22] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[23] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[23] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[24] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[24] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[25] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[25] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[26] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[26] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[27] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[27] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[28] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[28] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[29] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[29] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[30] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[30] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[31] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[31] => b_ram_data_in_bus.DATAA
a_ram_data_out_bus[0] => ram_data_out3.DATAA
a_ram_data_out_bus[1] => ram_data_out3.DATAA
a_ram_data_out_bus[2] => ram_data_out3.DATAA
a_ram_data_out_bus[3] => ram_data_out3.DATAA
a_ram_data_out_bus[4] => ram_data_out3.DATAA
a_ram_data_out_bus[5] => ram_data_out3.DATAA
a_ram_data_out_bus[6] => ram_data_out3.DATAA
a_ram_data_out_bus[7] => ram_data_out3.DATAA
a_ram_data_out_bus[8] => ram_data_out3.DATAA
a_ram_data_out_bus[9] => ram_data_out3.DATAA
a_ram_data_out_bus[10] => ram_data_out3.DATAA
a_ram_data_out_bus[11] => ram_data_out3.DATAA
a_ram_data_out_bus[12] => ram_data_out3.DATAA
a_ram_data_out_bus[13] => ram_data_out3.DATAA
a_ram_data_out_bus[14] => ram_data_out3.DATAA
a_ram_data_out_bus[15] => ram_data_out3.DATAA
a_ram_data_out_bus[16] => ram_data_out3.DATAA
a_ram_data_out_bus[17] => ram_data_out3.DATAA
a_ram_data_out_bus[18] => ram_data_out3.DATAA
a_ram_data_out_bus[19] => ram_data_out3.DATAA
a_ram_data_out_bus[20] => ram_data_out3.DATAA
a_ram_data_out_bus[21] => ram_data_out3.DATAA
a_ram_data_out_bus[22] => ram_data_out3.DATAA
a_ram_data_out_bus[23] => ram_data_out3.DATAA
a_ram_data_out_bus[24] => ram_data_out3.DATAA
a_ram_data_out_bus[25] => ram_data_out3.DATAA
a_ram_data_out_bus[26] => ram_data_out3.DATAA
a_ram_data_out_bus[27] => ram_data_out3.DATAA
a_ram_data_out_bus[28] => ram_data_out3.DATAA
a_ram_data_out_bus[29] => ram_data_out3.DATAA
a_ram_data_out_bus[30] => ram_data_out3.DATAA
a_ram_data_out_bus[31] => ram_data_out3.DATAA
a_ram_data_out_bus[32] => ram_data_out2.DATAA
a_ram_data_out_bus[33] => ram_data_out2.DATAA
a_ram_data_out_bus[34] => ram_data_out2.DATAA
a_ram_data_out_bus[35] => ram_data_out2.DATAA
a_ram_data_out_bus[36] => ram_data_out2.DATAA
a_ram_data_out_bus[37] => ram_data_out2.DATAA
a_ram_data_out_bus[38] => ram_data_out2.DATAA
a_ram_data_out_bus[39] => ram_data_out2.DATAA
a_ram_data_out_bus[40] => ram_data_out2.DATAA
a_ram_data_out_bus[41] => ram_data_out2.DATAA
a_ram_data_out_bus[42] => ram_data_out2.DATAA
a_ram_data_out_bus[43] => ram_data_out2.DATAA
a_ram_data_out_bus[44] => ram_data_out2.DATAA
a_ram_data_out_bus[45] => ram_data_out2.DATAA
a_ram_data_out_bus[46] => ram_data_out2.DATAA
a_ram_data_out_bus[47] => ram_data_out2.DATAA
a_ram_data_out_bus[48] => ram_data_out2.DATAA
a_ram_data_out_bus[49] => ram_data_out2.DATAA
a_ram_data_out_bus[50] => ram_data_out2.DATAA
a_ram_data_out_bus[51] => ram_data_out2.DATAA
a_ram_data_out_bus[52] => ram_data_out2.DATAA
a_ram_data_out_bus[53] => ram_data_out2.DATAA
a_ram_data_out_bus[54] => ram_data_out2.DATAA
a_ram_data_out_bus[55] => ram_data_out2.DATAA
a_ram_data_out_bus[56] => ram_data_out2.DATAA
a_ram_data_out_bus[57] => ram_data_out2.DATAA
a_ram_data_out_bus[58] => ram_data_out2.DATAA
a_ram_data_out_bus[59] => ram_data_out2.DATAA
a_ram_data_out_bus[60] => ram_data_out2.DATAA
a_ram_data_out_bus[61] => ram_data_out2.DATAA
a_ram_data_out_bus[62] => ram_data_out2.DATAA
a_ram_data_out_bus[63] => ram_data_out2.DATAA
a_ram_data_out_bus[64] => ram_data_out1.DATAA
a_ram_data_out_bus[65] => ram_data_out1.DATAA
a_ram_data_out_bus[66] => ram_data_out1.DATAA
a_ram_data_out_bus[67] => ram_data_out1.DATAA
a_ram_data_out_bus[68] => ram_data_out1.DATAA
a_ram_data_out_bus[69] => ram_data_out1.DATAA
a_ram_data_out_bus[70] => ram_data_out1.DATAA
a_ram_data_out_bus[71] => ram_data_out1.DATAA
a_ram_data_out_bus[72] => ram_data_out1.DATAA
a_ram_data_out_bus[73] => ram_data_out1.DATAA
a_ram_data_out_bus[74] => ram_data_out1.DATAA
a_ram_data_out_bus[75] => ram_data_out1.DATAA
a_ram_data_out_bus[76] => ram_data_out1.DATAA
a_ram_data_out_bus[77] => ram_data_out1.DATAA
a_ram_data_out_bus[78] => ram_data_out1.DATAA
a_ram_data_out_bus[79] => ram_data_out1.DATAA
a_ram_data_out_bus[80] => ram_data_out1.DATAA
a_ram_data_out_bus[81] => ram_data_out1.DATAA
a_ram_data_out_bus[82] => ram_data_out1.DATAA
a_ram_data_out_bus[83] => ram_data_out1.DATAA
a_ram_data_out_bus[84] => ram_data_out1.DATAA
a_ram_data_out_bus[85] => ram_data_out1.DATAA
a_ram_data_out_bus[86] => ram_data_out1.DATAA
a_ram_data_out_bus[87] => ram_data_out1.DATAA
a_ram_data_out_bus[88] => ram_data_out1.DATAA
a_ram_data_out_bus[89] => ram_data_out1.DATAA
a_ram_data_out_bus[90] => ram_data_out1.DATAA
a_ram_data_out_bus[91] => ram_data_out1.DATAA
a_ram_data_out_bus[92] => ram_data_out1.DATAA
a_ram_data_out_bus[93] => ram_data_out1.DATAA
a_ram_data_out_bus[94] => ram_data_out1.DATAA
a_ram_data_out_bus[95] => ram_data_out1.DATAA
a_ram_data_out_bus[96] => ram_data_out0.DATAA
a_ram_data_out_bus[97] => ram_data_out0.DATAA
a_ram_data_out_bus[98] => ram_data_out0.DATAA
a_ram_data_out_bus[99] => ram_data_out0.DATAA
a_ram_data_out_bus[100] => ram_data_out0.DATAA
a_ram_data_out_bus[101] => ram_data_out0.DATAA
a_ram_data_out_bus[102] => ram_data_out0.DATAA
a_ram_data_out_bus[103] => ram_data_out0.DATAA
a_ram_data_out_bus[104] => ram_data_out0.DATAA
a_ram_data_out_bus[105] => ram_data_out0.DATAA
a_ram_data_out_bus[106] => ram_data_out0.DATAA
a_ram_data_out_bus[107] => ram_data_out0.DATAA
a_ram_data_out_bus[108] => ram_data_out0.DATAA
a_ram_data_out_bus[109] => ram_data_out0.DATAA
a_ram_data_out_bus[110] => ram_data_out0.DATAA
a_ram_data_out_bus[111] => ram_data_out0.DATAA
a_ram_data_out_bus[112] => ram_data_out0.DATAA
a_ram_data_out_bus[113] => ram_data_out0.DATAA
a_ram_data_out_bus[114] => ram_data_out0.DATAA
a_ram_data_out_bus[115] => ram_data_out0.DATAA
a_ram_data_out_bus[116] => ram_data_out0.DATAA
a_ram_data_out_bus[117] => ram_data_out0.DATAA
a_ram_data_out_bus[118] => ram_data_out0.DATAA
a_ram_data_out_bus[119] => ram_data_out0.DATAA
a_ram_data_out_bus[120] => ram_data_out0.DATAA
a_ram_data_out_bus[121] => ram_data_out0.DATAA
a_ram_data_out_bus[122] => ram_data_out0.DATAA
a_ram_data_out_bus[123] => ram_data_out0.DATAA
a_ram_data_out_bus[124] => ram_data_out0.DATAA
a_ram_data_out_bus[125] => ram_data_out0.DATAA
a_ram_data_out_bus[126] => ram_data_out0.DATAA
a_ram_data_out_bus[127] => ram_data_out0.DATAA
b_ram_data_out_bus[0] => ram_data_out3.DATAB
b_ram_data_out_bus[1] => ram_data_out3.DATAB
b_ram_data_out_bus[2] => ram_data_out3.DATAB
b_ram_data_out_bus[3] => ram_data_out3.DATAB
b_ram_data_out_bus[4] => ram_data_out3.DATAB
b_ram_data_out_bus[5] => ram_data_out3.DATAB
b_ram_data_out_bus[6] => ram_data_out3.DATAB
b_ram_data_out_bus[7] => ram_data_out3.DATAB
b_ram_data_out_bus[8] => ram_data_out3.DATAB
b_ram_data_out_bus[9] => ram_data_out3.DATAB
b_ram_data_out_bus[10] => ram_data_out3.DATAB
b_ram_data_out_bus[11] => ram_data_out3.DATAB
b_ram_data_out_bus[12] => ram_data_out3.DATAB
b_ram_data_out_bus[13] => ram_data_out3.DATAB
b_ram_data_out_bus[14] => ram_data_out3.DATAB
b_ram_data_out_bus[15] => ram_data_out3.DATAB
b_ram_data_out_bus[16] => ram_data_out3.DATAB
b_ram_data_out_bus[17] => ram_data_out3.DATAB
b_ram_data_out_bus[18] => ram_data_out3.DATAB
b_ram_data_out_bus[19] => ram_data_out3.DATAB
b_ram_data_out_bus[20] => ram_data_out3.DATAB
b_ram_data_out_bus[21] => ram_data_out3.DATAB
b_ram_data_out_bus[22] => ram_data_out3.DATAB
b_ram_data_out_bus[23] => ram_data_out3.DATAB
b_ram_data_out_bus[24] => ram_data_out3.DATAB
b_ram_data_out_bus[25] => ram_data_out3.DATAB
b_ram_data_out_bus[26] => ram_data_out3.DATAB
b_ram_data_out_bus[27] => ram_data_out3.DATAB
b_ram_data_out_bus[28] => ram_data_out3.DATAB
b_ram_data_out_bus[29] => ram_data_out3.DATAB
b_ram_data_out_bus[30] => ram_data_out3.DATAB
b_ram_data_out_bus[31] => ram_data_out3.DATAB
b_ram_data_out_bus[32] => ram_data_out2.DATAB
b_ram_data_out_bus[33] => ram_data_out2.DATAB
b_ram_data_out_bus[34] => ram_data_out2.DATAB
b_ram_data_out_bus[35] => ram_data_out2.DATAB
b_ram_data_out_bus[36] => ram_data_out2.DATAB
b_ram_data_out_bus[37] => ram_data_out2.DATAB
b_ram_data_out_bus[38] => ram_data_out2.DATAB
b_ram_data_out_bus[39] => ram_data_out2.DATAB
b_ram_data_out_bus[40] => ram_data_out2.DATAB
b_ram_data_out_bus[41] => ram_data_out2.DATAB
b_ram_data_out_bus[42] => ram_data_out2.DATAB
b_ram_data_out_bus[43] => ram_data_out2.DATAB
b_ram_data_out_bus[44] => ram_data_out2.DATAB
b_ram_data_out_bus[45] => ram_data_out2.DATAB
b_ram_data_out_bus[46] => ram_data_out2.DATAB
b_ram_data_out_bus[47] => ram_data_out2.DATAB
b_ram_data_out_bus[48] => ram_data_out2.DATAB
b_ram_data_out_bus[49] => ram_data_out2.DATAB
b_ram_data_out_bus[50] => ram_data_out2.DATAB
b_ram_data_out_bus[51] => ram_data_out2.DATAB
b_ram_data_out_bus[52] => ram_data_out2.DATAB
b_ram_data_out_bus[53] => ram_data_out2.DATAB
b_ram_data_out_bus[54] => ram_data_out2.DATAB
b_ram_data_out_bus[55] => ram_data_out2.DATAB
b_ram_data_out_bus[56] => ram_data_out2.DATAB
b_ram_data_out_bus[57] => ram_data_out2.DATAB
b_ram_data_out_bus[58] => ram_data_out2.DATAB
b_ram_data_out_bus[59] => ram_data_out2.DATAB
b_ram_data_out_bus[60] => ram_data_out2.DATAB
b_ram_data_out_bus[61] => ram_data_out2.DATAB
b_ram_data_out_bus[62] => ram_data_out2.DATAB
b_ram_data_out_bus[63] => ram_data_out2.DATAB
b_ram_data_out_bus[64] => ram_data_out1.DATAB
b_ram_data_out_bus[65] => ram_data_out1.DATAB
b_ram_data_out_bus[66] => ram_data_out1.DATAB
b_ram_data_out_bus[67] => ram_data_out1.DATAB
b_ram_data_out_bus[68] => ram_data_out1.DATAB
b_ram_data_out_bus[69] => ram_data_out1.DATAB
b_ram_data_out_bus[70] => ram_data_out1.DATAB
b_ram_data_out_bus[71] => ram_data_out1.DATAB
b_ram_data_out_bus[72] => ram_data_out1.DATAB
b_ram_data_out_bus[73] => ram_data_out1.DATAB
b_ram_data_out_bus[74] => ram_data_out1.DATAB
b_ram_data_out_bus[75] => ram_data_out1.DATAB
b_ram_data_out_bus[76] => ram_data_out1.DATAB
b_ram_data_out_bus[77] => ram_data_out1.DATAB
b_ram_data_out_bus[78] => ram_data_out1.DATAB
b_ram_data_out_bus[79] => ram_data_out1.DATAB
b_ram_data_out_bus[80] => ram_data_out1.DATAB
b_ram_data_out_bus[81] => ram_data_out1.DATAB
b_ram_data_out_bus[82] => ram_data_out1.DATAB
b_ram_data_out_bus[83] => ram_data_out1.DATAB
b_ram_data_out_bus[84] => ram_data_out1.DATAB
b_ram_data_out_bus[85] => ram_data_out1.DATAB
b_ram_data_out_bus[86] => ram_data_out1.DATAB
b_ram_data_out_bus[87] => ram_data_out1.DATAB
b_ram_data_out_bus[88] => ram_data_out1.DATAB
b_ram_data_out_bus[89] => ram_data_out1.DATAB
b_ram_data_out_bus[90] => ram_data_out1.DATAB
b_ram_data_out_bus[91] => ram_data_out1.DATAB
b_ram_data_out_bus[92] => ram_data_out1.DATAB
b_ram_data_out_bus[93] => ram_data_out1.DATAB
b_ram_data_out_bus[94] => ram_data_out1.DATAB
b_ram_data_out_bus[95] => ram_data_out1.DATAB
b_ram_data_out_bus[96] => ram_data_out0.DATAB
b_ram_data_out_bus[97] => ram_data_out0.DATAB
b_ram_data_out_bus[98] => ram_data_out0.DATAB
b_ram_data_out_bus[99] => ram_data_out0.DATAB
b_ram_data_out_bus[100] => ram_data_out0.DATAB
b_ram_data_out_bus[101] => ram_data_out0.DATAB
b_ram_data_out_bus[102] => ram_data_out0.DATAB
b_ram_data_out_bus[103] => ram_data_out0.DATAB
b_ram_data_out_bus[104] => ram_data_out0.DATAB
b_ram_data_out_bus[105] => ram_data_out0.DATAB
b_ram_data_out_bus[106] => ram_data_out0.DATAB
b_ram_data_out_bus[107] => ram_data_out0.DATAB
b_ram_data_out_bus[108] => ram_data_out0.DATAB
b_ram_data_out_bus[109] => ram_data_out0.DATAB
b_ram_data_out_bus[110] => ram_data_out0.DATAB
b_ram_data_out_bus[111] => ram_data_out0.DATAB
b_ram_data_out_bus[112] => ram_data_out0.DATAB
b_ram_data_out_bus[113] => ram_data_out0.DATAB
b_ram_data_out_bus[114] => ram_data_out0.DATAB
b_ram_data_out_bus[115] => ram_data_out0.DATAB
b_ram_data_out_bus[116] => ram_data_out0.DATAB
b_ram_data_out_bus[117] => ram_data_out0.DATAB
b_ram_data_out_bus[118] => ram_data_out0.DATAB
b_ram_data_out_bus[119] => ram_data_out0.DATAB
b_ram_data_out_bus[120] => ram_data_out0.DATAB
b_ram_data_out_bus[121] => ram_data_out0.DATAB
b_ram_data_out_bus[122] => ram_data_out0.DATAB
b_ram_data_out_bus[123] => ram_data_out0.DATAB
b_ram_data_out_bus[124] => ram_data_out0.DATAB
b_ram_data_out_bus[125] => ram_data_out0.DATAB
b_ram_data_out_bus[126] => ram_data_out0.DATAB
b_ram_data_out_bus[127] => ram_data_out0.DATAB
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[32] <= a_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[33] <= a_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[34] <= a_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[35] <= a_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[36] <= a_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[37] <= a_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[38] <= a_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[39] <= a_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[40] <= a_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[41] <= a_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[42] <= a_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[43] <= a_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[44] <= a_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[45] <= a_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[46] <= a_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[47] <= a_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[48] <= a_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[49] <= a_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[50] <= a_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[51] <= a_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[52] <= a_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[53] <= a_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[54] <= a_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[55] <= a_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[56] <= a_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[57] <= a_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[58] <= a_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[59] <= a_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[60] <= a_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[61] <= a_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[62] <= a_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[63] <= a_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[64] <= a_ram_data_in_bus[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[65] <= a_ram_data_in_bus[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[66] <= a_ram_data_in_bus[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[67] <= a_ram_data_in_bus[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[68] <= a_ram_data_in_bus[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[69] <= a_ram_data_in_bus[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[70] <= a_ram_data_in_bus[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[71] <= a_ram_data_in_bus[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[72] <= a_ram_data_in_bus[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[73] <= a_ram_data_in_bus[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[74] <= a_ram_data_in_bus[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[75] <= a_ram_data_in_bus[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[76] <= a_ram_data_in_bus[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[77] <= a_ram_data_in_bus[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[78] <= a_ram_data_in_bus[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[79] <= a_ram_data_in_bus[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[80] <= a_ram_data_in_bus[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[81] <= a_ram_data_in_bus[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[82] <= a_ram_data_in_bus[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[83] <= a_ram_data_in_bus[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[84] <= a_ram_data_in_bus[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[85] <= a_ram_data_in_bus[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[86] <= a_ram_data_in_bus[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[87] <= a_ram_data_in_bus[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[88] <= a_ram_data_in_bus[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[89] <= a_ram_data_in_bus[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[90] <= a_ram_data_in_bus[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[91] <= a_ram_data_in_bus[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[92] <= a_ram_data_in_bus[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[93] <= a_ram_data_in_bus[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[94] <= a_ram_data_in_bus[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[95] <= a_ram_data_in_bus[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[96] <= a_ram_data_in_bus[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[97] <= a_ram_data_in_bus[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[98] <= a_ram_data_in_bus[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[99] <= a_ram_data_in_bus[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[100] <= a_ram_data_in_bus[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[101] <= a_ram_data_in_bus[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[102] <= a_ram_data_in_bus[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[103] <= a_ram_data_in_bus[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[104] <= a_ram_data_in_bus[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[105] <= a_ram_data_in_bus[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[106] <= a_ram_data_in_bus[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[107] <= a_ram_data_in_bus[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[108] <= a_ram_data_in_bus[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[109] <= a_ram_data_in_bus[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[110] <= a_ram_data_in_bus[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[111] <= a_ram_data_in_bus[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[112] <= a_ram_data_in_bus[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[113] <= a_ram_data_in_bus[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[114] <= a_ram_data_in_bus[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[115] <= a_ram_data_in_bus[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[116] <= a_ram_data_in_bus[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[117] <= a_ram_data_in_bus[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[118] <= a_ram_data_in_bus[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[119] <= a_ram_data_in_bus[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[120] <= a_ram_data_in_bus[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[121] <= a_ram_data_in_bus[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[122] <= a_ram_data_in_bus[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[123] <= a_ram_data_in_bus[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[124] <= a_ram_data_in_bus[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[125] <= a_ram_data_in_bus[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[126] <= a_ram_data_in_bus[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[127] <= a_ram_data_in_bus[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[0] <= b_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[1] <= b_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[2] <= b_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[3] <= b_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[4] <= b_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[5] <= b_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[6] <= b_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[7] <= b_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[8] <= b_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[9] <= b_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[10] <= b_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[11] <= b_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[12] <= b_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[13] <= b_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[14] <= b_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[15] <= b_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[16] <= b_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[17] <= b_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[18] <= b_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[19] <= b_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[20] <= b_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[21] <= b_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[22] <= b_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[23] <= b_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[24] <= b_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[25] <= b_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[26] <= b_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[27] <= b_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[28] <= b_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[29] <= b_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[30] <= b_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[31] <= b_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[32] <= b_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[33] <= b_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[34] <= b_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[35] <= b_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[36] <= b_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[37] <= b_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[38] <= b_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[39] <= b_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[40] <= b_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[41] <= b_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[42] <= b_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[43] <= b_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[44] <= b_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[45] <= b_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[46] <= b_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[47] <= b_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[48] <= b_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[49] <= b_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[50] <= b_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[51] <= b_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[52] <= b_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[53] <= b_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[54] <= b_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[55] <= b_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[56] <= b_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[57] <= b_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[58] <= b_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[59] <= b_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[60] <= b_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[61] <= b_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[62] <= b_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[63] <= b_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[64] <= b_ram_data_in_bus[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[65] <= b_ram_data_in_bus[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[66] <= b_ram_data_in_bus[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[67] <= b_ram_data_in_bus[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[68] <= b_ram_data_in_bus[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[69] <= b_ram_data_in_bus[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[70] <= b_ram_data_in_bus[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[71] <= b_ram_data_in_bus[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[72] <= b_ram_data_in_bus[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[73] <= b_ram_data_in_bus[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[74] <= b_ram_data_in_bus[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[75] <= b_ram_data_in_bus[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[76] <= b_ram_data_in_bus[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[77] <= b_ram_data_in_bus[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[78] <= b_ram_data_in_bus[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[79] <= b_ram_data_in_bus[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[80] <= b_ram_data_in_bus[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[81] <= b_ram_data_in_bus[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[82] <= b_ram_data_in_bus[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[83] <= b_ram_data_in_bus[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[84] <= b_ram_data_in_bus[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[85] <= b_ram_data_in_bus[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[86] <= b_ram_data_in_bus[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[87] <= b_ram_data_in_bus[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[88] <= b_ram_data_in_bus[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[89] <= b_ram_data_in_bus[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[90] <= b_ram_data_in_bus[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[91] <= b_ram_data_in_bus[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[92] <= b_ram_data_in_bus[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[93] <= b_ram_data_in_bus[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[94] <= b_ram_data_in_bus[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[95] <= b_ram_data_in_bus[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[96] <= b_ram_data_in_bus[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[97] <= b_ram_data_in_bus[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[98] <= b_ram_data_in_bus[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[99] <= b_ram_data_in_bus[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[100] <= b_ram_data_in_bus[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[101] <= b_ram_data_in_bus[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[102] <= b_ram_data_in_bus[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[103] <= b_ram_data_in_bus[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[104] <= b_ram_data_in_bus[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[105] <= b_ram_data_in_bus[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[106] <= b_ram_data_in_bus[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[107] <= b_ram_data_in_bus[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[108] <= b_ram_data_in_bus[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[109] <= b_ram_data_in_bus[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[110] <= b_ram_data_in_bus[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[111] <= b_ram_data_in_bus[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[112] <= b_ram_data_in_bus[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[113] <= b_ram_data_in_bus[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[114] <= b_ram_data_in_bus[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[115] <= b_ram_data_in_bus[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[116] <= b_ram_data_in_bus[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[117] <= b_ram_data_in_bus[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[118] <= b_ram_data_in_bus[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[119] <= b_ram_data_in_bus[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[120] <= b_ram_data_in_bus[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[121] <= b_ram_data_in_bus[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[122] <= b_ram_data_in_bus[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[123] <= b_ram_data_in_bus[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[124] <= b_ram_data_in_bus[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[125] <= b_ram_data_in_bus[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[126] <= b_ram_data_in_bus[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[127] <= b_ram_data_in_bus[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[16] <= wraddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[17] <= wraddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[18] <= wraddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[19] <= wraddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[0] <= wraddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[1] <= wraddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[2] <= wraddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[3] <= wraddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[4] <= wraddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[5] <= wraddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[6] <= wraddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[7] <= wraddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[8] <= wraddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[9] <= wraddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[10] <= wraddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[11] <= wraddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[12] <= wraddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[13] <= wraddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[14] <= wraddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[15] <= wraddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[16] <= wraddress_b_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[17] <= wraddress_b_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[18] <= wraddress_b_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[19] <= wraddress_b_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[16] <= rdaddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[17] <= rdaddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[18] <= rdaddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[19] <= rdaddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[0] <= rdaddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[1] <= rdaddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[2] <= rdaddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[3] <= rdaddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[4] <= rdaddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[5] <= rdaddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[6] <= rdaddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[7] <= rdaddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[8] <= rdaddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[9] <= rdaddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[10] <= rdaddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[11] <= rdaddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[12] <= rdaddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[13] <= rdaddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[14] <= rdaddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[15] <= rdaddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[16] <= rdaddress_b_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[17] <= rdaddress_b_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[18] <= rdaddress_b_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[19] <= rdaddress_b_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[0] <= ram_data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[1] <= ram_data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[2] <= ram_data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[3] <= ram_data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[4] <= ram_data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[5] <= ram_data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[6] <= ram_data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[7] <= ram_data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[8] <= ram_data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[9] <= ram_data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[10] <= ram_data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[11] <= ram_data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[12] <= ram_data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[13] <= ram_data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[14] <= ram_data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[15] <= ram_data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[16] <= ram_data_out0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[17] <= ram_data_out0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[18] <= ram_data_out0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[19] <= ram_data_out0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[20] <= ram_data_out0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[21] <= ram_data_out0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[22] <= ram_data_out0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[23] <= ram_data_out0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[24] <= ram_data_out0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[25] <= ram_data_out0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[26] <= ram_data_out0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[27] <= ram_data_out0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[28] <= ram_data_out0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[29] <= ram_data_out0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[30] <= ram_data_out0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[31] <= ram_data_out0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[0] <= ram_data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[1] <= ram_data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[2] <= ram_data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[3] <= ram_data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[4] <= ram_data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[5] <= ram_data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[6] <= ram_data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[7] <= ram_data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[8] <= ram_data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[9] <= ram_data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[10] <= ram_data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[11] <= ram_data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[12] <= ram_data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[13] <= ram_data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[14] <= ram_data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[15] <= ram_data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[16] <= ram_data_out1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[17] <= ram_data_out1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[18] <= ram_data_out1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[19] <= ram_data_out1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[20] <= ram_data_out1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[21] <= ram_data_out1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[22] <= ram_data_out1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[23] <= ram_data_out1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[24] <= ram_data_out1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[25] <= ram_data_out1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[26] <= ram_data_out1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[27] <= ram_data_out1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[28] <= ram_data_out1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[29] <= ram_data_out1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[30] <= ram_data_out1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[31] <= ram_data_out1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[0] <= ram_data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[1] <= ram_data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[2] <= ram_data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[3] <= ram_data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[4] <= ram_data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[5] <= ram_data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[6] <= ram_data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[7] <= ram_data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[8] <= ram_data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[9] <= ram_data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[10] <= ram_data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[11] <= ram_data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[12] <= ram_data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[13] <= ram_data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[14] <= ram_data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[15] <= ram_data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[16] <= ram_data_out2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[17] <= ram_data_out2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[18] <= ram_data_out2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[19] <= ram_data_out2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[20] <= ram_data_out2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[21] <= ram_data_out2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[22] <= ram_data_out2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[23] <= ram_data_out2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[24] <= ram_data_out2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[25] <= ram_data_out2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[26] <= ram_data_out2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[27] <= ram_data_out2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[28] <= ram_data_out2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[29] <= ram_data_out2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[30] <= ram_data_out2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[31] <= ram_data_out2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[0] <= ram_data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[1] <= ram_data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[2] <= ram_data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[3] <= ram_data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[4] <= ram_data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[5] <= ram_data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[6] <= ram_data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[7] <= ram_data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[8] <= ram_data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[9] <= ram_data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[10] <= ram_data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[11] <= ram_data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[12] <= ram_data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[13] <= ram_data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[14] <= ram_data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[15] <= ram_data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[16] <= ram_data_out3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[17] <= ram_data_out3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[18] <= ram_data_out3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[19] <= ram_data_out3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[20] <= ram_data_out3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[21] <= ram_data_out3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[22] <= ram_data_out3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[23] <= ram_data_out3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[24] <= ram_data_out3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[25] <= ram_data_out3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[26] <= ram_data_out3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[27] <= ram_data_out3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[28] <= ram_data_out3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[29] <= ram_data_out3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[30] <= ram_data_out3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[31] <= ram_data_out3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A
clk => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[0]
rdaddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[1]
rdaddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[2]
rdaddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[3]
rdaddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[4]
rdaddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[0]
rdaddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[1]
rdaddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[2]
rdaddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[3]
rdaddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[4]
rdaddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[0]
rdaddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[1]
rdaddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[2]
rdaddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[3]
rdaddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[4]
wraddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[0]
wraddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[1]
wraddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[2]
wraddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[3]
wraddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[4]
wraddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[0]
wraddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[1]
wraddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[2]
wraddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[3]
wraddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[4]
wraddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[0]
wraddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[1]
wraddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[2]
wraddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[3]
wraddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[4]
data_in[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B
clk => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[0]
rdaddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[1]
rdaddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[2]
rdaddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[3]
rdaddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[4]
rdaddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[0]
rdaddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[1]
rdaddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[2]
rdaddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[3]
rdaddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[4]
rdaddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[0]
rdaddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[1]
rdaddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[2]
rdaddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[3]
rdaddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[4]
wraddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[0]
wraddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[1]
wraddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[2]
wraddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[3]
wraddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[4]
wraddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[0]
wraddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[1]
wraddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[2]
wraddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[3]
wraddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[4]
wraddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[0]
wraddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[1]
wraddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[2]
wraddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[3]
wraddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[4]
data_in[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C
clk => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[0]
rdaddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[1]
rdaddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[2]
rdaddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[3]
rdaddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[4]
rdaddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[0]
rdaddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[1]
rdaddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[2]
rdaddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[3]
rdaddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[4]
rdaddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[0]
rdaddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[1]
rdaddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[2]
rdaddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[3]
rdaddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[4]
wraddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[0]
wraddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[1]
wraddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[2]
wraddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[3]
wraddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[4]
wraddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[0]
wraddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[1]
wraddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[2]
wraddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[3]
wraddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[4]
wraddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[0]
wraddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[1]
wraddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[2]
wraddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[3]
wraddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[4]
data_in[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D
clk => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[0]
rdaddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[1]
rdaddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[2]
rdaddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[3]
rdaddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rdaddress[4]
rdaddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[0]
rdaddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[1]
rdaddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[2]
rdaddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[3]
rdaddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rdaddress[4]
rdaddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[0]
rdaddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[1]
rdaddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[2]
rdaddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[3]
rdaddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rdaddress[4]
wraddress[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[0]
wraddress[6] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[1]
wraddress[7] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[2]
wraddress[8] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[3]
wraddress[9] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wraddress[4]
wraddress[10] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[0]
wraddress[11] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[1]
wraddress[12] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[2]
wraddress[13] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[3]
wraddress[14] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wraddress[4]
wraddress[15] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[0]
wraddress[16] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[1]
wraddress[17] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[2]
wraddress[18] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[3]
wraddress[19] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wraddress[4]
data_in[0] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_131:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_131:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_131:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_131:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram_fft_131:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram_fft_131:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram_fft_131:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram_fft_131:gen_rams:0:dat_A.q[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_aku3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aku3:auto_generated.data_a[0]
data_a[1] => altsyncram_aku3:auto_generated.data_a[1]
data_a[2] => altsyncram_aku3:auto_generated.data_a[2]
data_a[3] => altsyncram_aku3:auto_generated.data_a[3]
data_a[4] => altsyncram_aku3:auto_generated.data_a[4]
data_a[5] => altsyncram_aku3:auto_generated.data_a[5]
data_a[6] => altsyncram_aku3:auto_generated.data_a[6]
data_a[7] => altsyncram_aku3:auto_generated.data_a[7]
data_a[8] => altsyncram_aku3:auto_generated.data_a[8]
data_a[9] => altsyncram_aku3:auto_generated.data_a[9]
data_a[10] => altsyncram_aku3:auto_generated.data_a[10]
data_a[11] => altsyncram_aku3:auto_generated.data_a[11]
data_a[12] => altsyncram_aku3:auto_generated.data_a[12]
data_a[13] => altsyncram_aku3:auto_generated.data_a[13]
data_a[14] => altsyncram_aku3:auto_generated.data_a[14]
data_a[15] => altsyncram_aku3:auto_generated.data_a[15]
data_a[16] => altsyncram_aku3:auto_generated.data_a[16]
data_a[17] => altsyncram_aku3:auto_generated.data_a[17]
data_a[18] => altsyncram_aku3:auto_generated.data_a[18]
data_a[19] => altsyncram_aku3:auto_generated.data_a[19]
data_a[20] => altsyncram_aku3:auto_generated.data_a[20]
data_a[21] => altsyncram_aku3:auto_generated.data_a[21]
data_a[22] => altsyncram_aku3:auto_generated.data_a[22]
data_a[23] => altsyncram_aku3:auto_generated.data_a[23]
data_a[24] => altsyncram_aku3:auto_generated.data_a[24]
data_a[25] => altsyncram_aku3:auto_generated.data_a[25]
data_a[26] => altsyncram_aku3:auto_generated.data_a[26]
data_a[27] => altsyncram_aku3:auto_generated.data_a[27]
data_a[28] => altsyncram_aku3:auto_generated.data_a[28]
data_a[29] => altsyncram_aku3:auto_generated.data_a[29]
data_a[30] => altsyncram_aku3:auto_generated.data_a[30]
data_a[31] => altsyncram_aku3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_aku3:auto_generated.address_a[0]
address_a[1] => altsyncram_aku3:auto_generated.address_a[1]
address_a[2] => altsyncram_aku3:auto_generated.address_a[2]
address_a[3] => altsyncram_aku3:auto_generated.address_a[3]
address_a[4] => altsyncram_aku3:auto_generated.address_a[4]
address_b[0] => altsyncram_aku3:auto_generated.address_b[0]
address_b[1] => altsyncram_aku3:auto_generated.address_b[1]
address_b[2] => altsyncram_aku3:auto_generated.address_b[2]
address_b[3] => altsyncram_aku3:auto_generated.address_b[3]
address_b[4] => altsyncram_aku3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aku3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_aku3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_aku3:auto_generated.q_b[0]
q_b[1] <= altsyncram_aku3:auto_generated.q_b[1]
q_b[2] <= altsyncram_aku3:auto_generated.q_b[2]
q_b[3] <= altsyncram_aku3:auto_generated.q_b[3]
q_b[4] <= altsyncram_aku3:auto_generated.q_b[4]
q_b[5] <= altsyncram_aku3:auto_generated.q_b[5]
q_b[6] <= altsyncram_aku3:auto_generated.q_b[6]
q_b[7] <= altsyncram_aku3:auto_generated.q_b[7]
q_b[8] <= altsyncram_aku3:auto_generated.q_b[8]
q_b[9] <= altsyncram_aku3:auto_generated.q_b[9]
q_b[10] <= altsyncram_aku3:auto_generated.q_b[10]
q_b[11] <= altsyncram_aku3:auto_generated.q_b[11]
q_b[12] <= altsyncram_aku3:auto_generated.q_b[12]
q_b[13] <= altsyncram_aku3:auto_generated.q_b[13]
q_b[14] <= altsyncram_aku3:auto_generated.q_b[14]
q_b[15] <= altsyncram_aku3:auto_generated.q_b[15]
q_b[16] <= altsyncram_aku3:auto_generated.q_b[16]
q_b[17] <= altsyncram_aku3:auto_generated.q_b[17]
q_b[18] <= altsyncram_aku3:auto_generated.q_b[18]
q_b[19] <= altsyncram_aku3:auto_generated.q_b[19]
q_b[20] <= altsyncram_aku3:auto_generated.q_b[20]
q_b[21] <= altsyncram_aku3:auto_generated.q_b[21]
q_b[22] <= altsyncram_aku3:auto_generated.q_b[22]
q_b[23] <= altsyncram_aku3:auto_generated.q_b[23]
q_b[24] <= altsyncram_aku3:auto_generated.q_b[24]
q_b[25] <= altsyncram_aku3:auto_generated.q_b[25]
q_b[26] <= altsyncram_aku3:auto_generated.q_b[26]
q_b[27] <= altsyncram_aku3:auto_generated.q_b[27]
q_b[28] <= altsyncram_aku3:auto_generated.q_b[28]
q_b[29] <= altsyncram_aku3:auto_generated.q_b[29]
q_b[30] <= altsyncram_aku3:auto_generated.q_b[30]
q_b[31] <= altsyncram_aku3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add1.IN4
k_count[0] => Mux1.IN3
k_count[0] => Mux5.IN2
k_count[0] => Mux5.IN3
k_count[0] => Mux7.IN2
k_count[0] => Mux7.IN3
k_count[1] => Add1.IN3
k_count[1] => Mux0.IN3
k_count[1] => Mux4.IN2
k_count[1] => Mux4.IN3
k_count[1] => Mux9.IN2
k_count[1] => Mux9.IN3
k_count[2] => Add1.IN2
k_count[2] => Mux1.IN2
k_count[2] => Mux3.IN1
k_count[2] => Mux3.IN2
k_count[2] => Mux3.IN3
k_count[2] => Mux5.IN1
k_count[2] => Mux6.IN1
k_count[2] => Mux6.IN2
k_count[2] => Mux6.IN3
k_count[2] => Mux7.IN1
k_count[3] => Add0.IN2
k_count[3] => Add1.IN1
k_count[3] => Mux2.IN1
k_count[3] => Mux2.IN2
k_count[3] => Mux2.IN3
k_count[3] => Mux4.IN1
k_count[3] => Mux8.IN1
k_count[3] => Mux8.IN2
k_count[3] => Mux8.IN3
k_count[3] => Mux9.IN1
k_count[4] => Add0.IN1
k_count[4] => rd_addr_d[4]~reg0.DATAIN
k_count[4] => rd_addr_c[4]~reg0.DATAIN
k_count[4] => rd_addr_b[4]~reg0.DATAIN
k_count[4] => rd_addr_a[4]~reg0.DATAIN
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[0] => Mux4.IN5
p_count[0] => Mux5.IN5
p_count[0] => Mux6.IN5
p_count[0] => Mux7.IN5
p_count[0] => Mux8.IN5
p_count[0] => Mux9.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
p_count[1] => Mux4.IN4
p_count[1] => Mux5.IN4
p_count[1] => Mux6.IN4
p_count[1] => Mux7.IN4
p_count[1] => Mux8.IN4
p_count[1] => Mux9.IN4
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
sw_0_in[0] => Mux4.IN2
sw_0_in[0] => Mux9.IN2
sw_0_in[0] => Mux14.IN2
sw_0_in[0] => Mux19.IN2
sw_0_in[1] => Mux3.IN2
sw_0_in[1] => Mux8.IN2
sw_0_in[1] => Mux13.IN2
sw_0_in[1] => Mux18.IN2
sw_0_in[2] => Mux2.IN2
sw_0_in[2] => Mux7.IN2
sw_0_in[2] => Mux12.IN2
sw_0_in[2] => Mux17.IN2
sw_0_in[3] => Mux1.IN2
sw_0_in[3] => Mux6.IN2
sw_0_in[3] => Mux11.IN2
sw_0_in[3] => Mux16.IN2
sw_0_in[4] => Mux0.IN2
sw_0_in[4] => Mux5.IN2
sw_0_in[4] => Mux10.IN2
sw_0_in[4] => Mux15.IN2
sw_1_in[0] => Mux4.IN3
sw_1_in[0] => Mux9.IN3
sw_1_in[0] => Mux14.IN3
sw_1_in[0] => Mux19.IN3
sw_1_in[1] => Mux3.IN3
sw_1_in[1] => Mux8.IN3
sw_1_in[1] => Mux13.IN3
sw_1_in[1] => Mux18.IN3
sw_1_in[2] => Mux2.IN3
sw_1_in[2] => Mux7.IN3
sw_1_in[2] => Mux12.IN3
sw_1_in[2] => Mux17.IN3
sw_1_in[3] => Mux1.IN3
sw_1_in[3] => Mux6.IN3
sw_1_in[3] => Mux11.IN3
sw_1_in[3] => Mux16.IN3
sw_1_in[4] => Mux0.IN3
sw_1_in[4] => Mux5.IN3
sw_1_in[4] => Mux10.IN3
sw_1_in[4] => Mux15.IN3
sw_2_in[0] => Mux4.IN4
sw_2_in[0] => Mux9.IN4
sw_2_in[0] => Mux14.IN4
sw_2_in[0] => Mux19.IN4
sw_2_in[1] => Mux3.IN4
sw_2_in[1] => Mux8.IN4
sw_2_in[1] => Mux13.IN4
sw_2_in[1] => Mux18.IN4
sw_2_in[2] => Mux2.IN4
sw_2_in[2] => Mux7.IN4
sw_2_in[2] => Mux12.IN4
sw_2_in[2] => Mux17.IN4
sw_2_in[3] => Mux1.IN4
sw_2_in[3] => Mux6.IN4
sw_2_in[3] => Mux11.IN4
sw_2_in[3] => Mux16.IN4
sw_2_in[4] => Mux0.IN4
sw_2_in[4] => Mux5.IN4
sw_2_in[4] => Mux10.IN4
sw_2_in[4] => Mux15.IN4
sw_3_in[0] => Mux4.IN5
sw_3_in[0] => Mux9.IN5
sw_3_in[0] => Mux14.IN5
sw_3_in[0] => Mux19.IN5
sw_3_in[1] => Mux3.IN5
sw_3_in[1] => Mux8.IN5
sw_3_in[1] => Mux13.IN5
sw_3_in[1] => Mux18.IN5
sw_3_in[2] => Mux2.IN5
sw_3_in[2] => Mux7.IN5
sw_3_in[2] => Mux12.IN5
sw_3_in[2] => Mux17.IN5
sw_3_in[3] => Mux1.IN5
sw_3_in[3] => Mux6.IN5
sw_3_in[3] => Mux11.IN5
sw_3_in[3] => Mux16.IN5
sw_3_in[4] => Mux0.IN5
sw_3_in[4] => Mux5.IN5
sw_3_in[4] => Mux10.IN5
sw_3_in[4] => Mux15.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_wrswgen_fft_131:\gen_wrsw_1:get_wr_swtiches
clk => swa[0].CLK
clk => swa[1].CLK
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[16][0].CLK
clk => swa_tdl[16][1].CLK
clk => swa_tdl[15][0].CLK
clk => swa_tdl[15][1].CLK
clk => swa_tdl[14][0].CLK
clk => swa_tdl[14][1].CLK
clk => swa_tdl[13][0].CLK
clk => swa_tdl[13][1].CLK
clk => swa_tdl[12][0].CLK
clk => swa_tdl[12][1].CLK
clk => swa_tdl[11][0].CLK
clk => swa_tdl[11][1].CLK
clk => swa_tdl[10][0].CLK
clk => swa_tdl[10][1].CLK
clk => swa_tdl[9][0].CLK
clk => swa_tdl[9][1].CLK
clk => swa_tdl[8][0].CLK
clk => swa_tdl[8][1].CLK
clk => swa_tdl[7][0].CLK
clk => swa_tdl[7][1].CLK
clk => swa_tdl[6][0].CLK
clk => swa_tdl[6][1].CLK
clk => swa_tdl[5][0].CLK
clk => swa_tdl[5][1].CLK
clk => swa_tdl[4][0].CLK
clk => swa_tdl[4][1].CLK
clk => swa_tdl[3][0].CLK
clk => swa_tdl[3][1].CLK
clk => swa_tdl[2][0].CLK
clk => swa_tdl[2][1].CLK
clk => swa_tdl[1][0].CLK
clk => swa_tdl[1][1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[16][0].CLK
clk => swd_tdl[16][1].CLK
clk => swd_tdl[15][0].CLK
clk => swd_tdl[15][1].CLK
clk => swd_tdl[14][0].CLK
clk => swd_tdl[14][1].CLK
clk => swd_tdl[13][0].CLK
clk => swd_tdl[13][1].CLK
clk => swd_tdl[12][0].CLK
clk => swd_tdl[12][1].CLK
clk => swd_tdl[11][0].CLK
clk => swd_tdl[11][1].CLK
clk => swd_tdl[10][0].CLK
clk => swd_tdl[10][1].CLK
clk => swd_tdl[9][0].CLK
clk => swd_tdl[9][1].CLK
clk => swd_tdl[8][0].CLK
clk => swd_tdl[8][1].CLK
clk => swd_tdl[7][0].CLK
clk => swd_tdl[7][1].CLK
clk => swd_tdl[6][0].CLK
clk => swd_tdl[6][1].CLK
clk => swd_tdl[5][0].CLK
clk => swd_tdl[5][1].CLK
clk => swd_tdl[4][0].CLK
clk => swd_tdl[4][1].CLK
clk => swd_tdl[3][0].CLK
clk => swd_tdl[3][1].CLK
clk => swd_tdl[2][0].CLK
clk => swd_tdl[2][1].CLK
clk => swd_tdl[1][0].CLK
clk => swd_tdl[1][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swa[0].ENA
global_clock_enable => swa[1].ENA
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[16][0].ENA
global_clock_enable => swa_tdl[16][1].ENA
global_clock_enable => swa_tdl[15][0].ENA
global_clock_enable => swa_tdl[15][1].ENA
global_clock_enable => swa_tdl[14][0].ENA
global_clock_enable => swa_tdl[14][1].ENA
global_clock_enable => swa_tdl[13][0].ENA
global_clock_enable => swa_tdl[13][1].ENA
global_clock_enable => swa_tdl[12][0].ENA
global_clock_enable => swa_tdl[12][1].ENA
global_clock_enable => swa_tdl[11][0].ENA
global_clock_enable => swa_tdl[11][1].ENA
global_clock_enable => swa_tdl[10][0].ENA
global_clock_enable => swa_tdl[10][1].ENA
global_clock_enable => swa_tdl[9][0].ENA
global_clock_enable => swa_tdl[9][1].ENA
global_clock_enable => swa_tdl[8][0].ENA
global_clock_enable => swa_tdl[8][1].ENA
global_clock_enable => swa_tdl[7][0].ENA
global_clock_enable => swa_tdl[7][1].ENA
global_clock_enable => swa_tdl[6][0].ENA
global_clock_enable => swa_tdl[6][1].ENA
global_clock_enable => swa_tdl[5][0].ENA
global_clock_enable => swa_tdl[5][1].ENA
global_clock_enable => swa_tdl[4][0].ENA
global_clock_enable => swa_tdl[4][1].ENA
global_clock_enable => swa_tdl[3][0].ENA
global_clock_enable => swa_tdl[3][1].ENA
global_clock_enable => swa_tdl[2][0].ENA
global_clock_enable => swa_tdl[2][1].ENA
global_clock_enable => swa_tdl[1][0].ENA
global_clock_enable => swa_tdl[1][1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[16][0].ENA
global_clock_enable => swd_tdl[16][1].ENA
global_clock_enable => swd_tdl[15][0].ENA
global_clock_enable => swd_tdl[15][1].ENA
global_clock_enable => swd_tdl[14][0].ENA
global_clock_enable => swd_tdl[14][1].ENA
global_clock_enable => swd_tdl[13][0].ENA
global_clock_enable => swd_tdl[13][1].ENA
global_clock_enable => swd_tdl[12][0].ENA
global_clock_enable => swd_tdl[12][1].ENA
global_clock_enable => swd_tdl[11][0].ENA
global_clock_enable => swd_tdl[11][1].ENA
global_clock_enable => swd_tdl[10][0].ENA
global_clock_enable => swd_tdl[10][1].ENA
global_clock_enable => swd_tdl[9][0].ENA
global_clock_enable => swd_tdl[9][1].ENA
global_clock_enable => swd_tdl[8][0].ENA
global_clock_enable => swd_tdl[8][1].ENA
global_clock_enable => swd_tdl[7][0].ENA
global_clock_enable => swd_tdl[7][1].ENA
global_clock_enable => swd_tdl[6][0].ENA
global_clock_enable => swd_tdl[6][1].ENA
global_clock_enable => swd_tdl[5][0].ENA
global_clock_enable => swd_tdl[5][1].ENA
global_clock_enable => swd_tdl[4][0].ENA
global_clock_enable => swd_tdl[4][1].ENA
global_clock_enable => swd_tdl[3][0].ENA
global_clock_enable => swd_tdl[3][1].ENA
global_clock_enable => swd_tdl[2][0].ENA
global_clock_enable => swd_tdl[2][1].ENA
global_clock_enable => swd_tdl[1][0].ENA
global_clock_enable => swd_tdl[1][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN3
k_count[0] => Mux3.IN3
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN3
k_count[1] => Mux2.IN3
k_count[2] => Add0.IN2
k_count[2] => Mux3.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux2.IN2
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN1
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
sw_data_write[0] <= swd_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_write[1] <= swd_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[0] <= swa_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[1] <= swa_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => sw_3_arr[15][0].CLK
clk => sw_3_arr[15][1].CLK
clk => sw_3_arr[15][2].CLK
clk => sw_3_arr[15][3].CLK
clk => sw_3_arr[15][4].CLK
clk => sw_3_arr[14][0].CLK
clk => sw_3_arr[14][1].CLK
clk => sw_3_arr[14][2].CLK
clk => sw_3_arr[14][3].CLK
clk => sw_3_arr[14][4].CLK
clk => sw_3_arr[13][0].CLK
clk => sw_3_arr[13][1].CLK
clk => sw_3_arr[13][2].CLK
clk => sw_3_arr[13][3].CLK
clk => sw_3_arr[13][4].CLK
clk => sw_3_arr[12][0].CLK
clk => sw_3_arr[12][1].CLK
clk => sw_3_arr[12][2].CLK
clk => sw_3_arr[12][3].CLK
clk => sw_3_arr[12][4].CLK
clk => sw_3_arr[11][0].CLK
clk => sw_3_arr[11][1].CLK
clk => sw_3_arr[11][2].CLK
clk => sw_3_arr[11][3].CLK
clk => sw_3_arr[11][4].CLK
clk => sw_3_arr[10][0].CLK
clk => sw_3_arr[10][1].CLK
clk => sw_3_arr[10][2].CLK
clk => sw_3_arr[10][3].CLK
clk => sw_3_arr[10][4].CLK
clk => sw_3_arr[9][0].CLK
clk => sw_3_arr[9][1].CLK
clk => sw_3_arr[9][2].CLK
clk => sw_3_arr[9][3].CLK
clk => sw_3_arr[9][4].CLK
clk => sw_3_arr[8][0].CLK
clk => sw_3_arr[8][1].CLK
clk => sw_3_arr[8][2].CLK
clk => sw_3_arr[8][3].CLK
clk => sw_3_arr[8][4].CLK
clk => sw_3_arr[7][0].CLK
clk => sw_3_arr[7][1].CLK
clk => sw_3_arr[7][2].CLK
clk => sw_3_arr[7][3].CLK
clk => sw_3_arr[7][4].CLK
clk => sw_3_arr[6][0].CLK
clk => sw_3_arr[6][1].CLK
clk => sw_3_arr[6][2].CLK
clk => sw_3_arr[6][3].CLK
clk => sw_3_arr[6][4].CLK
clk => sw_3_arr[5][0].CLK
clk => sw_3_arr[5][1].CLK
clk => sw_3_arr[5][2].CLK
clk => sw_3_arr[5][3].CLK
clk => sw_3_arr[5][4].CLK
clk => sw_3_arr[4][0].CLK
clk => sw_3_arr[4][1].CLK
clk => sw_3_arr[4][2].CLK
clk => sw_3_arr[4][3].CLK
clk => sw_3_arr[4][4].CLK
clk => sw_3_arr[3][0].CLK
clk => sw_3_arr[3][1].CLK
clk => sw_3_arr[3][2].CLK
clk => sw_3_arr[3][3].CLK
clk => sw_3_arr[3][4].CLK
clk => sw_3_arr[2][0].CLK
clk => sw_3_arr[2][1].CLK
clk => sw_3_arr[2][2].CLK
clk => sw_3_arr[2][3].CLK
clk => sw_3_arr[2][4].CLK
clk => sw_3_arr[1][0].CLK
clk => sw_3_arr[1][1].CLK
clk => sw_3_arr[1][2].CLK
clk => sw_3_arr[1][3].CLK
clk => sw_3_arr[1][4].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_3_arr[0][4].CLK
clk => sw_2_arr[15][0].CLK
clk => sw_2_arr[15][1].CLK
clk => sw_2_arr[15][2].CLK
clk => sw_2_arr[15][3].CLK
clk => sw_2_arr[15][4].CLK
clk => sw_2_arr[14][0].CLK
clk => sw_2_arr[14][1].CLK
clk => sw_2_arr[14][2].CLK
clk => sw_2_arr[14][3].CLK
clk => sw_2_arr[14][4].CLK
clk => sw_2_arr[13][0].CLK
clk => sw_2_arr[13][1].CLK
clk => sw_2_arr[13][2].CLK
clk => sw_2_arr[13][3].CLK
clk => sw_2_arr[13][4].CLK
clk => sw_2_arr[12][0].CLK
clk => sw_2_arr[12][1].CLK
clk => sw_2_arr[12][2].CLK
clk => sw_2_arr[12][3].CLK
clk => sw_2_arr[12][4].CLK
clk => sw_2_arr[11][0].CLK
clk => sw_2_arr[11][1].CLK
clk => sw_2_arr[11][2].CLK
clk => sw_2_arr[11][3].CLK
clk => sw_2_arr[11][4].CLK
clk => sw_2_arr[10][0].CLK
clk => sw_2_arr[10][1].CLK
clk => sw_2_arr[10][2].CLK
clk => sw_2_arr[10][3].CLK
clk => sw_2_arr[10][4].CLK
clk => sw_2_arr[9][0].CLK
clk => sw_2_arr[9][1].CLK
clk => sw_2_arr[9][2].CLK
clk => sw_2_arr[9][3].CLK
clk => sw_2_arr[9][4].CLK
clk => sw_2_arr[8][0].CLK
clk => sw_2_arr[8][1].CLK
clk => sw_2_arr[8][2].CLK
clk => sw_2_arr[8][3].CLK
clk => sw_2_arr[8][4].CLK
clk => sw_2_arr[7][0].CLK
clk => sw_2_arr[7][1].CLK
clk => sw_2_arr[7][2].CLK
clk => sw_2_arr[7][3].CLK
clk => sw_2_arr[7][4].CLK
clk => sw_2_arr[6][0].CLK
clk => sw_2_arr[6][1].CLK
clk => sw_2_arr[6][2].CLK
clk => sw_2_arr[6][3].CLK
clk => sw_2_arr[6][4].CLK
clk => sw_2_arr[5][0].CLK
clk => sw_2_arr[5][1].CLK
clk => sw_2_arr[5][2].CLK
clk => sw_2_arr[5][3].CLK
clk => sw_2_arr[5][4].CLK
clk => sw_2_arr[4][0].CLK
clk => sw_2_arr[4][1].CLK
clk => sw_2_arr[4][2].CLK
clk => sw_2_arr[4][3].CLK
clk => sw_2_arr[4][4].CLK
clk => sw_2_arr[3][0].CLK
clk => sw_2_arr[3][1].CLK
clk => sw_2_arr[3][2].CLK
clk => sw_2_arr[3][3].CLK
clk => sw_2_arr[3][4].CLK
clk => sw_2_arr[2][0].CLK
clk => sw_2_arr[2][1].CLK
clk => sw_2_arr[2][2].CLK
clk => sw_2_arr[2][3].CLK
clk => sw_2_arr[2][4].CLK
clk => sw_2_arr[1][0].CLK
clk => sw_2_arr[1][1].CLK
clk => sw_2_arr[1][2].CLK
clk => sw_2_arr[1][3].CLK
clk => sw_2_arr[1][4].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_2_arr[0][4].CLK
clk => sw_1_arr[15][0].CLK
clk => sw_1_arr[15][1].CLK
clk => sw_1_arr[15][2].CLK
clk => sw_1_arr[15][3].CLK
clk => sw_1_arr[15][4].CLK
clk => sw_1_arr[14][0].CLK
clk => sw_1_arr[14][1].CLK
clk => sw_1_arr[14][2].CLK
clk => sw_1_arr[14][3].CLK
clk => sw_1_arr[14][4].CLK
clk => sw_1_arr[13][0].CLK
clk => sw_1_arr[13][1].CLK
clk => sw_1_arr[13][2].CLK
clk => sw_1_arr[13][3].CLK
clk => sw_1_arr[13][4].CLK
clk => sw_1_arr[12][0].CLK
clk => sw_1_arr[12][1].CLK
clk => sw_1_arr[12][2].CLK
clk => sw_1_arr[12][3].CLK
clk => sw_1_arr[12][4].CLK
clk => sw_1_arr[11][0].CLK
clk => sw_1_arr[11][1].CLK
clk => sw_1_arr[11][2].CLK
clk => sw_1_arr[11][3].CLK
clk => sw_1_arr[11][4].CLK
clk => sw_1_arr[10][0].CLK
clk => sw_1_arr[10][1].CLK
clk => sw_1_arr[10][2].CLK
clk => sw_1_arr[10][3].CLK
clk => sw_1_arr[10][4].CLK
clk => sw_1_arr[9][0].CLK
clk => sw_1_arr[9][1].CLK
clk => sw_1_arr[9][2].CLK
clk => sw_1_arr[9][3].CLK
clk => sw_1_arr[9][4].CLK
clk => sw_1_arr[8][0].CLK
clk => sw_1_arr[8][1].CLK
clk => sw_1_arr[8][2].CLK
clk => sw_1_arr[8][3].CLK
clk => sw_1_arr[8][4].CLK
clk => sw_1_arr[7][0].CLK
clk => sw_1_arr[7][1].CLK
clk => sw_1_arr[7][2].CLK
clk => sw_1_arr[7][3].CLK
clk => sw_1_arr[7][4].CLK
clk => sw_1_arr[6][0].CLK
clk => sw_1_arr[6][1].CLK
clk => sw_1_arr[6][2].CLK
clk => sw_1_arr[6][3].CLK
clk => sw_1_arr[6][4].CLK
clk => sw_1_arr[5][0].CLK
clk => sw_1_arr[5][1].CLK
clk => sw_1_arr[5][2].CLK
clk => sw_1_arr[5][3].CLK
clk => sw_1_arr[5][4].CLK
clk => sw_1_arr[4][0].CLK
clk => sw_1_arr[4][1].CLK
clk => sw_1_arr[4][2].CLK
clk => sw_1_arr[4][3].CLK
clk => sw_1_arr[4][4].CLK
clk => sw_1_arr[3][0].CLK
clk => sw_1_arr[3][1].CLK
clk => sw_1_arr[3][2].CLK
clk => sw_1_arr[3][3].CLK
clk => sw_1_arr[3][4].CLK
clk => sw_1_arr[2][0].CLK
clk => sw_1_arr[2][1].CLK
clk => sw_1_arr[2][2].CLK
clk => sw_1_arr[2][3].CLK
clk => sw_1_arr[2][4].CLK
clk => sw_1_arr[1][0].CLK
clk => sw_1_arr[1][1].CLK
clk => sw_1_arr[1][2].CLK
clk => sw_1_arr[1][3].CLK
clk => sw_1_arr[1][4].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_1_arr[0][4].CLK
clk => sw_0_arr[15][0].CLK
clk => sw_0_arr[15][1].CLK
clk => sw_0_arr[15][2].CLK
clk => sw_0_arr[15][3].CLK
clk => sw_0_arr[15][4].CLK
clk => sw_0_arr[14][0].CLK
clk => sw_0_arr[14][1].CLK
clk => sw_0_arr[14][2].CLK
clk => sw_0_arr[14][3].CLK
clk => sw_0_arr[14][4].CLK
clk => sw_0_arr[13][0].CLK
clk => sw_0_arr[13][1].CLK
clk => sw_0_arr[13][2].CLK
clk => sw_0_arr[13][3].CLK
clk => sw_0_arr[13][4].CLK
clk => sw_0_arr[12][0].CLK
clk => sw_0_arr[12][1].CLK
clk => sw_0_arr[12][2].CLK
clk => sw_0_arr[12][3].CLK
clk => sw_0_arr[12][4].CLK
clk => sw_0_arr[11][0].CLK
clk => sw_0_arr[11][1].CLK
clk => sw_0_arr[11][2].CLK
clk => sw_0_arr[11][3].CLK
clk => sw_0_arr[11][4].CLK
clk => sw_0_arr[10][0].CLK
clk => sw_0_arr[10][1].CLK
clk => sw_0_arr[10][2].CLK
clk => sw_0_arr[10][3].CLK
clk => sw_0_arr[10][4].CLK
clk => sw_0_arr[9][0].CLK
clk => sw_0_arr[9][1].CLK
clk => sw_0_arr[9][2].CLK
clk => sw_0_arr[9][3].CLK
clk => sw_0_arr[9][4].CLK
clk => sw_0_arr[8][0].CLK
clk => sw_0_arr[8][1].CLK
clk => sw_0_arr[8][2].CLK
clk => sw_0_arr[8][3].CLK
clk => sw_0_arr[8][4].CLK
clk => sw_0_arr[7][0].CLK
clk => sw_0_arr[7][1].CLK
clk => sw_0_arr[7][2].CLK
clk => sw_0_arr[7][3].CLK
clk => sw_0_arr[7][4].CLK
clk => sw_0_arr[6][0].CLK
clk => sw_0_arr[6][1].CLK
clk => sw_0_arr[6][2].CLK
clk => sw_0_arr[6][3].CLK
clk => sw_0_arr[6][4].CLK
clk => sw_0_arr[5][0].CLK
clk => sw_0_arr[5][1].CLK
clk => sw_0_arr[5][2].CLK
clk => sw_0_arr[5][3].CLK
clk => sw_0_arr[5][4].CLK
clk => sw_0_arr[4][0].CLK
clk => sw_0_arr[4][1].CLK
clk => sw_0_arr[4][2].CLK
clk => sw_0_arr[4][3].CLK
clk => sw_0_arr[4][4].CLK
clk => sw_0_arr[3][0].CLK
clk => sw_0_arr[3][1].CLK
clk => sw_0_arr[3][2].CLK
clk => sw_0_arr[3][3].CLK
clk => sw_0_arr[3][4].CLK
clk => sw_0_arr[2][0].CLK
clk => sw_0_arr[2][1].CLK
clk => sw_0_arr[2][2].CLK
clk => sw_0_arr[2][3].CLK
clk => sw_0_arr[2][4].CLK
clk => sw_0_arr[1][0].CLK
clk => sw_0_arr[1][1].CLK
clk => sw_0_arr[1][2].CLK
clk => sw_0_arr[1][3].CLK
clk => sw_0_arr[1][4].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
clk => sw_0_arr[0][4].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => sw_3_arr[15][0].ENA
global_clock_enable => sw_3_arr[15][1].ENA
global_clock_enable => sw_3_arr[15][2].ENA
global_clock_enable => sw_3_arr[15][3].ENA
global_clock_enable => sw_3_arr[15][4].ENA
global_clock_enable => sw_3_arr[14][0].ENA
global_clock_enable => sw_3_arr[14][1].ENA
global_clock_enable => sw_3_arr[14][2].ENA
global_clock_enable => sw_3_arr[14][3].ENA
global_clock_enable => sw_3_arr[14][4].ENA
global_clock_enable => sw_3_arr[13][0].ENA
global_clock_enable => sw_3_arr[13][1].ENA
global_clock_enable => sw_3_arr[13][2].ENA
global_clock_enable => sw_3_arr[13][3].ENA
global_clock_enable => sw_3_arr[13][4].ENA
global_clock_enable => sw_3_arr[12][0].ENA
global_clock_enable => sw_3_arr[12][1].ENA
global_clock_enable => sw_3_arr[12][2].ENA
global_clock_enable => sw_3_arr[12][3].ENA
global_clock_enable => sw_3_arr[12][4].ENA
global_clock_enable => sw_3_arr[11][0].ENA
global_clock_enable => sw_3_arr[11][1].ENA
global_clock_enable => sw_3_arr[11][2].ENA
global_clock_enable => sw_3_arr[11][3].ENA
global_clock_enable => sw_3_arr[11][4].ENA
global_clock_enable => sw_3_arr[10][0].ENA
global_clock_enable => sw_3_arr[10][1].ENA
global_clock_enable => sw_3_arr[10][2].ENA
global_clock_enable => sw_3_arr[10][3].ENA
global_clock_enable => sw_3_arr[10][4].ENA
global_clock_enable => sw_3_arr[9][0].ENA
global_clock_enable => sw_3_arr[9][1].ENA
global_clock_enable => sw_3_arr[9][2].ENA
global_clock_enable => sw_3_arr[9][3].ENA
global_clock_enable => sw_3_arr[9][4].ENA
global_clock_enable => sw_3_arr[8][0].ENA
global_clock_enable => sw_3_arr[8][1].ENA
global_clock_enable => sw_3_arr[8][2].ENA
global_clock_enable => sw_3_arr[8][3].ENA
global_clock_enable => sw_3_arr[8][4].ENA
global_clock_enable => sw_3_arr[7][0].ENA
global_clock_enable => sw_3_arr[7][1].ENA
global_clock_enable => sw_3_arr[7][2].ENA
global_clock_enable => sw_3_arr[7][3].ENA
global_clock_enable => sw_3_arr[7][4].ENA
global_clock_enable => sw_3_arr[6][0].ENA
global_clock_enable => sw_3_arr[6][1].ENA
global_clock_enable => sw_3_arr[6][2].ENA
global_clock_enable => sw_3_arr[6][3].ENA
global_clock_enable => sw_3_arr[6][4].ENA
global_clock_enable => sw_3_arr[5][0].ENA
global_clock_enable => sw_3_arr[5][1].ENA
global_clock_enable => sw_3_arr[5][2].ENA
global_clock_enable => sw_3_arr[5][3].ENA
global_clock_enable => sw_3_arr[5][4].ENA
global_clock_enable => sw_3_arr[4][0].ENA
global_clock_enable => sw_3_arr[4][1].ENA
global_clock_enable => sw_3_arr[4][2].ENA
global_clock_enable => sw_3_arr[4][3].ENA
global_clock_enable => sw_3_arr[4][4].ENA
global_clock_enable => sw_3_arr[3][0].ENA
global_clock_enable => sw_3_arr[3][1].ENA
global_clock_enable => sw_3_arr[3][2].ENA
global_clock_enable => sw_3_arr[3][3].ENA
global_clock_enable => sw_3_arr[3][4].ENA
global_clock_enable => sw_3_arr[2][0].ENA
global_clock_enable => sw_3_arr[2][1].ENA
global_clock_enable => sw_3_arr[2][2].ENA
global_clock_enable => sw_3_arr[2][3].ENA
global_clock_enable => sw_3_arr[2][4].ENA
global_clock_enable => sw_3_arr[1][0].ENA
global_clock_enable => sw_3_arr[1][1].ENA
global_clock_enable => sw_3_arr[1][2].ENA
global_clock_enable => sw_3_arr[1][3].ENA
global_clock_enable => sw_3_arr[1][4].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_3_arr[0][4].ENA
global_clock_enable => sw_2_arr[15][0].ENA
global_clock_enable => sw_2_arr[15][1].ENA
global_clock_enable => sw_2_arr[15][2].ENA
global_clock_enable => sw_2_arr[15][3].ENA
global_clock_enable => sw_2_arr[15][4].ENA
global_clock_enable => sw_2_arr[14][0].ENA
global_clock_enable => sw_2_arr[14][1].ENA
global_clock_enable => sw_2_arr[14][2].ENA
global_clock_enable => sw_2_arr[14][3].ENA
global_clock_enable => sw_2_arr[14][4].ENA
global_clock_enable => sw_2_arr[13][0].ENA
global_clock_enable => sw_2_arr[13][1].ENA
global_clock_enable => sw_2_arr[13][2].ENA
global_clock_enable => sw_2_arr[13][3].ENA
global_clock_enable => sw_2_arr[13][4].ENA
global_clock_enable => sw_2_arr[12][0].ENA
global_clock_enable => sw_2_arr[12][1].ENA
global_clock_enable => sw_2_arr[12][2].ENA
global_clock_enable => sw_2_arr[12][3].ENA
global_clock_enable => sw_2_arr[12][4].ENA
global_clock_enable => sw_2_arr[11][0].ENA
global_clock_enable => sw_2_arr[11][1].ENA
global_clock_enable => sw_2_arr[11][2].ENA
global_clock_enable => sw_2_arr[11][3].ENA
global_clock_enable => sw_2_arr[11][4].ENA
global_clock_enable => sw_2_arr[10][0].ENA
global_clock_enable => sw_2_arr[10][1].ENA
global_clock_enable => sw_2_arr[10][2].ENA
global_clock_enable => sw_2_arr[10][3].ENA
global_clock_enable => sw_2_arr[10][4].ENA
global_clock_enable => sw_2_arr[9][0].ENA
global_clock_enable => sw_2_arr[9][1].ENA
global_clock_enable => sw_2_arr[9][2].ENA
global_clock_enable => sw_2_arr[9][3].ENA
global_clock_enable => sw_2_arr[9][4].ENA
global_clock_enable => sw_2_arr[8][0].ENA
global_clock_enable => sw_2_arr[8][1].ENA
global_clock_enable => sw_2_arr[8][2].ENA
global_clock_enable => sw_2_arr[8][3].ENA
global_clock_enable => sw_2_arr[8][4].ENA
global_clock_enable => sw_2_arr[7][0].ENA
global_clock_enable => sw_2_arr[7][1].ENA
global_clock_enable => sw_2_arr[7][2].ENA
global_clock_enable => sw_2_arr[7][3].ENA
global_clock_enable => sw_2_arr[7][4].ENA
global_clock_enable => sw_2_arr[6][0].ENA
global_clock_enable => sw_2_arr[6][1].ENA
global_clock_enable => sw_2_arr[6][2].ENA
global_clock_enable => sw_2_arr[6][3].ENA
global_clock_enable => sw_2_arr[6][4].ENA
global_clock_enable => sw_2_arr[5][0].ENA
global_clock_enable => sw_2_arr[5][1].ENA
global_clock_enable => sw_2_arr[5][2].ENA
global_clock_enable => sw_2_arr[5][3].ENA
global_clock_enable => sw_2_arr[5][4].ENA
global_clock_enable => sw_2_arr[4][0].ENA
global_clock_enable => sw_2_arr[4][1].ENA
global_clock_enable => sw_2_arr[4][2].ENA
global_clock_enable => sw_2_arr[4][3].ENA
global_clock_enable => sw_2_arr[4][4].ENA
global_clock_enable => sw_2_arr[3][0].ENA
global_clock_enable => sw_2_arr[3][1].ENA
global_clock_enable => sw_2_arr[3][2].ENA
global_clock_enable => sw_2_arr[3][3].ENA
global_clock_enable => sw_2_arr[3][4].ENA
global_clock_enable => sw_2_arr[2][0].ENA
global_clock_enable => sw_2_arr[2][1].ENA
global_clock_enable => sw_2_arr[2][2].ENA
global_clock_enable => sw_2_arr[2][3].ENA
global_clock_enable => sw_2_arr[2][4].ENA
global_clock_enable => sw_2_arr[1][0].ENA
global_clock_enable => sw_2_arr[1][1].ENA
global_clock_enable => sw_2_arr[1][2].ENA
global_clock_enable => sw_2_arr[1][3].ENA
global_clock_enable => sw_2_arr[1][4].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_2_arr[0][4].ENA
global_clock_enable => sw_1_arr[15][0].ENA
global_clock_enable => sw_1_arr[15][1].ENA
global_clock_enable => sw_1_arr[15][2].ENA
global_clock_enable => sw_1_arr[15][3].ENA
global_clock_enable => sw_1_arr[15][4].ENA
global_clock_enable => sw_1_arr[14][0].ENA
global_clock_enable => sw_1_arr[14][1].ENA
global_clock_enable => sw_1_arr[14][2].ENA
global_clock_enable => sw_1_arr[14][3].ENA
global_clock_enable => sw_1_arr[14][4].ENA
global_clock_enable => sw_1_arr[13][0].ENA
global_clock_enable => sw_1_arr[13][1].ENA
global_clock_enable => sw_1_arr[13][2].ENA
global_clock_enable => sw_1_arr[13][3].ENA
global_clock_enable => sw_1_arr[13][4].ENA
global_clock_enable => sw_1_arr[12][0].ENA
global_clock_enable => sw_1_arr[12][1].ENA
global_clock_enable => sw_1_arr[12][2].ENA
global_clock_enable => sw_1_arr[12][3].ENA
global_clock_enable => sw_1_arr[12][4].ENA
global_clock_enable => sw_1_arr[11][0].ENA
global_clock_enable => sw_1_arr[11][1].ENA
global_clock_enable => sw_1_arr[11][2].ENA
global_clock_enable => sw_1_arr[11][3].ENA
global_clock_enable => sw_1_arr[11][4].ENA
global_clock_enable => sw_1_arr[10][0].ENA
global_clock_enable => sw_1_arr[10][1].ENA
global_clock_enable => sw_1_arr[10][2].ENA
global_clock_enable => sw_1_arr[10][3].ENA
global_clock_enable => sw_1_arr[10][4].ENA
global_clock_enable => sw_1_arr[9][0].ENA
global_clock_enable => sw_1_arr[9][1].ENA
global_clock_enable => sw_1_arr[9][2].ENA
global_clock_enable => sw_1_arr[9][3].ENA
global_clock_enable => sw_1_arr[9][4].ENA
global_clock_enable => sw_1_arr[8][0].ENA
global_clock_enable => sw_1_arr[8][1].ENA
global_clock_enable => sw_1_arr[8][2].ENA
global_clock_enable => sw_1_arr[8][3].ENA
global_clock_enable => sw_1_arr[8][4].ENA
global_clock_enable => sw_1_arr[7][0].ENA
global_clock_enable => sw_1_arr[7][1].ENA
global_clock_enable => sw_1_arr[7][2].ENA
global_clock_enable => sw_1_arr[7][3].ENA
global_clock_enable => sw_1_arr[7][4].ENA
global_clock_enable => sw_1_arr[6][0].ENA
global_clock_enable => sw_1_arr[6][1].ENA
global_clock_enable => sw_1_arr[6][2].ENA
global_clock_enable => sw_1_arr[6][3].ENA
global_clock_enable => sw_1_arr[6][4].ENA
global_clock_enable => sw_1_arr[5][0].ENA
global_clock_enable => sw_1_arr[5][1].ENA
global_clock_enable => sw_1_arr[5][2].ENA
global_clock_enable => sw_1_arr[5][3].ENA
global_clock_enable => sw_1_arr[5][4].ENA
global_clock_enable => sw_1_arr[4][0].ENA
global_clock_enable => sw_1_arr[4][1].ENA
global_clock_enable => sw_1_arr[4][2].ENA
global_clock_enable => sw_1_arr[4][3].ENA
global_clock_enable => sw_1_arr[4][4].ENA
global_clock_enable => sw_1_arr[3][0].ENA
global_clock_enable => sw_1_arr[3][1].ENA
global_clock_enable => sw_1_arr[3][2].ENA
global_clock_enable => sw_1_arr[3][3].ENA
global_clock_enable => sw_1_arr[3][4].ENA
global_clock_enable => sw_1_arr[2][0].ENA
global_clock_enable => sw_1_arr[2][1].ENA
global_clock_enable => sw_1_arr[2][2].ENA
global_clock_enable => sw_1_arr[2][3].ENA
global_clock_enable => sw_1_arr[2][4].ENA
global_clock_enable => sw_1_arr[1][0].ENA
global_clock_enable => sw_1_arr[1][1].ENA
global_clock_enable => sw_1_arr[1][2].ENA
global_clock_enable => sw_1_arr[1][3].ENA
global_clock_enable => sw_1_arr[1][4].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_1_arr[0][4].ENA
global_clock_enable => sw_0_arr[15][0].ENA
global_clock_enable => sw_0_arr[15][1].ENA
global_clock_enable => sw_0_arr[15][2].ENA
global_clock_enable => sw_0_arr[15][3].ENA
global_clock_enable => sw_0_arr[15][4].ENA
global_clock_enable => sw_0_arr[14][0].ENA
global_clock_enable => sw_0_arr[14][1].ENA
global_clock_enable => sw_0_arr[14][2].ENA
global_clock_enable => sw_0_arr[14][3].ENA
global_clock_enable => sw_0_arr[14][4].ENA
global_clock_enable => sw_0_arr[13][0].ENA
global_clock_enable => sw_0_arr[13][1].ENA
global_clock_enable => sw_0_arr[13][2].ENA
global_clock_enable => sw_0_arr[13][3].ENA
global_clock_enable => sw_0_arr[13][4].ENA
global_clock_enable => sw_0_arr[12][0].ENA
global_clock_enable => sw_0_arr[12][1].ENA
global_clock_enable => sw_0_arr[12][2].ENA
global_clock_enable => sw_0_arr[12][3].ENA
global_clock_enable => sw_0_arr[12][4].ENA
global_clock_enable => sw_0_arr[11][0].ENA
global_clock_enable => sw_0_arr[11][1].ENA
global_clock_enable => sw_0_arr[11][2].ENA
global_clock_enable => sw_0_arr[11][3].ENA
global_clock_enable => sw_0_arr[11][4].ENA
global_clock_enable => sw_0_arr[10][0].ENA
global_clock_enable => sw_0_arr[10][1].ENA
global_clock_enable => sw_0_arr[10][2].ENA
global_clock_enable => sw_0_arr[10][3].ENA
global_clock_enable => sw_0_arr[10][4].ENA
global_clock_enable => sw_0_arr[9][0].ENA
global_clock_enable => sw_0_arr[9][1].ENA
global_clock_enable => sw_0_arr[9][2].ENA
global_clock_enable => sw_0_arr[9][3].ENA
global_clock_enable => sw_0_arr[9][4].ENA
global_clock_enable => sw_0_arr[8][0].ENA
global_clock_enable => sw_0_arr[8][1].ENA
global_clock_enable => sw_0_arr[8][2].ENA
global_clock_enable => sw_0_arr[8][3].ENA
global_clock_enable => sw_0_arr[8][4].ENA
global_clock_enable => sw_0_arr[7][0].ENA
global_clock_enable => sw_0_arr[7][1].ENA
global_clock_enable => sw_0_arr[7][2].ENA
global_clock_enable => sw_0_arr[7][3].ENA
global_clock_enable => sw_0_arr[7][4].ENA
global_clock_enable => sw_0_arr[6][0].ENA
global_clock_enable => sw_0_arr[6][1].ENA
global_clock_enable => sw_0_arr[6][2].ENA
global_clock_enable => sw_0_arr[6][3].ENA
global_clock_enable => sw_0_arr[6][4].ENA
global_clock_enable => sw_0_arr[5][0].ENA
global_clock_enable => sw_0_arr[5][1].ENA
global_clock_enable => sw_0_arr[5][2].ENA
global_clock_enable => sw_0_arr[5][3].ENA
global_clock_enable => sw_0_arr[5][4].ENA
global_clock_enable => sw_0_arr[4][0].ENA
global_clock_enable => sw_0_arr[4][1].ENA
global_clock_enable => sw_0_arr[4][2].ENA
global_clock_enable => sw_0_arr[4][3].ENA
global_clock_enable => sw_0_arr[4][4].ENA
global_clock_enable => sw_0_arr[3][0].ENA
global_clock_enable => sw_0_arr[3][1].ENA
global_clock_enable => sw_0_arr[3][2].ENA
global_clock_enable => sw_0_arr[3][3].ENA
global_clock_enable => sw_0_arr[3][4].ENA
global_clock_enable => sw_0_arr[2][0].ENA
global_clock_enable => sw_0_arr[2][1].ENA
global_clock_enable => sw_0_arr[2][2].ENA
global_clock_enable => sw_0_arr[2][3].ENA
global_clock_enable => sw_0_arr[2][4].ENA
global_clock_enable => sw_0_arr[1][0].ENA
global_clock_enable => sw_0_arr[1][1].ENA
global_clock_enable => sw_0_arr[1][2].ENA
global_clock_enable => sw_0_arr[1][3].ENA
global_clock_enable => sw_0_arr[1][4].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
global_clock_enable => sw_0_arr[0][4].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_0_in[4] => sw_0_arr[0][4].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_1_in[4] => sw_1_arr[0][4].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_2_in[4] => sw_2_arr[0][4].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
sw_3_in[4] => sw_3_arr[0][4].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][1][8].ENA
global_clock_enable => reg_no_twiddle[6][1][9].ENA
global_clock_enable => reg_no_twiddle[6][1][10].ENA
global_clock_enable => reg_no_twiddle[6][1][11].ENA
global_clock_enable => reg_no_twiddle[6][1][12].ENA
global_clock_enable => reg_no_twiddle[6][1][13].ENA
global_clock_enable => reg_no_twiddle[6][1][14].ENA
global_clock_enable => reg_no_twiddle[6][1][15].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[6][0][8].ENA
global_clock_enable => reg_no_twiddle[6][0][9].ENA
global_clock_enable => reg_no_twiddle[6][0][10].ENA
global_clock_enable => reg_no_twiddle[6][0][11].ENA
global_clock_enable => reg_no_twiddle[6][0][12].ENA
global_clock_enable => reg_no_twiddle[6][0][13].ENA
global_clock_enable => reg_no_twiddle[6][0][14].ENA
global_clock_enable => reg_no_twiddle[6][0][15].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][1][8].ENA
global_clock_enable => reg_no_twiddle[5][1][9].ENA
global_clock_enable => reg_no_twiddle[5][1][10].ENA
global_clock_enable => reg_no_twiddle[5][1][11].ENA
global_clock_enable => reg_no_twiddle[5][1][12].ENA
global_clock_enable => reg_no_twiddle[5][1][13].ENA
global_clock_enable => reg_no_twiddle[5][1][14].ENA
global_clock_enable => reg_no_twiddle[5][1][15].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[5][0][8].ENA
global_clock_enable => reg_no_twiddle[5][0][9].ENA
global_clock_enable => reg_no_twiddle[5][0][10].ENA
global_clock_enable => reg_no_twiddle[5][0][11].ENA
global_clock_enable => reg_no_twiddle[5][0][12].ENA
global_clock_enable => reg_no_twiddle[5][0][13].ENA
global_clock_enable => reg_no_twiddle[5][0][14].ENA
global_clock_enable => reg_no_twiddle[5][0][15].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][1][8].ENA
global_clock_enable => reg_no_twiddle[4][1][9].ENA
global_clock_enable => reg_no_twiddle[4][1][10].ENA
global_clock_enable => reg_no_twiddle[4][1][11].ENA
global_clock_enable => reg_no_twiddle[4][1][12].ENA
global_clock_enable => reg_no_twiddle[4][1][13].ENA
global_clock_enable => reg_no_twiddle[4][1][14].ENA
global_clock_enable => reg_no_twiddle[4][1][15].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[4][0][8].ENA
global_clock_enable => reg_no_twiddle[4][0][9].ENA
global_clock_enable => reg_no_twiddle[4][0][10].ENA
global_clock_enable => reg_no_twiddle[4][0][11].ENA
global_clock_enable => reg_no_twiddle[4][0][12].ENA
global_clock_enable => reg_no_twiddle[4][0][13].ENA
global_clock_enable => reg_no_twiddle[4][0][14].ENA
global_clock_enable => reg_no_twiddle[4][0][15].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][1][8].ENA
global_clock_enable => reg_no_twiddle[3][1][9].ENA
global_clock_enable => reg_no_twiddle[3][1][10].ENA
global_clock_enable => reg_no_twiddle[3][1][11].ENA
global_clock_enable => reg_no_twiddle[3][1][12].ENA
global_clock_enable => reg_no_twiddle[3][1][13].ENA
global_clock_enable => reg_no_twiddle[3][1][14].ENA
global_clock_enable => reg_no_twiddle[3][1][15].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[3][0][8].ENA
global_clock_enable => reg_no_twiddle[3][0][9].ENA
global_clock_enable => reg_no_twiddle[3][0][10].ENA
global_clock_enable => reg_no_twiddle[3][0][11].ENA
global_clock_enable => reg_no_twiddle[3][0][12].ENA
global_clock_enable => reg_no_twiddle[3][0][13].ENA
global_clock_enable => reg_no_twiddle[3][0][14].ENA
global_clock_enable => reg_no_twiddle[3][0][15].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][1][8].ENA
global_clock_enable => reg_no_twiddle[2][1][9].ENA
global_clock_enable => reg_no_twiddle[2][1][10].ENA
global_clock_enable => reg_no_twiddle[2][1][11].ENA
global_clock_enable => reg_no_twiddle[2][1][12].ENA
global_clock_enable => reg_no_twiddle[2][1][13].ENA
global_clock_enable => reg_no_twiddle[2][1][14].ENA
global_clock_enable => reg_no_twiddle[2][1][15].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[2][0][8].ENA
global_clock_enable => reg_no_twiddle[2][0][9].ENA
global_clock_enable => reg_no_twiddle[2][0][10].ENA
global_clock_enable => reg_no_twiddle[2][0][11].ENA
global_clock_enable => reg_no_twiddle[2][0][12].ENA
global_clock_enable => reg_no_twiddle[2][0][13].ENA
global_clock_enable => reg_no_twiddle[2][0][14].ENA
global_clock_enable => reg_no_twiddle[2][0][15].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][1][8].ENA
global_clock_enable => reg_no_twiddle[1][1][9].ENA
global_clock_enable => reg_no_twiddle[1][1][10].ENA
global_clock_enable => reg_no_twiddle[1][1][11].ENA
global_clock_enable => reg_no_twiddle[1][1][12].ENA
global_clock_enable => reg_no_twiddle[1][1][13].ENA
global_clock_enable => reg_no_twiddle[1][1][14].ENA
global_clock_enable => reg_no_twiddle[1][1][15].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[1][0][8].ENA
global_clock_enable => reg_no_twiddle[1][0][9].ENA
global_clock_enable => reg_no_twiddle[1][0][10].ENA
global_clock_enable => reg_no_twiddle[1][0][11].ENA
global_clock_enable => reg_no_twiddle[1][0][12].ENA
global_clock_enable => reg_no_twiddle[1][0][13].ENA
global_clock_enable => reg_no_twiddle[1][0][14].ENA
global_clock_enable => reg_no_twiddle[1][0][15].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][1][8].ENA
global_clock_enable => reg_no_twiddle[0][1][9].ENA
global_clock_enable => reg_no_twiddle[0][1][10].ENA
global_clock_enable => reg_no_twiddle[0][1][11].ENA
global_clock_enable => reg_no_twiddle[0][1][12].ENA
global_clock_enable => reg_no_twiddle[0][1][13].ENA
global_clock_enable => reg_no_twiddle[0][1][14].ENA
global_clock_enable => reg_no_twiddle[0][1][15].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => reg_no_twiddle[0][0][8].ENA
global_clock_enable => reg_no_twiddle[0][0][9].ENA
global_clock_enable => reg_no_twiddle[0][0][10].ENA
global_clock_enable => reg_no_twiddle[0][0][11].ENA
global_clock_enable => reg_no_twiddle[0][0][12].ENA
global_clock_enable => reg_no_twiddle[0][0][13].ENA
global_clock_enable => reg_no_twiddle[0][0][14].ENA
global_clock_enable => reg_no_twiddle[0][0][15].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][1][10].ENA
global_clock_enable => butterfly_st2[3][1][11].ENA
global_clock_enable => butterfly_st2[3][1][12].ENA
global_clock_enable => butterfly_st2[3][1][13].ENA
global_clock_enable => butterfly_st2[3][1][14].ENA
global_clock_enable => butterfly_st2[3][1][15].ENA
global_clock_enable => butterfly_st2[3][1][16].ENA
global_clock_enable => butterfly_st2[3][1][17].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[3][0][10].ENA
global_clock_enable => butterfly_st2[3][0][11].ENA
global_clock_enable => butterfly_st2[3][0][12].ENA
global_clock_enable => butterfly_st2[3][0][13].ENA
global_clock_enable => butterfly_st2[3][0][14].ENA
global_clock_enable => butterfly_st2[3][0][15].ENA
global_clock_enable => butterfly_st2[3][0][16].ENA
global_clock_enable => butterfly_st2[3][0][17].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][1][10].ENA
global_clock_enable => butterfly_st2[2][1][11].ENA
global_clock_enable => butterfly_st2[2][1][12].ENA
global_clock_enable => butterfly_st2[2][1][13].ENA
global_clock_enable => butterfly_st2[2][1][14].ENA
global_clock_enable => butterfly_st2[2][1][15].ENA
global_clock_enable => butterfly_st2[2][1][16].ENA
global_clock_enable => butterfly_st2[2][1][17].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[2][0][10].ENA
global_clock_enable => butterfly_st2[2][0][11].ENA
global_clock_enable => butterfly_st2[2][0][12].ENA
global_clock_enable => butterfly_st2[2][0][13].ENA
global_clock_enable => butterfly_st2[2][0][14].ENA
global_clock_enable => butterfly_st2[2][0][15].ENA
global_clock_enable => butterfly_st2[2][0][16].ENA
global_clock_enable => butterfly_st2[2][0][17].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][1][10].ENA
global_clock_enable => butterfly_st2[1][1][11].ENA
global_clock_enable => butterfly_st2[1][1][12].ENA
global_clock_enable => butterfly_st2[1][1][13].ENA
global_clock_enable => butterfly_st2[1][1][14].ENA
global_clock_enable => butterfly_st2[1][1][15].ENA
global_clock_enable => butterfly_st2[1][1][16].ENA
global_clock_enable => butterfly_st2[1][1][17].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[1][0][10].ENA
global_clock_enable => butterfly_st2[1][0][11].ENA
global_clock_enable => butterfly_st2[1][0][12].ENA
global_clock_enable => butterfly_st2[1][0][13].ENA
global_clock_enable => butterfly_st2[1][0][14].ENA
global_clock_enable => butterfly_st2[1][0][15].ENA
global_clock_enable => butterfly_st2[1][0][16].ENA
global_clock_enable => butterfly_st2[1][0][17].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][1][10].ENA
global_clock_enable => butterfly_st2[0][1][11].ENA
global_clock_enable => butterfly_st2[0][1][12].ENA
global_clock_enable => butterfly_st2[0][1][13].ENA
global_clock_enable => butterfly_st2[0][1][14].ENA
global_clock_enable => butterfly_st2[0][1][15].ENA
global_clock_enable => butterfly_st2[0][1][16].ENA
global_clock_enable => butterfly_st2[0][1][17].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st2[0][0][10].ENA
global_clock_enable => butterfly_st2[0][0][11].ENA
global_clock_enable => butterfly_st2[0][0][12].ENA
global_clock_enable => butterfly_st2[0][0][13].ENA
global_clock_enable => butterfly_st2[0][0][14].ENA
global_clock_enable => butterfly_st2[0][0][15].ENA
global_clock_enable => butterfly_st2[0][0][16].ENA
global_clock_enable => butterfly_st2[0][0][17].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][1][12].ENA
global_clock_enable => butterfly_st1[3][1][13].ENA
global_clock_enable => butterfly_st1[3][1][14].ENA
global_clock_enable => butterfly_st1[3][1][15].ENA
global_clock_enable => butterfly_st1[3][1][16].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[3][0][12].ENA
global_clock_enable => butterfly_st1[3][0][13].ENA
global_clock_enable => butterfly_st1[3][0][14].ENA
global_clock_enable => butterfly_st1[3][0][15].ENA
global_clock_enable => butterfly_st1[3][0][16].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][1][12].ENA
global_clock_enable => butterfly_st1[2][1][13].ENA
global_clock_enable => butterfly_st1[2][1][14].ENA
global_clock_enable => butterfly_st1[2][1][15].ENA
global_clock_enable => butterfly_st1[2][1][16].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[2][0][12].ENA
global_clock_enable => butterfly_st1[2][0][13].ENA
global_clock_enable => butterfly_st1[2][0][14].ENA
global_clock_enable => butterfly_st1[2][0][15].ENA
global_clock_enable => butterfly_st1[2][0][16].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][1][12].ENA
global_clock_enable => butterfly_st1[1][1][13].ENA
global_clock_enable => butterfly_st1[1][1][14].ENA
global_clock_enable => butterfly_st1[1][1][15].ENA
global_clock_enable => butterfly_st1[1][1][16].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[1][0][12].ENA
global_clock_enable => butterfly_st1[1][0][13].ENA
global_clock_enable => butterfly_st1[1][0][14].ENA
global_clock_enable => butterfly_st1[1][0][15].ENA
global_clock_enable => butterfly_st1[1][0][16].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][1][12].ENA
global_clock_enable => butterfly_st1[0][1][13].ENA
global_clock_enable => butterfly_st1[0][1][14].ENA
global_clock_enable => butterfly_st1[0][1][15].ENA
global_clock_enable => butterfly_st1[0][1][16].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => butterfly_st1[0][0][12].ENA
global_clock_enable => butterfly_st1[0][0][13].ENA
global_clock_enable => butterfly_st1[0][0][14].ENA
global_clock_enable => butterfly_st1[0][0][15].ENA
global_clock_enable => butterfly_st1[0][0][16].ENA
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][1][8].CLK
clk => reg_no_twiddle[6][1][9].CLK
clk => reg_no_twiddle[6][1][10].CLK
clk => reg_no_twiddle[6][1][11].CLK
clk => reg_no_twiddle[6][1][12].CLK
clk => reg_no_twiddle[6][1][13].CLK
clk => reg_no_twiddle[6][1][14].CLK
clk => reg_no_twiddle[6][1][15].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[6][0][8].CLK
clk => reg_no_twiddle[6][0][9].CLK
clk => reg_no_twiddle[6][0][10].CLK
clk => reg_no_twiddle[6][0][11].CLK
clk => reg_no_twiddle[6][0][12].CLK
clk => reg_no_twiddle[6][0][13].CLK
clk => reg_no_twiddle[6][0][14].CLK
clk => reg_no_twiddle[6][0][15].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][1][8].CLK
clk => reg_no_twiddle[5][1][9].CLK
clk => reg_no_twiddle[5][1][10].CLK
clk => reg_no_twiddle[5][1][11].CLK
clk => reg_no_twiddle[5][1][12].CLK
clk => reg_no_twiddle[5][1][13].CLK
clk => reg_no_twiddle[5][1][14].CLK
clk => reg_no_twiddle[5][1][15].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[5][0][8].CLK
clk => reg_no_twiddle[5][0][9].CLK
clk => reg_no_twiddle[5][0][10].CLK
clk => reg_no_twiddle[5][0][11].CLK
clk => reg_no_twiddle[5][0][12].CLK
clk => reg_no_twiddle[5][0][13].CLK
clk => reg_no_twiddle[5][0][14].CLK
clk => reg_no_twiddle[5][0][15].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][1][8].CLK
clk => reg_no_twiddle[4][1][9].CLK
clk => reg_no_twiddle[4][1][10].CLK
clk => reg_no_twiddle[4][1][11].CLK
clk => reg_no_twiddle[4][1][12].CLK
clk => reg_no_twiddle[4][1][13].CLK
clk => reg_no_twiddle[4][1][14].CLK
clk => reg_no_twiddle[4][1][15].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[4][0][8].CLK
clk => reg_no_twiddle[4][0][9].CLK
clk => reg_no_twiddle[4][0][10].CLK
clk => reg_no_twiddle[4][0][11].CLK
clk => reg_no_twiddle[4][0][12].CLK
clk => reg_no_twiddle[4][0][13].CLK
clk => reg_no_twiddle[4][0][14].CLK
clk => reg_no_twiddle[4][0][15].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][1][8].CLK
clk => reg_no_twiddle[3][1][9].CLK
clk => reg_no_twiddle[3][1][10].CLK
clk => reg_no_twiddle[3][1][11].CLK
clk => reg_no_twiddle[3][1][12].CLK
clk => reg_no_twiddle[3][1][13].CLK
clk => reg_no_twiddle[3][1][14].CLK
clk => reg_no_twiddle[3][1][15].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[3][0][8].CLK
clk => reg_no_twiddle[3][0][9].CLK
clk => reg_no_twiddle[3][0][10].CLK
clk => reg_no_twiddle[3][0][11].CLK
clk => reg_no_twiddle[3][0][12].CLK
clk => reg_no_twiddle[3][0][13].CLK
clk => reg_no_twiddle[3][0][14].CLK
clk => reg_no_twiddle[3][0][15].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][1][8].CLK
clk => reg_no_twiddle[2][1][9].CLK
clk => reg_no_twiddle[2][1][10].CLK
clk => reg_no_twiddle[2][1][11].CLK
clk => reg_no_twiddle[2][1][12].CLK
clk => reg_no_twiddle[2][1][13].CLK
clk => reg_no_twiddle[2][1][14].CLK
clk => reg_no_twiddle[2][1][15].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[2][0][8].CLK
clk => reg_no_twiddle[2][0][9].CLK
clk => reg_no_twiddle[2][0][10].CLK
clk => reg_no_twiddle[2][0][11].CLK
clk => reg_no_twiddle[2][0][12].CLK
clk => reg_no_twiddle[2][0][13].CLK
clk => reg_no_twiddle[2][0][14].CLK
clk => reg_no_twiddle[2][0][15].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][1][8].CLK
clk => reg_no_twiddle[1][1][9].CLK
clk => reg_no_twiddle[1][1][10].CLK
clk => reg_no_twiddle[1][1][11].CLK
clk => reg_no_twiddle[1][1][12].CLK
clk => reg_no_twiddle[1][1][13].CLK
clk => reg_no_twiddle[1][1][14].CLK
clk => reg_no_twiddle[1][1][15].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[1][0][8].CLK
clk => reg_no_twiddle[1][0][9].CLK
clk => reg_no_twiddle[1][0][10].CLK
clk => reg_no_twiddle[1][0][11].CLK
clk => reg_no_twiddle[1][0][12].CLK
clk => reg_no_twiddle[1][0][13].CLK
clk => reg_no_twiddle[1][0][14].CLK
clk => reg_no_twiddle[1][0][15].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][1][8].CLK
clk => reg_no_twiddle[0][1][9].CLK
clk => reg_no_twiddle[0][1][10].CLK
clk => reg_no_twiddle[0][1][11].CLK
clk => reg_no_twiddle[0][1][12].CLK
clk => reg_no_twiddle[0][1][13].CLK
clk => reg_no_twiddle[0][1][14].CLK
clk => reg_no_twiddle[0][1][15].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => reg_no_twiddle[0][0][8].CLK
clk => reg_no_twiddle[0][0][9].CLK
clk => reg_no_twiddle[0][0][10].CLK
clk => reg_no_twiddle[0][0][11].CLK
clk => reg_no_twiddle[0][0][12].CLK
clk => reg_no_twiddle[0][0][13].CLK
clk => reg_no_twiddle[0][0][14].CLK
clk => reg_no_twiddle[0][0][15].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][1][10].CLK
clk => butterfly_st2[3][1][11].CLK
clk => butterfly_st2[3][1][12].CLK
clk => butterfly_st2[3][1][13].CLK
clk => butterfly_st2[3][1][14].CLK
clk => butterfly_st2[3][1][15].CLK
clk => butterfly_st2[3][1][16].CLK
clk => butterfly_st2[3][1][17].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[3][0][10].CLK
clk => butterfly_st2[3][0][11].CLK
clk => butterfly_st2[3][0][12].CLK
clk => butterfly_st2[3][0][13].CLK
clk => butterfly_st2[3][0][14].CLK
clk => butterfly_st2[3][0][15].CLK
clk => butterfly_st2[3][0][16].CLK
clk => butterfly_st2[3][0][17].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][1][10].CLK
clk => butterfly_st2[2][1][11].CLK
clk => butterfly_st2[2][1][12].CLK
clk => butterfly_st2[2][1][13].CLK
clk => butterfly_st2[2][1][14].CLK
clk => butterfly_st2[2][1][15].CLK
clk => butterfly_st2[2][1][16].CLK
clk => butterfly_st2[2][1][17].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[2][0][10].CLK
clk => butterfly_st2[2][0][11].CLK
clk => butterfly_st2[2][0][12].CLK
clk => butterfly_st2[2][0][13].CLK
clk => butterfly_st2[2][0][14].CLK
clk => butterfly_st2[2][0][15].CLK
clk => butterfly_st2[2][0][16].CLK
clk => butterfly_st2[2][0][17].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][1][10].CLK
clk => butterfly_st2[1][1][11].CLK
clk => butterfly_st2[1][1][12].CLK
clk => butterfly_st2[1][1][13].CLK
clk => butterfly_st2[1][1][14].CLK
clk => butterfly_st2[1][1][15].CLK
clk => butterfly_st2[1][1][16].CLK
clk => butterfly_st2[1][1][17].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[1][0][10].CLK
clk => butterfly_st2[1][0][11].CLK
clk => butterfly_st2[1][0][12].CLK
clk => butterfly_st2[1][0][13].CLK
clk => butterfly_st2[1][0][14].CLK
clk => butterfly_st2[1][0][15].CLK
clk => butterfly_st2[1][0][16].CLK
clk => butterfly_st2[1][0][17].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][1][10].CLK
clk => butterfly_st2[0][1][11].CLK
clk => butterfly_st2[0][1][12].CLK
clk => butterfly_st2[0][1][13].CLK
clk => butterfly_st2[0][1][14].CLK
clk => butterfly_st2[0][1][15].CLK
clk => butterfly_st2[0][1][16].CLK
clk => butterfly_st2[0][1][17].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st2[0][0][10].CLK
clk => butterfly_st2[0][0][11].CLK
clk => butterfly_st2[0][0][12].CLK
clk => butterfly_st2[0][0][13].CLK
clk => butterfly_st2[0][0][14].CLK
clk => butterfly_st2[0][0][15].CLK
clk => butterfly_st2[0][0][16].CLK
clk => butterfly_st2[0][0][17].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][1][12].CLK
clk => butterfly_st1[3][1][13].CLK
clk => butterfly_st1[3][1][14].CLK
clk => butterfly_st1[3][1][15].CLK
clk => butterfly_st1[3][1][16].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[3][0][12].CLK
clk => butterfly_st1[3][0][13].CLK
clk => butterfly_st1[3][0][14].CLK
clk => butterfly_st1[3][0][15].CLK
clk => butterfly_st1[3][0][16].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][1][12].CLK
clk => butterfly_st1[2][1][13].CLK
clk => butterfly_st1[2][1][14].CLK
clk => butterfly_st1[2][1][15].CLK
clk => butterfly_st1[2][1][16].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[2][0][12].CLK
clk => butterfly_st1[2][0][13].CLK
clk => butterfly_st1[2][0][14].CLK
clk => butterfly_st1[2][0][15].CLK
clk => butterfly_st1[2][0][16].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][1][12].CLK
clk => butterfly_st1[1][1][13].CLK
clk => butterfly_st1[1][1][14].CLK
clk => butterfly_st1[1][1][15].CLK
clk => butterfly_st1[1][1][16].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[1][0][12].CLK
clk => butterfly_st1[1][0][13].CLK
clk => butterfly_st1[1][0][14].CLK
clk => butterfly_st1[1][0][15].CLK
clk => butterfly_st1[1][0][16].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][1][12].CLK
clk => butterfly_st1[0][1][13].CLK
clk => butterfly_st1[0][1][14].CLK
clk => butterfly_st1[0][1][15].CLK
clk => butterfly_st1[0][1][16].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => butterfly_st1[0][0][12].CLK
clk => butterfly_st1[0][0][13].CLK
clk => butterfly_st1[0][0][14].CLK
clk => butterfly_st1[0][0][15].CLK
clk => butterfly_st1[0][0][16].CLK
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_tdl_bit_fft_131:gen_disc:delay_next_pass.clk
clk => asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.clk
clk => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.clk
clk => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.clk
clk => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.clk
clk => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.clk
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround_fft_131:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.reset
reset => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.reset
reset => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.reset
reset => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.reset
next_pass => asj_fft_tdl_bit_fft_131:gen_disc:delay_next_pass.data_in
next_pass => asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.next_pass
next_blk => asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.next_blk
blk_done => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.bfp_factor[2]
data_1_real_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[7]
data_1_real_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[8]
data_1_real_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[9]
data_1_real_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[10]
data_1_real_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[11]
data_1_real_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[12]
data_1_real_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[13]
data_1_real_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[14]
data_1_real_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_0_in[15]
data_2_real_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[7]
data_2_real_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[8]
data_2_real_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[9]
data_2_real_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[10]
data_2_real_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[11]
data_2_real_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[12]
data_2_real_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[13]
data_2_real_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[14]
data_2_real_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_1_in[15]
data_3_real_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[7]
data_3_real_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[8]
data_3_real_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[9]
data_3_real_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[10]
data_3_real_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[11]
data_3_real_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[12]
data_3_real_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[13]
data_3_real_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[14]
data_3_real_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_2_in[15]
data_4_real_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[7]
data_4_real_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[8]
data_4_real_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[9]
data_4_real_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[10]
data_4_real_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[11]
data_4_real_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[12]
data_4_real_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[13]
data_4_real_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[14]
data_4_real_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.real_bfp_3_in[15]
data_1_imag_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[7]
data_1_imag_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[8]
data_1_imag_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[9]
data_1_imag_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[10]
data_1_imag_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[11]
data_1_imag_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[12]
data_1_imag_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[13]
data_1_imag_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[14]
data_1_imag_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_0_in[15]
data_2_imag_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[7]
data_2_imag_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[8]
data_2_imag_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[9]
data_2_imag_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[10]
data_2_imag_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[11]
data_2_imag_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[12]
data_2_imag_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[13]
data_2_imag_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[14]
data_2_imag_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_1_in[15]
data_3_imag_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[7]
data_3_imag_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[8]
data_3_imag_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[9]
data_3_imag_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[10]
data_3_imag_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[11]
data_3_imag_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[12]
data_3_imag_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[13]
data_3_imag_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[14]
data_3_imag_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_2_in[15]
data_4_imag_i[0] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[7]
data_4_imag_i[8] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[8]
data_4_imag_i[9] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[9]
data_4_imag_i[10] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[10]
data_4_imag_i[11] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[11]
data_4_imag_i[12] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[12]
data_4_imag_i[13] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[13]
data_4_imag_i[14] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[14]
data_4_imag_i[15] => asj_fft_bfp_i_fft_131:gen_disc:bfp_scale.imag_bfp_3_in[15]
twid_1_real[0] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[0]
twid_1_real[1] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[1]
twid_1_real[2] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[2]
twid_1_real[3] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[3]
twid_1_real[4] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[4]
twid_1_real[5] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[5]
twid_1_real[6] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[6]
twid_1_real[7] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datac[7]
twid_2_real[0] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[0]
twid_2_real[1] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[1]
twid_2_real[2] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[2]
twid_2_real[3] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[3]
twid_2_real[4] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[4]
twid_2_real[5] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[5]
twid_2_real[6] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[6]
twid_2_real[7] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datac[7]
twid_3_real[0] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[0]
twid_3_real[1] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[1]
twid_3_real[2] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[2]
twid_3_real[3] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[3]
twid_3_real[4] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[4]
twid_3_real[5] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[5]
twid_3_real[6] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[6]
twid_3_real[7] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datac[7]
twid_1_imag[0] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[0]
twid_1_imag[1] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[1]
twid_1_imag[2] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[2]
twid_1_imag[3] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[3]
twid_1_imag[4] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[4]
twid_1_imag[5] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[5]
twid_1_imag[6] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[6]
twid_1_imag[7] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.datad[7]
twid_2_imag[0] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[0]
twid_2_imag[1] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[1]
twid_2_imag[2] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[2]
twid_2_imag[3] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[3]
twid_2_imag[4] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[4]
twid_2_imag[5] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[5]
twid_2_imag[6] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[6]
twid_2_imag[7] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.datad[7]
twid_3_imag[0] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[0]
twid_3_imag[1] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[1]
twid_3_imag[2] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[2]
twid_3_imag[3] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[3]
twid_3_imag[4] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[4]
twid_3_imag[5] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[5]
twid_3_imag[6] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[6]
twid_3_imag[7] => asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.datad[7]
data_1_real_o[0] <= reg_no_twiddle[6][0][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[1] <= reg_no_twiddle[6][0][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[2] <= reg_no_twiddle[6][0][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[3] <= reg_no_twiddle[6][0][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[4] <= reg_no_twiddle[6][0][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[5] <= reg_no_twiddle[6][0][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[6] <= reg_no_twiddle[6][0][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[7] <= reg_no_twiddle[6][0][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[8] <= reg_no_twiddle[6][0][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[9] <= reg_no_twiddle[6][0][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[10] <= reg_no_twiddle[6][0][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[11] <= reg_no_twiddle[6][0][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[12] <= reg_no_twiddle[6][0][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[13] <= reg_no_twiddle[6][0][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[14] <= reg_no_twiddle[6][0][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[15] <= reg_no_twiddle[6][0][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_real_o[0] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[0]
data_2_real_o[1] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[1]
data_2_real_o[2] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[2]
data_2_real_o[3] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[3]
data_2_real_o[4] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[4]
data_2_real_o[5] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[5]
data_2_real_o[6] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[6]
data_2_real_o[7] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[7]
data_2_real_o[8] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[8]
data_2_real_o[9] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[9]
data_2_real_o[10] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[10]
data_2_real_o[11] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[11]
data_2_real_o[12] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[12]
data_2_real_o[13] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[13]
data_2_real_o[14] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[14]
data_2_real_o[15] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.imag_out[15]
data_3_real_o[0] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[0]
data_3_real_o[1] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[1]
data_3_real_o[2] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[2]
data_3_real_o[3] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[3]
data_3_real_o[4] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[4]
data_3_real_o[5] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[5]
data_3_real_o[6] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[6]
data_3_real_o[7] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[7]
data_3_real_o[8] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[8]
data_3_real_o[9] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[9]
data_3_real_o[10] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[10]
data_3_real_o[11] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[11]
data_3_real_o[12] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[12]
data_3_real_o[13] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[13]
data_3_real_o[14] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[14]
data_3_real_o[15] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.imag_out[15]
data_4_real_o[0] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[0]
data_4_real_o[1] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[1]
data_4_real_o[2] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[2]
data_4_real_o[3] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[3]
data_4_real_o[4] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[4]
data_4_real_o[5] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[5]
data_4_real_o[6] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[6]
data_4_real_o[7] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[7]
data_4_real_o[8] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[8]
data_4_real_o[9] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[9]
data_4_real_o[10] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[10]
data_4_real_o[11] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[11]
data_4_real_o[12] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[12]
data_4_real_o[13] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[13]
data_4_real_o[14] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[14]
data_4_real_o[15] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.imag_out[15]
data_1_imag_o[0] <= reg_no_twiddle[6][1][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[1] <= reg_no_twiddle[6][1][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[2] <= reg_no_twiddle[6][1][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[3] <= reg_no_twiddle[6][1][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[4] <= reg_no_twiddle[6][1][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[5] <= reg_no_twiddle[6][1][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[6] <= reg_no_twiddle[6][1][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[7] <= reg_no_twiddle[6][1][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[8] <= reg_no_twiddle[6][1][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[9] <= reg_no_twiddle[6][1][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[10] <= reg_no_twiddle[6][1][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[11] <= reg_no_twiddle[6][1][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[12] <= reg_no_twiddle[6][1][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[13] <= reg_no_twiddle[6][1][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[14] <= reg_no_twiddle[6][1][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[15] <= reg_no_twiddle[6][1][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_imag_o[0] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[0]
data_2_imag_o[1] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[1]
data_2_imag_o[2] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[2]
data_2_imag_o[3] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[3]
data_2_imag_o[4] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[4]
data_2_imag_o[5] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[5]
data_2_imag_o[6] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[6]
data_2_imag_o[7] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[7]
data_2_imag_o[8] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[8]
data_2_imag_o[9] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[9]
data_2_imag_o[10] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[10]
data_2_imag_o[11] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[11]
data_2_imag_o[12] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[12]
data_2_imag_o[13] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[13]
data_2_imag_o[14] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[14]
data_2_imag_o[15] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm1.real_out[15]
data_3_imag_o[0] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[0]
data_3_imag_o[1] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[1]
data_3_imag_o[2] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[2]
data_3_imag_o[3] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[3]
data_3_imag_o[4] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[4]
data_3_imag_o[5] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[5]
data_3_imag_o[6] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[6]
data_3_imag_o[7] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[7]
data_3_imag_o[8] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[8]
data_3_imag_o[9] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[9]
data_3_imag_o[10] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[10]
data_3_imag_o[11] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[11]
data_3_imag_o[12] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[12]
data_3_imag_o[13] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[13]
data_3_imag_o[14] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[14]
data_3_imag_o[15] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm2.real_out[15]
data_4_imag_o[0] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[0]
data_4_imag_o[1] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[1]
data_4_imag_o[2] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[2]
data_4_imag_o[3] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[3]
data_4_imag_o[4] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[4]
data_4_imag_o[5] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[5]
data_4_imag_o[6] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[6]
data_4_imag_o[7] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[7]
data_4_imag_o[8] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[8]
data_4_imag_o[9] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[9]
data_4_imag_o[10] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[10]
data_4_imag_o[11] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[11]
data_4_imag_o[12] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[12]
data_4_imag_o[13] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[13]
data_4_imag_o[14] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[14]
data_4_imag_o[15] <= asj_fft_cmult_std_fft_131:gen_da0:gen_std:cm3.real_out[15]
alt_slb_o[0] <= asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o_fft_131:gen_disc:bfp_detect.lut_out[2]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_tdl_bit_fft_131:\gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.global_clock_enable
global_clock_enable => sdetd.DISABLE.OUTPUTSELECT
global_clock_enable => sdetd.SLBI.OUTPUTSELECT
global_clock_enable => sdetd.GBLK.OUTPUTSELECT
global_clock_enable => sdetd.ENABLE.OUTPUTSELECT
global_clock_enable => sdetd.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdetd.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_streaming:gen_disc:delay_next_pass3.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
global_clock_enable => lut_out_tmp[2].ENA
global_clock_enable => lut_out_tmp[1].ENA
global_clock_enable => lut_out_tmp[0].ENA
clk => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.clk
clk => lut_out_tmp[0].CLK
clk => lut_out_tmp[1].CLK
clk => lut_out_tmp[2].CLK
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_fft_131:gen_blk_float:gen_streaming:gen_disc:delay_next_pass3.clk
clk => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass.clk
clk => sdetd~1.DATAIN
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => del_np_cnt.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.reset
reset => sdetd.IDLE.DATAB
reset => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_rst_fft_131:gen_blk_float:gen_streaming:gen_disc:delay_next_blk.data_in
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => ~NO_FANOUT~
real_bfp_0_in[8] => ~NO_FANOUT~
real_bfp_0_in[9] => ~NO_FANOUT~
real_bfp_0_in[10] => ~NO_FANOUT~
real_bfp_0_in[11] => rail_p_r[0][0].IN0
real_bfp_0_in[11] => rail_n_r[0][0].IN0
real_bfp_0_in[12] => rail_p_r[0][1].IN0
real_bfp_0_in[12] => rail_n_r[0][1].IN0
real_bfp_0_in[13] => rail_p_r[0][2].IN0
real_bfp_0_in[13] => rail_n_r[0][2].IN0
real_bfp_0_in[14] => rail_p_r[0][3].IN0
real_bfp_0_in[14] => rail_n_r[0][3].IN0
real_bfp_0_in[15] => rail_p_r[0][3].IN1
real_bfp_0_in[15] => rail_n_r[0][3].IN1
real_bfp_0_in[15] => rail_p_r[0][2].IN1
real_bfp_0_in[15] => rail_n_r[0][2].IN1
real_bfp_0_in[15] => rail_p_r[0][1].IN1
real_bfp_0_in[15] => rail_n_r[0][1].IN1
real_bfp_0_in[15] => rail_p_r[0][0].IN1
real_bfp_0_in[15] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => rail_p_r[1][0].IN0
real_bfp_1_in[11] => rail_n_r[1][0].IN0
real_bfp_1_in[12] => rail_p_r[1][1].IN0
real_bfp_1_in[12] => rail_n_r[1][1].IN0
real_bfp_1_in[13] => rail_p_r[1][2].IN0
real_bfp_1_in[13] => rail_n_r[1][2].IN0
real_bfp_1_in[14] => rail_p_r[1][3].IN0
real_bfp_1_in[14] => rail_n_r[1][3].IN0
real_bfp_1_in[15] => rail_p_r[1][3].IN1
real_bfp_1_in[15] => rail_n_r[1][3].IN1
real_bfp_1_in[15] => rail_p_r[1][2].IN1
real_bfp_1_in[15] => rail_n_r[1][2].IN1
real_bfp_1_in[15] => rail_p_r[1][1].IN1
real_bfp_1_in[15] => rail_n_r[1][1].IN1
real_bfp_1_in[15] => rail_p_r[1][0].IN1
real_bfp_1_in[15] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => rail_p_r[2][0].IN0
real_bfp_2_in[11] => rail_n_r[2][0].IN0
real_bfp_2_in[12] => rail_p_r[2][1].IN0
real_bfp_2_in[12] => rail_n_r[2][1].IN0
real_bfp_2_in[13] => rail_p_r[2][2].IN0
real_bfp_2_in[13] => rail_n_r[2][2].IN0
real_bfp_2_in[14] => rail_p_r[2][3].IN0
real_bfp_2_in[14] => rail_n_r[2][3].IN0
real_bfp_2_in[15] => rail_p_r[2][3].IN1
real_bfp_2_in[15] => rail_n_r[2][3].IN1
real_bfp_2_in[15] => rail_p_r[2][2].IN1
real_bfp_2_in[15] => rail_n_r[2][2].IN1
real_bfp_2_in[15] => rail_p_r[2][1].IN1
real_bfp_2_in[15] => rail_n_r[2][1].IN1
real_bfp_2_in[15] => rail_p_r[2][0].IN1
real_bfp_2_in[15] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => rail_p_r[3][0].IN0
real_bfp_3_in[11] => rail_n_r[3][0].IN0
real_bfp_3_in[12] => rail_p_r[3][1].IN0
real_bfp_3_in[12] => rail_n_r[3][1].IN0
real_bfp_3_in[13] => rail_p_r[3][2].IN0
real_bfp_3_in[13] => rail_n_r[3][2].IN0
real_bfp_3_in[14] => rail_p_r[3][3].IN0
real_bfp_3_in[14] => rail_n_r[3][3].IN0
real_bfp_3_in[15] => rail_p_r[3][3].IN1
real_bfp_3_in[15] => rail_n_r[3][3].IN1
real_bfp_3_in[15] => rail_p_r[3][2].IN1
real_bfp_3_in[15] => rail_n_r[3][2].IN1
real_bfp_3_in[15] => rail_p_r[3][1].IN1
real_bfp_3_in[15] => rail_n_r[3][1].IN1
real_bfp_3_in[15] => rail_p_r[3][0].IN1
real_bfp_3_in[15] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => ~NO_FANOUT~
imag_bfp_0_in[8] => ~NO_FANOUT~
imag_bfp_0_in[9] => ~NO_FANOUT~
imag_bfp_0_in[10] => ~NO_FANOUT~
imag_bfp_0_in[11] => rail_p_i[0][0].IN0
imag_bfp_0_in[11] => rail_n_i[0][0].IN0
imag_bfp_0_in[12] => rail_p_i[0][1].IN0
imag_bfp_0_in[12] => rail_n_i[0][1].IN0
imag_bfp_0_in[13] => rail_p_i[0][2].IN0
imag_bfp_0_in[13] => rail_n_i[0][2].IN0
imag_bfp_0_in[14] => rail_p_i[0][3].IN0
imag_bfp_0_in[14] => rail_n_i[0][3].IN0
imag_bfp_0_in[15] => rail_p_i[0][3].IN1
imag_bfp_0_in[15] => rail_n_i[0][3].IN1
imag_bfp_0_in[15] => rail_p_i[0][2].IN1
imag_bfp_0_in[15] => rail_n_i[0][2].IN1
imag_bfp_0_in[15] => rail_p_i[0][1].IN1
imag_bfp_0_in[15] => rail_n_i[0][1].IN1
imag_bfp_0_in[15] => rail_p_i[0][0].IN1
imag_bfp_0_in[15] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => rail_p_i[1][0].IN0
imag_bfp_1_in[11] => rail_n_i[1][0].IN0
imag_bfp_1_in[12] => rail_p_i[1][1].IN0
imag_bfp_1_in[12] => rail_n_i[1][1].IN0
imag_bfp_1_in[13] => rail_p_i[1][2].IN0
imag_bfp_1_in[13] => rail_n_i[1][2].IN0
imag_bfp_1_in[14] => rail_p_i[1][3].IN0
imag_bfp_1_in[14] => rail_n_i[1][3].IN0
imag_bfp_1_in[15] => rail_p_i[1][3].IN1
imag_bfp_1_in[15] => rail_n_i[1][3].IN1
imag_bfp_1_in[15] => rail_p_i[1][2].IN1
imag_bfp_1_in[15] => rail_n_i[1][2].IN1
imag_bfp_1_in[15] => rail_p_i[1][1].IN1
imag_bfp_1_in[15] => rail_n_i[1][1].IN1
imag_bfp_1_in[15] => rail_p_i[1][0].IN1
imag_bfp_1_in[15] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => rail_p_i[2][0].IN0
imag_bfp_2_in[11] => rail_n_i[2][0].IN0
imag_bfp_2_in[12] => rail_p_i[2][1].IN0
imag_bfp_2_in[12] => rail_n_i[2][1].IN0
imag_bfp_2_in[13] => rail_p_i[2][2].IN0
imag_bfp_2_in[13] => rail_n_i[2][2].IN0
imag_bfp_2_in[14] => rail_p_i[2][3].IN0
imag_bfp_2_in[14] => rail_n_i[2][3].IN0
imag_bfp_2_in[15] => rail_p_i[2][3].IN1
imag_bfp_2_in[15] => rail_n_i[2][3].IN1
imag_bfp_2_in[15] => rail_p_i[2][2].IN1
imag_bfp_2_in[15] => rail_n_i[2][2].IN1
imag_bfp_2_in[15] => rail_p_i[2][1].IN1
imag_bfp_2_in[15] => rail_n_i[2][1].IN1
imag_bfp_2_in[15] => rail_p_i[2][0].IN1
imag_bfp_2_in[15] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => rail_p_i[3][0].IN0
imag_bfp_3_in[11] => rail_n_i[3][0].IN0
imag_bfp_3_in[12] => rail_p_i[3][1].IN0
imag_bfp_3_in[12] => rail_n_i[3][1].IN0
imag_bfp_3_in[13] => rail_p_i[3][2].IN0
imag_bfp_3_in[13] => rail_n_i[3][2].IN0
imag_bfp_3_in[14] => rail_p_i[3][3].IN0
imag_bfp_3_in[14] => rail_n_i[3][3].IN0
imag_bfp_3_in[15] => rail_p_i[3][3].IN1
imag_bfp_3_in[15] => rail_n_i[3][3].IN1
imag_bfp_3_in[15] => rail_p_i[3][2].IN1
imag_bfp_3_in[15] => rail_n_i[3][2].IN1
imag_bfp_3_in[15] => rail_p_i[3][1].IN1
imag_bfp_3_in[15] => rail_n_i[3][1].IN1
imag_bfp_3_in[15] => rail_p_i[3][0].IN1
imag_bfp_3_in[15] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp[2].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_blk
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_fft_131:\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[1].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[3][8].ENA
global_clock_enable => i_array_out[3][9].ENA
global_clock_enable => i_array_out[3][10].ENA
global_clock_enable => i_array_out[3][11].ENA
global_clock_enable => i_array_out[3][12].ENA
global_clock_enable => i_array_out[3][13].ENA
global_clock_enable => i_array_out[3][14].ENA
global_clock_enable => i_array_out[3][15].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[2][8].ENA
global_clock_enable => i_array_out[2][9].ENA
global_clock_enable => i_array_out[2][10].ENA
global_clock_enable => i_array_out[2][11].ENA
global_clock_enable => i_array_out[2][12].ENA
global_clock_enable => i_array_out[2][13].ENA
global_clock_enable => i_array_out[2][14].ENA
global_clock_enable => i_array_out[2][15].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[1][8].ENA
global_clock_enable => i_array_out[1][9].ENA
global_clock_enable => i_array_out[1][10].ENA
global_clock_enable => i_array_out[1][11].ENA
global_clock_enable => i_array_out[1][12].ENA
global_clock_enable => i_array_out[1][13].ENA
global_clock_enable => i_array_out[1][14].ENA
global_clock_enable => i_array_out[1][15].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][12].ENA
global_clock_enable => i_array_out[0][13].ENA
global_clock_enable => i_array_out[0][14].ENA
global_clock_enable => i_array_out[0][15].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[3][8].ENA
global_clock_enable => r_array_out[3][9].ENA
global_clock_enable => r_array_out[3][10].ENA
global_clock_enable => r_array_out[3][11].ENA
global_clock_enable => r_array_out[3][12].ENA
global_clock_enable => r_array_out[3][13].ENA
global_clock_enable => r_array_out[3][14].ENA
global_clock_enable => r_array_out[3][15].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[2][8].ENA
global_clock_enable => r_array_out[2][9].ENA
global_clock_enable => r_array_out[2][10].ENA
global_clock_enable => r_array_out[2][11].ENA
global_clock_enable => r_array_out[2][12].ENA
global_clock_enable => r_array_out[2][13].ENA
global_clock_enable => r_array_out[2][14].ENA
global_clock_enable => r_array_out[2][15].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[1][8].ENA
global_clock_enable => r_array_out[1][9].ENA
global_clock_enable => r_array_out[1][10].ENA
global_clock_enable => r_array_out[1][11].ENA
global_clock_enable => r_array_out[1][12].ENA
global_clock_enable => r_array_out[1][13].ENA
global_clock_enable => r_array_out[1][14].ENA
global_clock_enable => r_array_out[1][15].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][12].ENA
global_clock_enable => r_array_out[0][13].ENA
global_clock_enable => r_array_out[0][14].ENA
global_clock_enable => r_array_out[0][15].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[3][8].CLK
clk => i_array_out[3][9].CLK
clk => i_array_out[3][10].CLK
clk => i_array_out[3][11].CLK
clk => i_array_out[3][12].CLK
clk => i_array_out[3][13].CLK
clk => i_array_out[3][14].CLK
clk => i_array_out[3][15].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[2][8].CLK
clk => i_array_out[2][9].CLK
clk => i_array_out[2][10].CLK
clk => i_array_out[2][11].CLK
clk => i_array_out[2][12].CLK
clk => i_array_out[2][13].CLK
clk => i_array_out[2][14].CLK
clk => i_array_out[2][15].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[1][8].CLK
clk => i_array_out[1][9].CLK
clk => i_array_out[1][10].CLK
clk => i_array_out[1][11].CLK
clk => i_array_out[1][12].CLK
clk => i_array_out[1][13].CLK
clk => i_array_out[1][14].CLK
clk => i_array_out[1][15].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => i_array_out[0][12].CLK
clk => i_array_out[0][13].CLK
clk => i_array_out[0][14].CLK
clk => i_array_out[0][15].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[3][8].CLK
clk => r_array_out[3][9].CLK
clk => r_array_out[3][10].CLK
clk => r_array_out[3][11].CLK
clk => r_array_out[3][12].CLK
clk => r_array_out[3][13].CLK
clk => r_array_out[3][14].CLK
clk => r_array_out[3][15].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[2][8].CLK
clk => r_array_out[2][9].CLK
clk => r_array_out[2][10].CLK
clk => r_array_out[2][11].CLK
clk => r_array_out[2][12].CLK
clk => r_array_out[2][13].CLK
clk => r_array_out[2][14].CLK
clk => r_array_out[2][15].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[1][8].CLK
clk => r_array_out[1][9].CLK
clk => r_array_out[1][10].CLK
clk => r_array_out[1][11].CLK
clk => r_array_out[1][12].CLK
clk => r_array_out[1][13].CLK
clk => r_array_out[1][14].CLK
clk => r_array_out[1][15].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
clk => r_array_out[0][12].CLK
clk => r_array_out[0][13].CLK
clk => r_array_out[0][14].CLK
clk => r_array_out[0][15].CLK
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[0] => Mux12.IN10
real_bfp_0_in[0] => Mux13.IN10
real_bfp_0_in[0] => Mux14.IN10
real_bfp_0_in[0] => Mux15.IN10
real_bfp_0_in[1] => Mux10.IN10
real_bfp_0_in[1] => Mux11.IN9
real_bfp_0_in[1] => Mux12.IN9
real_bfp_0_in[1] => Mux13.IN9
real_bfp_0_in[1] => Mux14.IN9
real_bfp_0_in[2] => Mux9.IN10
real_bfp_0_in[2] => Mux10.IN9
real_bfp_0_in[2] => Mux11.IN8
real_bfp_0_in[2] => Mux12.IN8
real_bfp_0_in[2] => Mux13.IN8
real_bfp_0_in[3] => Mux8.IN10
real_bfp_0_in[3] => Mux9.IN9
real_bfp_0_in[3] => Mux10.IN8
real_bfp_0_in[3] => Mux11.IN7
real_bfp_0_in[3] => Mux12.IN7
real_bfp_0_in[4] => Mux7.IN10
real_bfp_0_in[4] => Mux8.IN9
real_bfp_0_in[4] => Mux9.IN8
real_bfp_0_in[4] => Mux10.IN7
real_bfp_0_in[4] => Mux11.IN6
real_bfp_0_in[5] => Mux6.IN10
real_bfp_0_in[5] => Mux7.IN9
real_bfp_0_in[5] => Mux8.IN8
real_bfp_0_in[5] => Mux9.IN7
real_bfp_0_in[5] => Mux10.IN6
real_bfp_0_in[6] => Mux5.IN10
real_bfp_0_in[6] => Mux6.IN9
real_bfp_0_in[6] => Mux7.IN8
real_bfp_0_in[6] => Mux8.IN7
real_bfp_0_in[6] => Mux9.IN6
real_bfp_0_in[7] => Mux4.IN10
real_bfp_0_in[7] => Mux5.IN9
real_bfp_0_in[7] => Mux6.IN8
real_bfp_0_in[7] => Mux7.IN7
real_bfp_0_in[7] => Mux8.IN6
real_bfp_0_in[8] => Mux3.IN10
real_bfp_0_in[8] => Mux4.IN9
real_bfp_0_in[8] => Mux5.IN8
real_bfp_0_in[8] => Mux6.IN7
real_bfp_0_in[8] => Mux7.IN6
real_bfp_0_in[9] => Mux2.IN10
real_bfp_0_in[9] => Mux3.IN9
real_bfp_0_in[9] => Mux4.IN8
real_bfp_0_in[9] => Mux5.IN7
real_bfp_0_in[9] => Mux6.IN6
real_bfp_0_in[10] => Mux1.IN10
real_bfp_0_in[10] => Mux2.IN9
real_bfp_0_in[10] => Mux3.IN8
real_bfp_0_in[10] => Mux4.IN7
real_bfp_0_in[10] => Mux5.IN6
real_bfp_0_in[11] => Mux0.IN10
real_bfp_0_in[11] => Mux1.IN9
real_bfp_0_in[11] => Mux2.IN8
real_bfp_0_in[11] => Mux3.IN7
real_bfp_0_in[11] => Mux4.IN6
real_bfp_0_in[12] => Mux0.IN9
real_bfp_0_in[12] => Mux1.IN8
real_bfp_0_in[12] => Mux2.IN7
real_bfp_0_in[12] => Mux3.IN6
real_bfp_0_in[13] => Mux0.IN8
real_bfp_0_in[13] => Mux1.IN7
real_bfp_0_in[13] => Mux2.IN6
real_bfp_0_in[14] => Mux0.IN7
real_bfp_0_in[14] => Mux1.IN6
real_bfp_0_in[15] => Mux0.IN6
real_bfp_1_in[0] => Mux27.IN10
real_bfp_1_in[0] => Mux28.IN10
real_bfp_1_in[0] => Mux29.IN10
real_bfp_1_in[0] => Mux30.IN10
real_bfp_1_in[0] => Mux31.IN10
real_bfp_1_in[1] => Mux26.IN10
real_bfp_1_in[1] => Mux27.IN9
real_bfp_1_in[1] => Mux28.IN9
real_bfp_1_in[1] => Mux29.IN9
real_bfp_1_in[1] => Mux30.IN9
real_bfp_1_in[2] => Mux25.IN10
real_bfp_1_in[2] => Mux26.IN9
real_bfp_1_in[2] => Mux27.IN8
real_bfp_1_in[2] => Mux28.IN8
real_bfp_1_in[2] => Mux29.IN8
real_bfp_1_in[3] => Mux24.IN10
real_bfp_1_in[3] => Mux25.IN9
real_bfp_1_in[3] => Mux26.IN8
real_bfp_1_in[3] => Mux27.IN7
real_bfp_1_in[3] => Mux28.IN7
real_bfp_1_in[4] => Mux23.IN10
real_bfp_1_in[4] => Mux24.IN9
real_bfp_1_in[4] => Mux25.IN8
real_bfp_1_in[4] => Mux26.IN7
real_bfp_1_in[4] => Mux27.IN6
real_bfp_1_in[5] => Mux22.IN10
real_bfp_1_in[5] => Mux23.IN9
real_bfp_1_in[5] => Mux24.IN8
real_bfp_1_in[5] => Mux25.IN7
real_bfp_1_in[5] => Mux26.IN6
real_bfp_1_in[6] => Mux21.IN10
real_bfp_1_in[6] => Mux22.IN9
real_bfp_1_in[6] => Mux23.IN8
real_bfp_1_in[6] => Mux24.IN7
real_bfp_1_in[6] => Mux25.IN6
real_bfp_1_in[7] => Mux20.IN10
real_bfp_1_in[7] => Mux21.IN9
real_bfp_1_in[7] => Mux22.IN8
real_bfp_1_in[7] => Mux23.IN7
real_bfp_1_in[7] => Mux24.IN6
real_bfp_1_in[8] => Mux19.IN10
real_bfp_1_in[8] => Mux20.IN9
real_bfp_1_in[8] => Mux21.IN8
real_bfp_1_in[8] => Mux22.IN7
real_bfp_1_in[8] => Mux23.IN6
real_bfp_1_in[9] => Mux18.IN10
real_bfp_1_in[9] => Mux19.IN9
real_bfp_1_in[9] => Mux20.IN8
real_bfp_1_in[9] => Mux21.IN7
real_bfp_1_in[9] => Mux22.IN6
real_bfp_1_in[10] => Mux17.IN10
real_bfp_1_in[10] => Mux18.IN9
real_bfp_1_in[10] => Mux19.IN8
real_bfp_1_in[10] => Mux20.IN7
real_bfp_1_in[10] => Mux21.IN6
real_bfp_1_in[11] => Mux16.IN10
real_bfp_1_in[11] => Mux17.IN9
real_bfp_1_in[11] => Mux18.IN8
real_bfp_1_in[11] => Mux19.IN7
real_bfp_1_in[11] => Mux20.IN6
real_bfp_1_in[12] => Mux16.IN9
real_bfp_1_in[12] => Mux17.IN8
real_bfp_1_in[12] => Mux18.IN7
real_bfp_1_in[12] => Mux19.IN6
real_bfp_1_in[13] => Mux16.IN8
real_bfp_1_in[13] => Mux17.IN7
real_bfp_1_in[13] => Mux18.IN6
real_bfp_1_in[14] => Mux16.IN7
real_bfp_1_in[14] => Mux17.IN6
real_bfp_1_in[15] => Mux16.IN6
real_bfp_2_in[0] => Mux43.IN10
real_bfp_2_in[0] => Mux44.IN10
real_bfp_2_in[0] => Mux45.IN10
real_bfp_2_in[0] => Mux46.IN10
real_bfp_2_in[0] => Mux47.IN10
real_bfp_2_in[1] => Mux42.IN10
real_bfp_2_in[1] => Mux43.IN9
real_bfp_2_in[1] => Mux44.IN9
real_bfp_2_in[1] => Mux45.IN9
real_bfp_2_in[1] => Mux46.IN9
real_bfp_2_in[2] => Mux41.IN10
real_bfp_2_in[2] => Mux42.IN9
real_bfp_2_in[2] => Mux43.IN8
real_bfp_2_in[2] => Mux44.IN8
real_bfp_2_in[2] => Mux45.IN8
real_bfp_2_in[3] => Mux40.IN10
real_bfp_2_in[3] => Mux41.IN9
real_bfp_2_in[3] => Mux42.IN8
real_bfp_2_in[3] => Mux43.IN7
real_bfp_2_in[3] => Mux44.IN7
real_bfp_2_in[4] => Mux39.IN10
real_bfp_2_in[4] => Mux40.IN9
real_bfp_2_in[4] => Mux41.IN8
real_bfp_2_in[4] => Mux42.IN7
real_bfp_2_in[4] => Mux43.IN6
real_bfp_2_in[5] => Mux38.IN10
real_bfp_2_in[5] => Mux39.IN9
real_bfp_2_in[5] => Mux40.IN8
real_bfp_2_in[5] => Mux41.IN7
real_bfp_2_in[5] => Mux42.IN6
real_bfp_2_in[6] => Mux37.IN10
real_bfp_2_in[6] => Mux38.IN9
real_bfp_2_in[6] => Mux39.IN8
real_bfp_2_in[6] => Mux40.IN7
real_bfp_2_in[6] => Mux41.IN6
real_bfp_2_in[7] => Mux36.IN10
real_bfp_2_in[7] => Mux37.IN9
real_bfp_2_in[7] => Mux38.IN8
real_bfp_2_in[7] => Mux39.IN7
real_bfp_2_in[7] => Mux40.IN6
real_bfp_2_in[8] => Mux35.IN10
real_bfp_2_in[8] => Mux36.IN9
real_bfp_2_in[8] => Mux37.IN8
real_bfp_2_in[8] => Mux38.IN7
real_bfp_2_in[8] => Mux39.IN6
real_bfp_2_in[9] => Mux34.IN10
real_bfp_2_in[9] => Mux35.IN9
real_bfp_2_in[9] => Mux36.IN8
real_bfp_2_in[9] => Mux37.IN7
real_bfp_2_in[9] => Mux38.IN6
real_bfp_2_in[10] => Mux33.IN10
real_bfp_2_in[10] => Mux34.IN9
real_bfp_2_in[10] => Mux35.IN8
real_bfp_2_in[10] => Mux36.IN7
real_bfp_2_in[10] => Mux37.IN6
real_bfp_2_in[11] => Mux32.IN10
real_bfp_2_in[11] => Mux33.IN9
real_bfp_2_in[11] => Mux34.IN8
real_bfp_2_in[11] => Mux35.IN7
real_bfp_2_in[11] => Mux36.IN6
real_bfp_2_in[12] => Mux32.IN9
real_bfp_2_in[12] => Mux33.IN8
real_bfp_2_in[12] => Mux34.IN7
real_bfp_2_in[12] => Mux35.IN6
real_bfp_2_in[13] => Mux32.IN8
real_bfp_2_in[13] => Mux33.IN7
real_bfp_2_in[13] => Mux34.IN6
real_bfp_2_in[14] => Mux32.IN7
real_bfp_2_in[14] => Mux33.IN6
real_bfp_2_in[15] => Mux32.IN6
real_bfp_3_in[0] => Mux59.IN10
real_bfp_3_in[0] => Mux60.IN10
real_bfp_3_in[0] => Mux61.IN10
real_bfp_3_in[0] => Mux62.IN10
real_bfp_3_in[0] => Mux63.IN10
real_bfp_3_in[1] => Mux58.IN10
real_bfp_3_in[1] => Mux59.IN9
real_bfp_3_in[1] => Mux60.IN9
real_bfp_3_in[1] => Mux61.IN9
real_bfp_3_in[1] => Mux62.IN9
real_bfp_3_in[2] => Mux57.IN10
real_bfp_3_in[2] => Mux58.IN9
real_bfp_3_in[2] => Mux59.IN8
real_bfp_3_in[2] => Mux60.IN8
real_bfp_3_in[2] => Mux61.IN8
real_bfp_3_in[3] => Mux56.IN10
real_bfp_3_in[3] => Mux57.IN9
real_bfp_3_in[3] => Mux58.IN8
real_bfp_3_in[3] => Mux59.IN7
real_bfp_3_in[3] => Mux60.IN7
real_bfp_3_in[4] => Mux55.IN10
real_bfp_3_in[4] => Mux56.IN9
real_bfp_3_in[4] => Mux57.IN8
real_bfp_3_in[4] => Mux58.IN7
real_bfp_3_in[4] => Mux59.IN6
real_bfp_3_in[5] => Mux54.IN10
real_bfp_3_in[5] => Mux55.IN9
real_bfp_3_in[5] => Mux56.IN8
real_bfp_3_in[5] => Mux57.IN7
real_bfp_3_in[5] => Mux58.IN6
real_bfp_3_in[6] => Mux53.IN10
real_bfp_3_in[6] => Mux54.IN9
real_bfp_3_in[6] => Mux55.IN8
real_bfp_3_in[6] => Mux56.IN7
real_bfp_3_in[6] => Mux57.IN6
real_bfp_3_in[7] => Mux52.IN10
real_bfp_3_in[7] => Mux53.IN9
real_bfp_3_in[7] => Mux54.IN8
real_bfp_3_in[7] => Mux55.IN7
real_bfp_3_in[7] => Mux56.IN6
real_bfp_3_in[8] => Mux51.IN10
real_bfp_3_in[8] => Mux52.IN9
real_bfp_3_in[8] => Mux53.IN8
real_bfp_3_in[8] => Mux54.IN7
real_bfp_3_in[8] => Mux55.IN6
real_bfp_3_in[9] => Mux50.IN10
real_bfp_3_in[9] => Mux51.IN9
real_bfp_3_in[9] => Mux52.IN8
real_bfp_3_in[9] => Mux53.IN7
real_bfp_3_in[9] => Mux54.IN6
real_bfp_3_in[10] => Mux49.IN10
real_bfp_3_in[10] => Mux50.IN9
real_bfp_3_in[10] => Mux51.IN8
real_bfp_3_in[10] => Mux52.IN7
real_bfp_3_in[10] => Mux53.IN6
real_bfp_3_in[11] => Mux48.IN10
real_bfp_3_in[11] => Mux49.IN9
real_bfp_3_in[11] => Mux50.IN8
real_bfp_3_in[11] => Mux51.IN7
real_bfp_3_in[11] => Mux52.IN6
real_bfp_3_in[12] => Mux48.IN9
real_bfp_3_in[12] => Mux49.IN8
real_bfp_3_in[12] => Mux50.IN7
real_bfp_3_in[12] => Mux51.IN6
real_bfp_3_in[13] => Mux48.IN8
real_bfp_3_in[13] => Mux49.IN7
real_bfp_3_in[13] => Mux50.IN6
real_bfp_3_in[14] => Mux48.IN7
real_bfp_3_in[14] => Mux49.IN6
real_bfp_3_in[15] => Mux48.IN6
imag_bfp_0_in[0] => Mux75.IN10
imag_bfp_0_in[0] => Mux76.IN10
imag_bfp_0_in[0] => Mux77.IN10
imag_bfp_0_in[0] => Mux78.IN10
imag_bfp_0_in[0] => Mux79.IN10
imag_bfp_0_in[1] => Mux74.IN10
imag_bfp_0_in[1] => Mux75.IN9
imag_bfp_0_in[1] => Mux76.IN9
imag_bfp_0_in[1] => Mux77.IN9
imag_bfp_0_in[1] => Mux78.IN9
imag_bfp_0_in[2] => Mux73.IN10
imag_bfp_0_in[2] => Mux74.IN9
imag_bfp_0_in[2] => Mux75.IN8
imag_bfp_0_in[2] => Mux76.IN8
imag_bfp_0_in[2] => Mux77.IN8
imag_bfp_0_in[3] => Mux72.IN10
imag_bfp_0_in[3] => Mux73.IN9
imag_bfp_0_in[3] => Mux74.IN8
imag_bfp_0_in[3] => Mux75.IN7
imag_bfp_0_in[3] => Mux76.IN7
imag_bfp_0_in[4] => Mux71.IN10
imag_bfp_0_in[4] => Mux72.IN9
imag_bfp_0_in[4] => Mux73.IN8
imag_bfp_0_in[4] => Mux74.IN7
imag_bfp_0_in[4] => Mux75.IN6
imag_bfp_0_in[5] => Mux70.IN10
imag_bfp_0_in[5] => Mux71.IN9
imag_bfp_0_in[5] => Mux72.IN8
imag_bfp_0_in[5] => Mux73.IN7
imag_bfp_0_in[5] => Mux74.IN6
imag_bfp_0_in[6] => Mux69.IN10
imag_bfp_0_in[6] => Mux70.IN9
imag_bfp_0_in[6] => Mux71.IN8
imag_bfp_0_in[6] => Mux72.IN7
imag_bfp_0_in[6] => Mux73.IN6
imag_bfp_0_in[7] => Mux68.IN10
imag_bfp_0_in[7] => Mux69.IN9
imag_bfp_0_in[7] => Mux70.IN8
imag_bfp_0_in[7] => Mux71.IN7
imag_bfp_0_in[7] => Mux72.IN6
imag_bfp_0_in[8] => Mux67.IN10
imag_bfp_0_in[8] => Mux68.IN9
imag_bfp_0_in[8] => Mux69.IN8
imag_bfp_0_in[8] => Mux70.IN7
imag_bfp_0_in[8] => Mux71.IN6
imag_bfp_0_in[9] => Mux66.IN10
imag_bfp_0_in[9] => Mux67.IN9
imag_bfp_0_in[9] => Mux68.IN8
imag_bfp_0_in[9] => Mux69.IN7
imag_bfp_0_in[9] => Mux70.IN6
imag_bfp_0_in[10] => Mux65.IN10
imag_bfp_0_in[10] => Mux66.IN9
imag_bfp_0_in[10] => Mux67.IN8
imag_bfp_0_in[10] => Mux68.IN7
imag_bfp_0_in[10] => Mux69.IN6
imag_bfp_0_in[11] => Mux64.IN10
imag_bfp_0_in[11] => Mux65.IN9
imag_bfp_0_in[11] => Mux66.IN8
imag_bfp_0_in[11] => Mux67.IN7
imag_bfp_0_in[11] => Mux68.IN6
imag_bfp_0_in[12] => Mux64.IN9
imag_bfp_0_in[12] => Mux65.IN8
imag_bfp_0_in[12] => Mux66.IN7
imag_bfp_0_in[12] => Mux67.IN6
imag_bfp_0_in[13] => Mux64.IN8
imag_bfp_0_in[13] => Mux65.IN7
imag_bfp_0_in[13] => Mux66.IN6
imag_bfp_0_in[14] => Mux64.IN7
imag_bfp_0_in[14] => Mux65.IN6
imag_bfp_0_in[15] => Mux64.IN6
imag_bfp_1_in[0] => Mux91.IN10
imag_bfp_1_in[0] => Mux92.IN10
imag_bfp_1_in[0] => Mux93.IN10
imag_bfp_1_in[0] => Mux94.IN10
imag_bfp_1_in[0] => Mux95.IN10
imag_bfp_1_in[1] => Mux90.IN10
imag_bfp_1_in[1] => Mux91.IN9
imag_bfp_1_in[1] => Mux92.IN9
imag_bfp_1_in[1] => Mux93.IN9
imag_bfp_1_in[1] => Mux94.IN9
imag_bfp_1_in[2] => Mux89.IN10
imag_bfp_1_in[2] => Mux90.IN9
imag_bfp_1_in[2] => Mux91.IN8
imag_bfp_1_in[2] => Mux92.IN8
imag_bfp_1_in[2] => Mux93.IN8
imag_bfp_1_in[3] => Mux88.IN10
imag_bfp_1_in[3] => Mux89.IN9
imag_bfp_1_in[3] => Mux90.IN8
imag_bfp_1_in[3] => Mux91.IN7
imag_bfp_1_in[3] => Mux92.IN7
imag_bfp_1_in[4] => Mux87.IN10
imag_bfp_1_in[4] => Mux88.IN9
imag_bfp_1_in[4] => Mux89.IN8
imag_bfp_1_in[4] => Mux90.IN7
imag_bfp_1_in[4] => Mux91.IN6
imag_bfp_1_in[5] => Mux86.IN10
imag_bfp_1_in[5] => Mux87.IN9
imag_bfp_1_in[5] => Mux88.IN8
imag_bfp_1_in[5] => Mux89.IN7
imag_bfp_1_in[5] => Mux90.IN6
imag_bfp_1_in[6] => Mux85.IN10
imag_bfp_1_in[6] => Mux86.IN9
imag_bfp_1_in[6] => Mux87.IN8
imag_bfp_1_in[6] => Mux88.IN7
imag_bfp_1_in[6] => Mux89.IN6
imag_bfp_1_in[7] => Mux84.IN10
imag_bfp_1_in[7] => Mux85.IN9
imag_bfp_1_in[7] => Mux86.IN8
imag_bfp_1_in[7] => Mux87.IN7
imag_bfp_1_in[7] => Mux88.IN6
imag_bfp_1_in[8] => Mux83.IN10
imag_bfp_1_in[8] => Mux84.IN9
imag_bfp_1_in[8] => Mux85.IN8
imag_bfp_1_in[8] => Mux86.IN7
imag_bfp_1_in[8] => Mux87.IN6
imag_bfp_1_in[9] => Mux82.IN10
imag_bfp_1_in[9] => Mux83.IN9
imag_bfp_1_in[9] => Mux84.IN8
imag_bfp_1_in[9] => Mux85.IN7
imag_bfp_1_in[9] => Mux86.IN6
imag_bfp_1_in[10] => Mux81.IN10
imag_bfp_1_in[10] => Mux82.IN9
imag_bfp_1_in[10] => Mux83.IN8
imag_bfp_1_in[10] => Mux84.IN7
imag_bfp_1_in[10] => Mux85.IN6
imag_bfp_1_in[11] => Mux80.IN10
imag_bfp_1_in[11] => Mux81.IN9
imag_bfp_1_in[11] => Mux82.IN8
imag_bfp_1_in[11] => Mux83.IN7
imag_bfp_1_in[11] => Mux84.IN6
imag_bfp_1_in[12] => Mux80.IN9
imag_bfp_1_in[12] => Mux81.IN8
imag_bfp_1_in[12] => Mux82.IN7
imag_bfp_1_in[12] => Mux83.IN6
imag_bfp_1_in[13] => Mux80.IN8
imag_bfp_1_in[13] => Mux81.IN7
imag_bfp_1_in[13] => Mux82.IN6
imag_bfp_1_in[14] => Mux80.IN7
imag_bfp_1_in[14] => Mux81.IN6
imag_bfp_1_in[15] => Mux80.IN6
imag_bfp_2_in[0] => Mux107.IN10
imag_bfp_2_in[0] => Mux108.IN10
imag_bfp_2_in[0] => Mux109.IN10
imag_bfp_2_in[0] => Mux110.IN10
imag_bfp_2_in[0] => Mux111.IN10
imag_bfp_2_in[1] => Mux106.IN10
imag_bfp_2_in[1] => Mux107.IN9
imag_bfp_2_in[1] => Mux108.IN9
imag_bfp_2_in[1] => Mux109.IN9
imag_bfp_2_in[1] => Mux110.IN9
imag_bfp_2_in[2] => Mux105.IN10
imag_bfp_2_in[2] => Mux106.IN9
imag_bfp_2_in[2] => Mux107.IN8
imag_bfp_2_in[2] => Mux108.IN8
imag_bfp_2_in[2] => Mux109.IN8
imag_bfp_2_in[3] => Mux104.IN10
imag_bfp_2_in[3] => Mux105.IN9
imag_bfp_2_in[3] => Mux106.IN8
imag_bfp_2_in[3] => Mux107.IN7
imag_bfp_2_in[3] => Mux108.IN7
imag_bfp_2_in[4] => Mux103.IN10
imag_bfp_2_in[4] => Mux104.IN9
imag_bfp_2_in[4] => Mux105.IN8
imag_bfp_2_in[4] => Mux106.IN7
imag_bfp_2_in[4] => Mux107.IN6
imag_bfp_2_in[5] => Mux102.IN10
imag_bfp_2_in[5] => Mux103.IN9
imag_bfp_2_in[5] => Mux104.IN8
imag_bfp_2_in[5] => Mux105.IN7
imag_bfp_2_in[5] => Mux106.IN6
imag_bfp_2_in[6] => Mux101.IN10
imag_bfp_2_in[6] => Mux102.IN9
imag_bfp_2_in[6] => Mux103.IN8
imag_bfp_2_in[6] => Mux104.IN7
imag_bfp_2_in[6] => Mux105.IN6
imag_bfp_2_in[7] => Mux100.IN10
imag_bfp_2_in[7] => Mux101.IN9
imag_bfp_2_in[7] => Mux102.IN8
imag_bfp_2_in[7] => Mux103.IN7
imag_bfp_2_in[7] => Mux104.IN6
imag_bfp_2_in[8] => Mux99.IN10
imag_bfp_2_in[8] => Mux100.IN9
imag_bfp_2_in[8] => Mux101.IN8
imag_bfp_2_in[8] => Mux102.IN7
imag_bfp_2_in[8] => Mux103.IN6
imag_bfp_2_in[9] => Mux98.IN10
imag_bfp_2_in[9] => Mux99.IN9
imag_bfp_2_in[9] => Mux100.IN8
imag_bfp_2_in[9] => Mux101.IN7
imag_bfp_2_in[9] => Mux102.IN6
imag_bfp_2_in[10] => Mux97.IN10
imag_bfp_2_in[10] => Mux98.IN9
imag_bfp_2_in[10] => Mux99.IN8
imag_bfp_2_in[10] => Mux100.IN7
imag_bfp_2_in[10] => Mux101.IN6
imag_bfp_2_in[11] => Mux96.IN10
imag_bfp_2_in[11] => Mux97.IN9
imag_bfp_2_in[11] => Mux98.IN8
imag_bfp_2_in[11] => Mux99.IN7
imag_bfp_2_in[11] => Mux100.IN6
imag_bfp_2_in[12] => Mux96.IN9
imag_bfp_2_in[12] => Mux97.IN8
imag_bfp_2_in[12] => Mux98.IN7
imag_bfp_2_in[12] => Mux99.IN6
imag_bfp_2_in[13] => Mux96.IN8
imag_bfp_2_in[13] => Mux97.IN7
imag_bfp_2_in[13] => Mux98.IN6
imag_bfp_2_in[14] => Mux96.IN7
imag_bfp_2_in[14] => Mux97.IN6
imag_bfp_2_in[15] => Mux96.IN6
imag_bfp_3_in[0] => Mux123.IN10
imag_bfp_3_in[0] => Mux124.IN10
imag_bfp_3_in[0] => Mux125.IN10
imag_bfp_3_in[0] => Mux126.IN10
imag_bfp_3_in[0] => Mux127.IN10
imag_bfp_3_in[1] => Mux122.IN10
imag_bfp_3_in[1] => Mux123.IN9
imag_bfp_3_in[1] => Mux124.IN9
imag_bfp_3_in[1] => Mux125.IN9
imag_bfp_3_in[1] => Mux126.IN9
imag_bfp_3_in[2] => Mux121.IN10
imag_bfp_3_in[2] => Mux122.IN9
imag_bfp_3_in[2] => Mux123.IN8
imag_bfp_3_in[2] => Mux124.IN8
imag_bfp_3_in[2] => Mux125.IN8
imag_bfp_3_in[3] => Mux120.IN10
imag_bfp_3_in[3] => Mux121.IN9
imag_bfp_3_in[3] => Mux122.IN8
imag_bfp_3_in[3] => Mux123.IN7
imag_bfp_3_in[3] => Mux124.IN7
imag_bfp_3_in[4] => Mux119.IN10
imag_bfp_3_in[4] => Mux120.IN9
imag_bfp_3_in[4] => Mux121.IN8
imag_bfp_3_in[4] => Mux122.IN7
imag_bfp_3_in[4] => Mux123.IN6
imag_bfp_3_in[5] => Mux118.IN10
imag_bfp_3_in[5] => Mux119.IN9
imag_bfp_3_in[5] => Mux120.IN8
imag_bfp_3_in[5] => Mux121.IN7
imag_bfp_3_in[5] => Mux122.IN6
imag_bfp_3_in[6] => Mux117.IN10
imag_bfp_3_in[6] => Mux118.IN9
imag_bfp_3_in[6] => Mux119.IN8
imag_bfp_3_in[6] => Mux120.IN7
imag_bfp_3_in[6] => Mux121.IN6
imag_bfp_3_in[7] => Mux116.IN10
imag_bfp_3_in[7] => Mux117.IN9
imag_bfp_3_in[7] => Mux118.IN8
imag_bfp_3_in[7] => Mux119.IN7
imag_bfp_3_in[7] => Mux120.IN6
imag_bfp_3_in[8] => Mux115.IN10
imag_bfp_3_in[8] => Mux116.IN9
imag_bfp_3_in[8] => Mux117.IN8
imag_bfp_3_in[8] => Mux118.IN7
imag_bfp_3_in[8] => Mux119.IN6
imag_bfp_3_in[9] => Mux114.IN10
imag_bfp_3_in[9] => Mux115.IN9
imag_bfp_3_in[9] => Mux116.IN8
imag_bfp_3_in[9] => Mux117.IN7
imag_bfp_3_in[9] => Mux118.IN6
imag_bfp_3_in[10] => Mux113.IN10
imag_bfp_3_in[10] => Mux114.IN9
imag_bfp_3_in[10] => Mux115.IN8
imag_bfp_3_in[10] => Mux116.IN7
imag_bfp_3_in[10] => Mux117.IN6
imag_bfp_3_in[11] => Mux112.IN10
imag_bfp_3_in[11] => Mux113.IN9
imag_bfp_3_in[11] => Mux114.IN8
imag_bfp_3_in[11] => Mux115.IN7
imag_bfp_3_in[11] => Mux116.IN6
imag_bfp_3_in[12] => Mux112.IN9
imag_bfp_3_in[12] => Mux113.IN8
imag_bfp_3_in[12] => Mux114.IN7
imag_bfp_3_in[12] => Mux115.IN6
imag_bfp_3_in[13] => Mux112.IN8
imag_bfp_3_in[13] => Mux113.IN7
imag_bfp_3_in[13] => Mux114.IN6
imag_bfp_3_in[14] => Mux112.IN7
imag_bfp_3_in[14] => Mux113.IN6
imag_bfp_3_in[15] => Mux112.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN5
bfp_factor[0] => Mux21.IN5
bfp_factor[0] => Mux22.IN5
bfp_factor[0] => Mux23.IN5
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN5
bfp_factor[0] => Mux37.IN5
bfp_factor[0] => Mux38.IN5
bfp_factor[0] => Mux39.IN5
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN5
bfp_factor[0] => Mux53.IN5
bfp_factor[0] => Mux54.IN5
bfp_factor[0] => Mux55.IN5
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[0] => Mux64.IN5
bfp_factor[0] => Mux65.IN5
bfp_factor[0] => Mux66.IN5
bfp_factor[0] => Mux67.IN5
bfp_factor[0] => Mux68.IN5
bfp_factor[0] => Mux69.IN5
bfp_factor[0] => Mux70.IN5
bfp_factor[0] => Mux71.IN5
bfp_factor[0] => Mux72.IN5
bfp_factor[0] => Mux73.IN5
bfp_factor[0] => Mux74.IN5
bfp_factor[0] => Mux75.IN5
bfp_factor[0] => Mux76.IN6
bfp_factor[0] => Mux77.IN7
bfp_factor[0] => Mux78.IN8
bfp_factor[0] => Mux79.IN9
bfp_factor[0] => Mux80.IN5
bfp_factor[0] => Mux81.IN5
bfp_factor[0] => Mux82.IN5
bfp_factor[0] => Mux83.IN5
bfp_factor[0] => Mux84.IN5
bfp_factor[0] => Mux85.IN5
bfp_factor[0] => Mux86.IN5
bfp_factor[0] => Mux87.IN5
bfp_factor[0] => Mux88.IN5
bfp_factor[0] => Mux89.IN5
bfp_factor[0] => Mux90.IN5
bfp_factor[0] => Mux91.IN5
bfp_factor[0] => Mux92.IN6
bfp_factor[0] => Mux93.IN7
bfp_factor[0] => Mux94.IN8
bfp_factor[0] => Mux95.IN9
bfp_factor[0] => Mux96.IN5
bfp_factor[0] => Mux97.IN5
bfp_factor[0] => Mux98.IN5
bfp_factor[0] => Mux99.IN5
bfp_factor[0] => Mux100.IN5
bfp_factor[0] => Mux101.IN5
bfp_factor[0] => Mux102.IN5
bfp_factor[0] => Mux103.IN5
bfp_factor[0] => Mux104.IN5
bfp_factor[0] => Mux105.IN5
bfp_factor[0] => Mux106.IN5
bfp_factor[0] => Mux107.IN5
bfp_factor[0] => Mux108.IN6
bfp_factor[0] => Mux109.IN7
bfp_factor[0] => Mux110.IN8
bfp_factor[0] => Mux111.IN9
bfp_factor[0] => Mux112.IN5
bfp_factor[0] => Mux113.IN5
bfp_factor[0] => Mux114.IN5
bfp_factor[0] => Mux115.IN5
bfp_factor[0] => Mux116.IN5
bfp_factor[0] => Mux117.IN5
bfp_factor[0] => Mux118.IN5
bfp_factor[0] => Mux119.IN5
bfp_factor[0] => Mux120.IN5
bfp_factor[0] => Mux121.IN5
bfp_factor[0] => Mux122.IN5
bfp_factor[0] => Mux123.IN5
bfp_factor[0] => Mux124.IN6
bfp_factor[0] => Mux125.IN7
bfp_factor[0] => Mux126.IN8
bfp_factor[0] => Mux127.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN4
bfp_factor[1] => Mux21.IN4
bfp_factor[1] => Mux22.IN4
bfp_factor[1] => Mux23.IN4
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN4
bfp_factor[1] => Mux37.IN4
bfp_factor[1] => Mux38.IN4
bfp_factor[1] => Mux39.IN4
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN4
bfp_factor[1] => Mux53.IN4
bfp_factor[1] => Mux54.IN4
bfp_factor[1] => Mux55.IN4
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[1] => Mux64.IN4
bfp_factor[1] => Mux65.IN4
bfp_factor[1] => Mux66.IN4
bfp_factor[1] => Mux67.IN4
bfp_factor[1] => Mux68.IN4
bfp_factor[1] => Mux69.IN4
bfp_factor[1] => Mux70.IN4
bfp_factor[1] => Mux71.IN4
bfp_factor[1] => Mux72.IN4
bfp_factor[1] => Mux73.IN4
bfp_factor[1] => Mux74.IN4
bfp_factor[1] => Mux75.IN4
bfp_factor[1] => Mux76.IN5
bfp_factor[1] => Mux77.IN6
bfp_factor[1] => Mux78.IN7
bfp_factor[1] => Mux79.IN8
bfp_factor[1] => Mux80.IN4
bfp_factor[1] => Mux81.IN4
bfp_factor[1] => Mux82.IN4
bfp_factor[1] => Mux83.IN4
bfp_factor[1] => Mux84.IN4
bfp_factor[1] => Mux85.IN4
bfp_factor[1] => Mux86.IN4
bfp_factor[1] => Mux87.IN4
bfp_factor[1] => Mux88.IN4
bfp_factor[1] => Mux89.IN4
bfp_factor[1] => Mux90.IN4
bfp_factor[1] => Mux91.IN4
bfp_factor[1] => Mux92.IN5
bfp_factor[1] => Mux93.IN6
bfp_factor[1] => Mux94.IN7
bfp_factor[1] => Mux95.IN8
bfp_factor[1] => Mux96.IN4
bfp_factor[1] => Mux97.IN4
bfp_factor[1] => Mux98.IN4
bfp_factor[1] => Mux99.IN4
bfp_factor[1] => Mux100.IN4
bfp_factor[1] => Mux101.IN4
bfp_factor[1] => Mux102.IN4
bfp_factor[1] => Mux103.IN4
bfp_factor[1] => Mux104.IN4
bfp_factor[1] => Mux105.IN4
bfp_factor[1] => Mux106.IN4
bfp_factor[1] => Mux107.IN4
bfp_factor[1] => Mux108.IN5
bfp_factor[1] => Mux109.IN6
bfp_factor[1] => Mux110.IN7
bfp_factor[1] => Mux111.IN8
bfp_factor[1] => Mux112.IN4
bfp_factor[1] => Mux113.IN4
bfp_factor[1] => Mux114.IN4
bfp_factor[1] => Mux115.IN4
bfp_factor[1] => Mux116.IN4
bfp_factor[1] => Mux117.IN4
bfp_factor[1] => Mux118.IN4
bfp_factor[1] => Mux119.IN4
bfp_factor[1] => Mux120.IN4
bfp_factor[1] => Mux121.IN4
bfp_factor[1] => Mux122.IN4
bfp_factor[1] => Mux123.IN4
bfp_factor[1] => Mux124.IN5
bfp_factor[1] => Mux125.IN6
bfp_factor[1] => Mux126.IN7
bfp_factor[1] => Mux127.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN3
bfp_factor[2] => Mux21.IN3
bfp_factor[2] => Mux22.IN3
bfp_factor[2] => Mux23.IN3
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN3
bfp_factor[2] => Mux37.IN3
bfp_factor[2] => Mux38.IN3
bfp_factor[2] => Mux39.IN3
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN3
bfp_factor[2] => Mux53.IN3
bfp_factor[2] => Mux54.IN3
bfp_factor[2] => Mux55.IN3
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
bfp_factor[2] => Mux64.IN3
bfp_factor[2] => Mux65.IN3
bfp_factor[2] => Mux66.IN3
bfp_factor[2] => Mux67.IN3
bfp_factor[2] => Mux68.IN3
bfp_factor[2] => Mux69.IN3
bfp_factor[2] => Mux70.IN3
bfp_factor[2] => Mux71.IN3
bfp_factor[2] => Mux72.IN3
bfp_factor[2] => Mux73.IN3
bfp_factor[2] => Mux74.IN3
bfp_factor[2] => Mux75.IN3
bfp_factor[2] => Mux76.IN4
bfp_factor[2] => Mux77.IN5
bfp_factor[2] => Mux78.IN6
bfp_factor[2] => Mux79.IN7
bfp_factor[2] => Mux80.IN3
bfp_factor[2] => Mux81.IN3
bfp_factor[2] => Mux82.IN3
bfp_factor[2] => Mux83.IN3
bfp_factor[2] => Mux84.IN3
bfp_factor[2] => Mux85.IN3
bfp_factor[2] => Mux86.IN3
bfp_factor[2] => Mux87.IN3
bfp_factor[2] => Mux88.IN3
bfp_factor[2] => Mux89.IN3
bfp_factor[2] => Mux90.IN3
bfp_factor[2] => Mux91.IN3
bfp_factor[2] => Mux92.IN4
bfp_factor[2] => Mux93.IN5
bfp_factor[2] => Mux94.IN6
bfp_factor[2] => Mux95.IN7
bfp_factor[2] => Mux96.IN3
bfp_factor[2] => Mux97.IN3
bfp_factor[2] => Mux98.IN3
bfp_factor[2] => Mux99.IN3
bfp_factor[2] => Mux100.IN3
bfp_factor[2] => Mux101.IN3
bfp_factor[2] => Mux102.IN3
bfp_factor[2] => Mux103.IN3
bfp_factor[2] => Mux104.IN3
bfp_factor[2] => Mux105.IN3
bfp_factor[2] => Mux106.IN3
bfp_factor[2] => Mux107.IN3
bfp_factor[2] => Mux108.IN4
bfp_factor[2] => Mux109.IN5
bfp_factor[2] => Mux110.IN6
bfp_factor[2] => Mux111.IN7
bfp_factor[2] => Mux112.IN3
bfp_factor[2] => Mux113.IN3
bfp_factor[2] => Mux114.IN3
bfp_factor[2] => Mux115.IN3
bfp_factor[2] => Mux116.IN3
bfp_factor[2] => Mux117.IN3
bfp_factor[2] => Mux118.IN3
bfp_factor[2] => Mux119.IN3
bfp_factor[2] => Mux120.IN3
bfp_factor[2] => Mux121.IN3
bfp_factor[2] => Mux122.IN3
bfp_factor[2] => Mux123.IN3
bfp_factor[2] => Mux124.IN4
bfp_factor[2] => Mux125.IN5
bfp_factor[2] => Mux126.IN6
bfp_factor[2] => Mux127.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[12] <= r_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[13] <= r_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[14] <= r_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[15] <= r_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[8] <= r_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[9] <= r_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[10] <= r_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[11] <= r_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[12] <= r_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[13] <= r_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[14] <= r_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[15] <= r_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[8] <= r_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[9] <= r_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[10] <= r_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[11] <= r_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[12] <= r_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[13] <= r_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[14] <= r_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[15] <= r_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[8] <= r_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[9] <= r_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[10] <= r_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[11] <= r_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[12] <= r_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[13] <= r_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[14] <= r_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[15] <= r_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[12] <= i_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[13] <= i_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[14] <= i_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[15] <= i_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[8] <= i_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[9] <= i_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[10] <= i_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[11] <= i_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[12] <= i_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[13] <= i_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[14] <= i_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[15] <= i_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[8] <= i_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[9] <= i_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[10] <= i_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[11] <= i_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[12] <= i_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[13] <= i_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[14] <= i_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[15] <= i_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[8] <= i_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[9] <= i_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[10] <= i_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[11] <= i_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[12] <= i_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[13] <= i_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[14] <= i_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[15] <= i_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[7]
real_out[0] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[15]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_khq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_khq2:auto_generated.dataa[0]
dataa[1] => mult_add_khq2:auto_generated.dataa[1]
dataa[2] => mult_add_khq2:auto_generated.dataa[2]
dataa[3] => mult_add_khq2:auto_generated.dataa[3]
dataa[4] => mult_add_khq2:auto_generated.dataa[4]
dataa[5] => mult_add_khq2:auto_generated.dataa[5]
dataa[6] => mult_add_khq2:auto_generated.dataa[6]
dataa[7] => mult_add_khq2:auto_generated.dataa[7]
dataa[8] => mult_add_khq2:auto_generated.dataa[8]
dataa[9] => mult_add_khq2:auto_generated.dataa[9]
dataa[10] => mult_add_khq2:auto_generated.dataa[10]
dataa[11] => mult_add_khq2:auto_generated.dataa[11]
dataa[12] => mult_add_khq2:auto_generated.dataa[12]
dataa[13] => mult_add_khq2:auto_generated.dataa[13]
dataa[14] => mult_add_khq2:auto_generated.dataa[14]
dataa[15] => mult_add_khq2:auto_generated.dataa[15]
dataa[16] => mult_add_khq2:auto_generated.dataa[16]
dataa[17] => mult_add_khq2:auto_generated.dataa[17]
dataa[18] => mult_add_khq2:auto_generated.dataa[18]
dataa[19] => mult_add_khq2:auto_generated.dataa[19]
dataa[20] => mult_add_khq2:auto_generated.dataa[20]
dataa[21] => mult_add_khq2:auto_generated.dataa[21]
dataa[22] => mult_add_khq2:auto_generated.dataa[22]
dataa[23] => mult_add_khq2:auto_generated.dataa[23]
dataa[24] => mult_add_khq2:auto_generated.dataa[24]
dataa[25] => mult_add_khq2:auto_generated.dataa[25]
dataa[26] => mult_add_khq2:auto_generated.dataa[26]
dataa[27] => mult_add_khq2:auto_generated.dataa[27]
dataa[28] => mult_add_khq2:auto_generated.dataa[28]
dataa[29] => mult_add_khq2:auto_generated.dataa[29]
dataa[30] => mult_add_khq2:auto_generated.dataa[30]
dataa[31] => mult_add_khq2:auto_generated.dataa[31]
datab[0] => mult_add_khq2:auto_generated.datab[0]
datab[1] => mult_add_khq2:auto_generated.datab[1]
datab[2] => mult_add_khq2:auto_generated.datab[2]
datab[3] => mult_add_khq2:auto_generated.datab[3]
datab[4] => mult_add_khq2:auto_generated.datab[4]
datab[5] => mult_add_khq2:auto_generated.datab[5]
datab[6] => mult_add_khq2:auto_generated.datab[6]
datab[7] => mult_add_khq2:auto_generated.datab[7]
datab[8] => mult_add_khq2:auto_generated.datab[8]
datab[9] => mult_add_khq2:auto_generated.datab[9]
datab[10] => mult_add_khq2:auto_generated.datab[10]
datab[11] => mult_add_khq2:auto_generated.datab[11]
datab[12] => mult_add_khq2:auto_generated.datab[12]
datab[13] => mult_add_khq2:auto_generated.datab[13]
datab[14] => mult_add_khq2:auto_generated.datab[14]
datab[15] => mult_add_khq2:auto_generated.datab[15]
ena0 => mult_add_khq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_khq2:auto_generated.result[0]
result[1] <= mult_add_khq2:auto_generated.result[1]
result[2] <= mult_add_khq2:auto_generated.result[2]
result[3] <= mult_add_khq2:auto_generated.result[3]
result[4] <= mult_add_khq2:auto_generated.result[4]
result[5] <= mult_add_khq2:auto_generated.result[5]
result[6] <= mult_add_khq2:auto_generated.result[6]
result[7] <= mult_add_khq2:auto_generated.result[7]
result[8] <= mult_add_khq2:auto_generated.result[8]
result[9] <= mult_add_khq2:auto_generated.result[9]
result[10] <= mult_add_khq2:auto_generated.result[10]
result[11] <= mult_add_khq2:auto_generated.result[11]
result[12] <= mult_add_khq2:auto_generated.result[12]
result[13] <= mult_add_khq2:auto_generated.result[13]
result[14] <= mult_add_khq2:auto_generated.result[14]
result[15] <= mult_add_khq2:auto_generated.result[15]
result[16] <= mult_add_khq2:auto_generated.result[16]
result[17] <= mult_add_khq2:auto_generated.result[17]
result[18] <= mult_add_khq2:auto_generated.result[18]
result[19] <= mult_add_khq2:auto_generated.result[19]
result[20] <= mult_add_khq2:auto_generated.result[20]
result[21] <= mult_add_khq2:auto_generated.result[21]
result[22] <= mult_add_khq2:auto_generated.result[22]
result[23] <= mult_add_khq2:auto_generated.result[23]
result[24] <= mult_add_khq2:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated
clock0 => ded_mult_8591:ded_mult1.clock[0]
clock0 => ded_mult_8591:ded_mult2.clock[0]
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_8591:ded_mult1.dataa[0]
dataa[1] => ded_mult_8591:ded_mult1.dataa[1]
dataa[2] => ded_mult_8591:ded_mult1.dataa[2]
dataa[3] => ded_mult_8591:ded_mult1.dataa[3]
dataa[4] => ded_mult_8591:ded_mult1.dataa[4]
dataa[5] => ded_mult_8591:ded_mult1.dataa[5]
dataa[6] => ded_mult_8591:ded_mult1.dataa[6]
dataa[7] => ded_mult_8591:ded_mult1.dataa[7]
dataa[8] => ded_mult_8591:ded_mult1.dataa[8]
dataa[9] => ded_mult_8591:ded_mult1.dataa[9]
dataa[10] => ded_mult_8591:ded_mult1.dataa[10]
dataa[11] => ded_mult_8591:ded_mult1.dataa[11]
dataa[12] => ded_mult_8591:ded_mult1.dataa[12]
dataa[13] => ded_mult_8591:ded_mult1.dataa[13]
dataa[14] => ded_mult_8591:ded_mult1.dataa[14]
dataa[15] => ded_mult_8591:ded_mult1.dataa[15]
dataa[16] => ded_mult_8591:ded_mult2.dataa[0]
dataa[17] => ded_mult_8591:ded_mult2.dataa[1]
dataa[18] => ded_mult_8591:ded_mult2.dataa[2]
dataa[19] => ded_mult_8591:ded_mult2.dataa[3]
dataa[20] => ded_mult_8591:ded_mult2.dataa[4]
dataa[21] => ded_mult_8591:ded_mult2.dataa[5]
dataa[22] => ded_mult_8591:ded_mult2.dataa[6]
dataa[23] => ded_mult_8591:ded_mult2.dataa[7]
dataa[24] => ded_mult_8591:ded_mult2.dataa[8]
dataa[25] => ded_mult_8591:ded_mult2.dataa[9]
dataa[26] => ded_mult_8591:ded_mult2.dataa[10]
dataa[27] => ded_mult_8591:ded_mult2.dataa[11]
dataa[28] => ded_mult_8591:ded_mult2.dataa[12]
dataa[29] => ded_mult_8591:ded_mult2.dataa[13]
dataa[30] => ded_mult_8591:ded_mult2.dataa[14]
dataa[31] => ded_mult_8591:ded_mult2.dataa[15]
datab[0] => ded_mult_8591:ded_mult1.datab[0]
datab[1] => ded_mult_8591:ded_mult1.datab[1]
datab[2] => ded_mult_8591:ded_mult1.datab[2]
datab[3] => ded_mult_8591:ded_mult1.datab[3]
datab[4] => ded_mult_8591:ded_mult1.datab[4]
datab[5] => ded_mult_8591:ded_mult1.datab[5]
datab[6] => ded_mult_8591:ded_mult1.datab[6]
datab[7] => ded_mult_8591:ded_mult1.datab[7]
datab[8] => ded_mult_8591:ded_mult2.datab[0]
datab[9] => ded_mult_8591:ded_mult2.datab[1]
datab[10] => ded_mult_8591:ded_mult2.datab[2]
datab[11] => ded_mult_8591:ded_mult2.datab[3]
datab[12] => ded_mult_8591:ded_mult2.datab[4]
datab[13] => ded_mult_8591:ded_mult2.datab[5]
datab[14] => ded_mult_8591:ded_mult2.datab[6]
datab[15] => ded_mult_8591:ded_mult2.datab[7]
ena0 => ded_mult_8591:ded_mult1.ena[0]
ena0 => ded_mult_8591:ded_mult2.ena[0]
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_jgq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_jgq2:auto_generated.dataa[0]
dataa[1] => mult_add_jgq2:auto_generated.dataa[1]
dataa[2] => mult_add_jgq2:auto_generated.dataa[2]
dataa[3] => mult_add_jgq2:auto_generated.dataa[3]
dataa[4] => mult_add_jgq2:auto_generated.dataa[4]
dataa[5] => mult_add_jgq2:auto_generated.dataa[5]
dataa[6] => mult_add_jgq2:auto_generated.dataa[6]
dataa[7] => mult_add_jgq2:auto_generated.dataa[7]
dataa[8] => mult_add_jgq2:auto_generated.dataa[8]
dataa[9] => mult_add_jgq2:auto_generated.dataa[9]
dataa[10] => mult_add_jgq2:auto_generated.dataa[10]
dataa[11] => mult_add_jgq2:auto_generated.dataa[11]
dataa[12] => mult_add_jgq2:auto_generated.dataa[12]
dataa[13] => mult_add_jgq2:auto_generated.dataa[13]
dataa[14] => mult_add_jgq2:auto_generated.dataa[14]
dataa[15] => mult_add_jgq2:auto_generated.dataa[15]
dataa[16] => mult_add_jgq2:auto_generated.dataa[16]
dataa[17] => mult_add_jgq2:auto_generated.dataa[17]
dataa[18] => mult_add_jgq2:auto_generated.dataa[18]
dataa[19] => mult_add_jgq2:auto_generated.dataa[19]
dataa[20] => mult_add_jgq2:auto_generated.dataa[20]
dataa[21] => mult_add_jgq2:auto_generated.dataa[21]
dataa[22] => mult_add_jgq2:auto_generated.dataa[22]
dataa[23] => mult_add_jgq2:auto_generated.dataa[23]
dataa[24] => mult_add_jgq2:auto_generated.dataa[24]
dataa[25] => mult_add_jgq2:auto_generated.dataa[25]
dataa[26] => mult_add_jgq2:auto_generated.dataa[26]
dataa[27] => mult_add_jgq2:auto_generated.dataa[27]
dataa[28] => mult_add_jgq2:auto_generated.dataa[28]
dataa[29] => mult_add_jgq2:auto_generated.dataa[29]
dataa[30] => mult_add_jgq2:auto_generated.dataa[30]
dataa[31] => mult_add_jgq2:auto_generated.dataa[31]
datab[0] => mult_add_jgq2:auto_generated.datab[0]
datab[1] => mult_add_jgq2:auto_generated.datab[1]
datab[2] => mult_add_jgq2:auto_generated.datab[2]
datab[3] => mult_add_jgq2:auto_generated.datab[3]
datab[4] => mult_add_jgq2:auto_generated.datab[4]
datab[5] => mult_add_jgq2:auto_generated.datab[5]
datab[6] => mult_add_jgq2:auto_generated.datab[6]
datab[7] => mult_add_jgq2:auto_generated.datab[7]
datab[8] => mult_add_jgq2:auto_generated.datab[8]
datab[9] => mult_add_jgq2:auto_generated.datab[9]
datab[10] => mult_add_jgq2:auto_generated.datab[10]
datab[11] => mult_add_jgq2:auto_generated.datab[11]
datab[12] => mult_add_jgq2:auto_generated.datab[12]
datab[13] => mult_add_jgq2:auto_generated.datab[13]
datab[14] => mult_add_jgq2:auto_generated.datab[14]
datab[15] => mult_add_jgq2:auto_generated.datab[15]
ena0 => mult_add_jgq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_jgq2:auto_generated.result[0]
result[1] <= mult_add_jgq2:auto_generated.result[1]
result[2] <= mult_add_jgq2:auto_generated.result[2]
result[3] <= mult_add_jgq2:auto_generated.result[3]
result[4] <= mult_add_jgq2:auto_generated.result[4]
result[5] <= mult_add_jgq2:auto_generated.result[5]
result[6] <= mult_add_jgq2:auto_generated.result[6]
result[7] <= mult_add_jgq2:auto_generated.result[7]
result[8] <= mult_add_jgq2:auto_generated.result[8]
result[9] <= mult_add_jgq2:auto_generated.result[9]
result[10] <= mult_add_jgq2:auto_generated.result[10]
result[11] <= mult_add_jgq2:auto_generated.result[11]
result[12] <= mult_add_jgq2:auto_generated.result[12]
result[13] <= mult_add_jgq2:auto_generated.result[13]
result[14] <= mult_add_jgq2:auto_generated.result[14]
result[15] <= mult_add_jgq2:auto_generated.result[15]
result[16] <= mult_add_jgq2:auto_generated.result[16]
result[17] <= mult_add_jgq2:auto_generated.result[17]
result[18] <= mult_add_jgq2:auto_generated.result[18]
result[19] <= mult_add_jgq2:auto_generated.result[19]
result[20] <= mult_add_jgq2:auto_generated.result[20]
result[21] <= mult_add_jgq2:auto_generated.result[21]
result[22] <= mult_add_jgq2:auto_generated.result[22]
result[23] <= mult_add_jgq2:auto_generated.result[23]
result[24] <= mult_add_jgq2:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated
clock0 => ded_mult_8591:ded_mult1.clock[0]
clock0 => ded_mult_8591:ded_mult2.clock[0]
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_8591:ded_mult1.dataa[0]
dataa[1] => ded_mult_8591:ded_mult1.dataa[1]
dataa[2] => ded_mult_8591:ded_mult1.dataa[2]
dataa[3] => ded_mult_8591:ded_mult1.dataa[3]
dataa[4] => ded_mult_8591:ded_mult1.dataa[4]
dataa[5] => ded_mult_8591:ded_mult1.dataa[5]
dataa[6] => ded_mult_8591:ded_mult1.dataa[6]
dataa[7] => ded_mult_8591:ded_mult1.dataa[7]
dataa[8] => ded_mult_8591:ded_mult1.dataa[8]
dataa[9] => ded_mult_8591:ded_mult1.dataa[9]
dataa[10] => ded_mult_8591:ded_mult1.dataa[10]
dataa[11] => ded_mult_8591:ded_mult1.dataa[11]
dataa[12] => ded_mult_8591:ded_mult1.dataa[12]
dataa[13] => ded_mult_8591:ded_mult1.dataa[13]
dataa[14] => ded_mult_8591:ded_mult1.dataa[14]
dataa[15] => ded_mult_8591:ded_mult1.dataa[15]
dataa[16] => ded_mult_8591:ded_mult2.dataa[0]
dataa[17] => ded_mult_8591:ded_mult2.dataa[1]
dataa[18] => ded_mult_8591:ded_mult2.dataa[2]
dataa[19] => ded_mult_8591:ded_mult2.dataa[3]
dataa[20] => ded_mult_8591:ded_mult2.dataa[4]
dataa[21] => ded_mult_8591:ded_mult2.dataa[5]
dataa[22] => ded_mult_8591:ded_mult2.dataa[6]
dataa[23] => ded_mult_8591:ded_mult2.dataa[7]
dataa[24] => ded_mult_8591:ded_mult2.dataa[8]
dataa[25] => ded_mult_8591:ded_mult2.dataa[9]
dataa[26] => ded_mult_8591:ded_mult2.dataa[10]
dataa[27] => ded_mult_8591:ded_mult2.dataa[11]
dataa[28] => ded_mult_8591:ded_mult2.dataa[12]
dataa[29] => ded_mult_8591:ded_mult2.dataa[13]
dataa[30] => ded_mult_8591:ded_mult2.dataa[14]
dataa[31] => ded_mult_8591:ded_mult2.dataa[15]
datab[0] => ded_mult_8591:ded_mult1.datab[0]
datab[1] => ded_mult_8591:ded_mult1.datab[1]
datab[2] => ded_mult_8591:ded_mult1.datab[2]
datab[3] => ded_mult_8591:ded_mult1.datab[3]
datab[4] => ded_mult_8591:ded_mult1.datab[4]
datab[5] => ded_mult_8591:ded_mult1.datab[5]
datab[6] => ded_mult_8591:ded_mult1.datab[6]
datab[7] => ded_mult_8591:ded_mult1.datab[7]
datab[8] => ded_mult_8591:ded_mult2.datab[0]
datab[9] => ded_mult_8591:ded_mult2.datab[1]
datab[10] => ded_mult_8591:ded_mult2.datab[2]
datab[11] => ded_mult_8591:ded_mult2.datab[3]
datab[12] => ded_mult_8591:ded_mult2.datab[4]
datab[13] => ded_mult_8591:ded_mult2.datab[5]
datab[14] => ded_mult_8591:ded_mult2.datab[6]
datab[15] => ded_mult_8591:ded_mult2.datab[7]
ena0 => ded_mult_8591:ded_mult1.ena[0]
ena0 => ded_mult_8591:ded_mult2.ena[0]
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2
clk => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[7]
real_out[0] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[15]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_khq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_khq2:auto_generated.dataa[0]
dataa[1] => mult_add_khq2:auto_generated.dataa[1]
dataa[2] => mult_add_khq2:auto_generated.dataa[2]
dataa[3] => mult_add_khq2:auto_generated.dataa[3]
dataa[4] => mult_add_khq2:auto_generated.dataa[4]
dataa[5] => mult_add_khq2:auto_generated.dataa[5]
dataa[6] => mult_add_khq2:auto_generated.dataa[6]
dataa[7] => mult_add_khq2:auto_generated.dataa[7]
dataa[8] => mult_add_khq2:auto_generated.dataa[8]
dataa[9] => mult_add_khq2:auto_generated.dataa[9]
dataa[10] => mult_add_khq2:auto_generated.dataa[10]
dataa[11] => mult_add_khq2:auto_generated.dataa[11]
dataa[12] => mult_add_khq2:auto_generated.dataa[12]
dataa[13] => mult_add_khq2:auto_generated.dataa[13]
dataa[14] => mult_add_khq2:auto_generated.dataa[14]
dataa[15] => mult_add_khq2:auto_generated.dataa[15]
dataa[16] => mult_add_khq2:auto_generated.dataa[16]
dataa[17] => mult_add_khq2:auto_generated.dataa[17]
dataa[18] => mult_add_khq2:auto_generated.dataa[18]
dataa[19] => mult_add_khq2:auto_generated.dataa[19]
dataa[20] => mult_add_khq2:auto_generated.dataa[20]
dataa[21] => mult_add_khq2:auto_generated.dataa[21]
dataa[22] => mult_add_khq2:auto_generated.dataa[22]
dataa[23] => mult_add_khq2:auto_generated.dataa[23]
dataa[24] => mult_add_khq2:auto_generated.dataa[24]
dataa[25] => mult_add_khq2:auto_generated.dataa[25]
dataa[26] => mult_add_khq2:auto_generated.dataa[26]
dataa[27] => mult_add_khq2:auto_generated.dataa[27]
dataa[28] => mult_add_khq2:auto_generated.dataa[28]
dataa[29] => mult_add_khq2:auto_generated.dataa[29]
dataa[30] => mult_add_khq2:auto_generated.dataa[30]
dataa[31] => mult_add_khq2:auto_generated.dataa[31]
datab[0] => mult_add_khq2:auto_generated.datab[0]
datab[1] => mult_add_khq2:auto_generated.datab[1]
datab[2] => mult_add_khq2:auto_generated.datab[2]
datab[3] => mult_add_khq2:auto_generated.datab[3]
datab[4] => mult_add_khq2:auto_generated.datab[4]
datab[5] => mult_add_khq2:auto_generated.datab[5]
datab[6] => mult_add_khq2:auto_generated.datab[6]
datab[7] => mult_add_khq2:auto_generated.datab[7]
datab[8] => mult_add_khq2:auto_generated.datab[8]
datab[9] => mult_add_khq2:auto_generated.datab[9]
datab[10] => mult_add_khq2:auto_generated.datab[10]
datab[11] => mult_add_khq2:auto_generated.datab[11]
datab[12] => mult_add_khq2:auto_generated.datab[12]
datab[13] => mult_add_khq2:auto_generated.datab[13]
datab[14] => mult_add_khq2:auto_generated.datab[14]
datab[15] => mult_add_khq2:auto_generated.datab[15]
ena0 => mult_add_khq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_khq2:auto_generated.result[0]
result[1] <= mult_add_khq2:auto_generated.result[1]
result[2] <= mult_add_khq2:auto_generated.result[2]
result[3] <= mult_add_khq2:auto_generated.result[3]
result[4] <= mult_add_khq2:auto_generated.result[4]
result[5] <= mult_add_khq2:auto_generated.result[5]
result[6] <= mult_add_khq2:auto_generated.result[6]
result[7] <= mult_add_khq2:auto_generated.result[7]
result[8] <= mult_add_khq2:auto_generated.result[8]
result[9] <= mult_add_khq2:auto_generated.result[9]
result[10] <= mult_add_khq2:auto_generated.result[10]
result[11] <= mult_add_khq2:auto_generated.result[11]
result[12] <= mult_add_khq2:auto_generated.result[12]
result[13] <= mult_add_khq2:auto_generated.result[13]
result[14] <= mult_add_khq2:auto_generated.result[14]
result[15] <= mult_add_khq2:auto_generated.result[15]
result[16] <= mult_add_khq2:auto_generated.result[16]
result[17] <= mult_add_khq2:auto_generated.result[17]
result[18] <= mult_add_khq2:auto_generated.result[18]
result[19] <= mult_add_khq2:auto_generated.result[19]
result[20] <= mult_add_khq2:auto_generated.result[20]
result[21] <= mult_add_khq2:auto_generated.result[21]
result[22] <= mult_add_khq2:auto_generated.result[22]
result[23] <= mult_add_khq2:auto_generated.result[23]
result[24] <= mult_add_khq2:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated
clock0 => ded_mult_8591:ded_mult1.clock[0]
clock0 => ded_mult_8591:ded_mult2.clock[0]
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_8591:ded_mult1.dataa[0]
dataa[1] => ded_mult_8591:ded_mult1.dataa[1]
dataa[2] => ded_mult_8591:ded_mult1.dataa[2]
dataa[3] => ded_mult_8591:ded_mult1.dataa[3]
dataa[4] => ded_mult_8591:ded_mult1.dataa[4]
dataa[5] => ded_mult_8591:ded_mult1.dataa[5]
dataa[6] => ded_mult_8591:ded_mult1.dataa[6]
dataa[7] => ded_mult_8591:ded_mult1.dataa[7]
dataa[8] => ded_mult_8591:ded_mult1.dataa[8]
dataa[9] => ded_mult_8591:ded_mult1.dataa[9]
dataa[10] => ded_mult_8591:ded_mult1.dataa[10]
dataa[11] => ded_mult_8591:ded_mult1.dataa[11]
dataa[12] => ded_mult_8591:ded_mult1.dataa[12]
dataa[13] => ded_mult_8591:ded_mult1.dataa[13]
dataa[14] => ded_mult_8591:ded_mult1.dataa[14]
dataa[15] => ded_mult_8591:ded_mult1.dataa[15]
dataa[16] => ded_mult_8591:ded_mult2.dataa[0]
dataa[17] => ded_mult_8591:ded_mult2.dataa[1]
dataa[18] => ded_mult_8591:ded_mult2.dataa[2]
dataa[19] => ded_mult_8591:ded_mult2.dataa[3]
dataa[20] => ded_mult_8591:ded_mult2.dataa[4]
dataa[21] => ded_mult_8591:ded_mult2.dataa[5]
dataa[22] => ded_mult_8591:ded_mult2.dataa[6]
dataa[23] => ded_mult_8591:ded_mult2.dataa[7]
dataa[24] => ded_mult_8591:ded_mult2.dataa[8]
dataa[25] => ded_mult_8591:ded_mult2.dataa[9]
dataa[26] => ded_mult_8591:ded_mult2.dataa[10]
dataa[27] => ded_mult_8591:ded_mult2.dataa[11]
dataa[28] => ded_mult_8591:ded_mult2.dataa[12]
dataa[29] => ded_mult_8591:ded_mult2.dataa[13]
dataa[30] => ded_mult_8591:ded_mult2.dataa[14]
dataa[31] => ded_mult_8591:ded_mult2.dataa[15]
datab[0] => ded_mult_8591:ded_mult1.datab[0]
datab[1] => ded_mult_8591:ded_mult1.datab[1]
datab[2] => ded_mult_8591:ded_mult1.datab[2]
datab[3] => ded_mult_8591:ded_mult1.datab[3]
datab[4] => ded_mult_8591:ded_mult1.datab[4]
datab[5] => ded_mult_8591:ded_mult1.datab[5]
datab[6] => ded_mult_8591:ded_mult1.datab[6]
datab[7] => ded_mult_8591:ded_mult1.datab[7]
datab[8] => ded_mult_8591:ded_mult2.datab[0]
datab[9] => ded_mult_8591:ded_mult2.datab[1]
datab[10] => ded_mult_8591:ded_mult2.datab[2]
datab[11] => ded_mult_8591:ded_mult2.datab[3]
datab[12] => ded_mult_8591:ded_mult2.datab[4]
datab[13] => ded_mult_8591:ded_mult2.datab[5]
datab[14] => ded_mult_8591:ded_mult2.datab[6]
datab[15] => ded_mult_8591:ded_mult2.datab[7]
ena0 => ded_mult_8591:ded_mult1.ena[0]
ena0 => ded_mult_8591:ded_mult2.ena[0]
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_jgq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_jgq2:auto_generated.dataa[0]
dataa[1] => mult_add_jgq2:auto_generated.dataa[1]
dataa[2] => mult_add_jgq2:auto_generated.dataa[2]
dataa[3] => mult_add_jgq2:auto_generated.dataa[3]
dataa[4] => mult_add_jgq2:auto_generated.dataa[4]
dataa[5] => mult_add_jgq2:auto_generated.dataa[5]
dataa[6] => mult_add_jgq2:auto_generated.dataa[6]
dataa[7] => mult_add_jgq2:auto_generated.dataa[7]
dataa[8] => mult_add_jgq2:auto_generated.dataa[8]
dataa[9] => mult_add_jgq2:auto_generated.dataa[9]
dataa[10] => mult_add_jgq2:auto_generated.dataa[10]
dataa[11] => mult_add_jgq2:auto_generated.dataa[11]
dataa[12] => mult_add_jgq2:auto_generated.dataa[12]
dataa[13] => mult_add_jgq2:auto_generated.dataa[13]
dataa[14] => mult_add_jgq2:auto_generated.dataa[14]
dataa[15] => mult_add_jgq2:auto_generated.dataa[15]
dataa[16] => mult_add_jgq2:auto_generated.dataa[16]
dataa[17] => mult_add_jgq2:auto_generated.dataa[17]
dataa[18] => mult_add_jgq2:auto_generated.dataa[18]
dataa[19] => mult_add_jgq2:auto_generated.dataa[19]
dataa[20] => mult_add_jgq2:auto_generated.dataa[20]
dataa[21] => mult_add_jgq2:auto_generated.dataa[21]
dataa[22] => mult_add_jgq2:auto_generated.dataa[22]
dataa[23] => mult_add_jgq2:auto_generated.dataa[23]
dataa[24] => mult_add_jgq2:auto_generated.dataa[24]
dataa[25] => mult_add_jgq2:auto_generated.dataa[25]
dataa[26] => mult_add_jgq2:auto_generated.dataa[26]
dataa[27] => mult_add_jgq2:auto_generated.dataa[27]
dataa[28] => mult_add_jgq2:auto_generated.dataa[28]
dataa[29] => mult_add_jgq2:auto_generated.dataa[29]
dataa[30] => mult_add_jgq2:auto_generated.dataa[30]
dataa[31] => mult_add_jgq2:auto_generated.dataa[31]
datab[0] => mult_add_jgq2:auto_generated.datab[0]
datab[1] => mult_add_jgq2:auto_generated.datab[1]
datab[2] => mult_add_jgq2:auto_generated.datab[2]
datab[3] => mult_add_jgq2:auto_generated.datab[3]
datab[4] => mult_add_jgq2:auto_generated.datab[4]
datab[5] => mult_add_jgq2:auto_generated.datab[5]
datab[6] => mult_add_jgq2:auto_generated.datab[6]
datab[7] => mult_add_jgq2:auto_generated.datab[7]
datab[8] => mult_add_jgq2:auto_generated.datab[8]
datab[9] => mult_add_jgq2:auto_generated.datab[9]
datab[10] => mult_add_jgq2:auto_generated.datab[10]
datab[11] => mult_add_jgq2:auto_generated.datab[11]
datab[12] => mult_add_jgq2:auto_generated.datab[12]
datab[13] => mult_add_jgq2:auto_generated.datab[13]
datab[14] => mult_add_jgq2:auto_generated.datab[14]
datab[15] => mult_add_jgq2:auto_generated.datab[15]
ena0 => mult_add_jgq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_jgq2:auto_generated.result[0]
result[1] <= mult_add_jgq2:auto_generated.result[1]
result[2] <= mult_add_jgq2:auto_generated.result[2]
result[3] <= mult_add_jgq2:auto_generated.result[3]
result[4] <= mult_add_jgq2:auto_generated.result[4]
result[5] <= mult_add_jgq2:auto_generated.result[5]
result[6] <= mult_add_jgq2:auto_generated.result[6]
result[7] <= mult_add_jgq2:auto_generated.result[7]
result[8] <= mult_add_jgq2:auto_generated.result[8]
result[9] <= mult_add_jgq2:auto_generated.result[9]
result[10] <= mult_add_jgq2:auto_generated.result[10]
result[11] <= mult_add_jgq2:auto_generated.result[11]
result[12] <= mult_add_jgq2:auto_generated.result[12]
result[13] <= mult_add_jgq2:auto_generated.result[13]
result[14] <= mult_add_jgq2:auto_generated.result[14]
result[15] <= mult_add_jgq2:auto_generated.result[15]
result[16] <= mult_add_jgq2:auto_generated.result[16]
result[17] <= mult_add_jgq2:auto_generated.result[17]
result[18] <= mult_add_jgq2:auto_generated.result[18]
result[19] <= mult_add_jgq2:auto_generated.result[19]
result[20] <= mult_add_jgq2:auto_generated.result[20]
result[21] <= mult_add_jgq2:auto_generated.result[21]
result[22] <= mult_add_jgq2:auto_generated.result[22]
result[23] <= mult_add_jgq2:auto_generated.result[23]
result[24] <= mult_add_jgq2:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated
clock0 => ded_mult_8591:ded_mult1.clock[0]
clock0 => ded_mult_8591:ded_mult2.clock[0]
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_8591:ded_mult1.dataa[0]
dataa[1] => ded_mult_8591:ded_mult1.dataa[1]
dataa[2] => ded_mult_8591:ded_mult1.dataa[2]
dataa[3] => ded_mult_8591:ded_mult1.dataa[3]
dataa[4] => ded_mult_8591:ded_mult1.dataa[4]
dataa[5] => ded_mult_8591:ded_mult1.dataa[5]
dataa[6] => ded_mult_8591:ded_mult1.dataa[6]
dataa[7] => ded_mult_8591:ded_mult1.dataa[7]
dataa[8] => ded_mult_8591:ded_mult1.dataa[8]
dataa[9] => ded_mult_8591:ded_mult1.dataa[9]
dataa[10] => ded_mult_8591:ded_mult1.dataa[10]
dataa[11] => ded_mult_8591:ded_mult1.dataa[11]
dataa[12] => ded_mult_8591:ded_mult1.dataa[12]
dataa[13] => ded_mult_8591:ded_mult1.dataa[13]
dataa[14] => ded_mult_8591:ded_mult1.dataa[14]
dataa[15] => ded_mult_8591:ded_mult1.dataa[15]
dataa[16] => ded_mult_8591:ded_mult2.dataa[0]
dataa[17] => ded_mult_8591:ded_mult2.dataa[1]
dataa[18] => ded_mult_8591:ded_mult2.dataa[2]
dataa[19] => ded_mult_8591:ded_mult2.dataa[3]
dataa[20] => ded_mult_8591:ded_mult2.dataa[4]
dataa[21] => ded_mult_8591:ded_mult2.dataa[5]
dataa[22] => ded_mult_8591:ded_mult2.dataa[6]
dataa[23] => ded_mult_8591:ded_mult2.dataa[7]
dataa[24] => ded_mult_8591:ded_mult2.dataa[8]
dataa[25] => ded_mult_8591:ded_mult2.dataa[9]
dataa[26] => ded_mult_8591:ded_mult2.dataa[10]
dataa[27] => ded_mult_8591:ded_mult2.dataa[11]
dataa[28] => ded_mult_8591:ded_mult2.dataa[12]
dataa[29] => ded_mult_8591:ded_mult2.dataa[13]
dataa[30] => ded_mult_8591:ded_mult2.dataa[14]
dataa[31] => ded_mult_8591:ded_mult2.dataa[15]
datab[0] => ded_mult_8591:ded_mult1.datab[0]
datab[1] => ded_mult_8591:ded_mult1.datab[1]
datab[2] => ded_mult_8591:ded_mult1.datab[2]
datab[3] => ded_mult_8591:ded_mult1.datab[3]
datab[4] => ded_mult_8591:ded_mult1.datab[4]
datab[5] => ded_mult_8591:ded_mult1.datab[5]
datab[6] => ded_mult_8591:ded_mult1.datab[6]
datab[7] => ded_mult_8591:ded_mult1.datab[7]
datab[8] => ded_mult_8591:ded_mult2.datab[0]
datab[9] => ded_mult_8591:ded_mult2.datab[1]
datab[10] => ded_mult_8591:ded_mult2.datab[2]
datab[11] => ded_mult_8591:ded_mult2.datab[3]
datab[12] => ded_mult_8591:ded_mult2.datab[4]
datab[13] => ded_mult_8591:ded_mult2.datab[5]
datab[14] => ded_mult_8591:ded_mult2.datab[6]
datab[15] => ded_mult_8591:ded_mult2.datab[7]
ena0 => ded_mult_8591:ded_mult1.ena[0]
ena0 => ded_mult_8591:ded_mult2.ena[0]
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3
clk => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_131:gen_ma:gen_ma_full:ma.datab_1[7]
real_out[0] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_131:gen_ma:gen_ma_full:imag_delay.data_out[15]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_khq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_khq2:auto_generated.dataa[0]
dataa[1] => mult_add_khq2:auto_generated.dataa[1]
dataa[2] => mult_add_khq2:auto_generated.dataa[2]
dataa[3] => mult_add_khq2:auto_generated.dataa[3]
dataa[4] => mult_add_khq2:auto_generated.dataa[4]
dataa[5] => mult_add_khq2:auto_generated.dataa[5]
dataa[6] => mult_add_khq2:auto_generated.dataa[6]
dataa[7] => mult_add_khq2:auto_generated.dataa[7]
dataa[8] => mult_add_khq2:auto_generated.dataa[8]
dataa[9] => mult_add_khq2:auto_generated.dataa[9]
dataa[10] => mult_add_khq2:auto_generated.dataa[10]
dataa[11] => mult_add_khq2:auto_generated.dataa[11]
dataa[12] => mult_add_khq2:auto_generated.dataa[12]
dataa[13] => mult_add_khq2:auto_generated.dataa[13]
dataa[14] => mult_add_khq2:auto_generated.dataa[14]
dataa[15] => mult_add_khq2:auto_generated.dataa[15]
dataa[16] => mult_add_khq2:auto_generated.dataa[16]
dataa[17] => mult_add_khq2:auto_generated.dataa[17]
dataa[18] => mult_add_khq2:auto_generated.dataa[18]
dataa[19] => mult_add_khq2:auto_generated.dataa[19]
dataa[20] => mult_add_khq2:auto_generated.dataa[20]
dataa[21] => mult_add_khq2:auto_generated.dataa[21]
dataa[22] => mult_add_khq2:auto_generated.dataa[22]
dataa[23] => mult_add_khq2:auto_generated.dataa[23]
dataa[24] => mult_add_khq2:auto_generated.dataa[24]
dataa[25] => mult_add_khq2:auto_generated.dataa[25]
dataa[26] => mult_add_khq2:auto_generated.dataa[26]
dataa[27] => mult_add_khq2:auto_generated.dataa[27]
dataa[28] => mult_add_khq2:auto_generated.dataa[28]
dataa[29] => mult_add_khq2:auto_generated.dataa[29]
dataa[30] => mult_add_khq2:auto_generated.dataa[30]
dataa[31] => mult_add_khq2:auto_generated.dataa[31]
datab[0] => mult_add_khq2:auto_generated.datab[0]
datab[1] => mult_add_khq2:auto_generated.datab[1]
datab[2] => mult_add_khq2:auto_generated.datab[2]
datab[3] => mult_add_khq2:auto_generated.datab[3]
datab[4] => mult_add_khq2:auto_generated.datab[4]
datab[5] => mult_add_khq2:auto_generated.datab[5]
datab[6] => mult_add_khq2:auto_generated.datab[6]
datab[7] => mult_add_khq2:auto_generated.datab[7]
datab[8] => mult_add_khq2:auto_generated.datab[8]
datab[9] => mult_add_khq2:auto_generated.datab[9]
datab[10] => mult_add_khq2:auto_generated.datab[10]
datab[11] => mult_add_khq2:auto_generated.datab[11]
datab[12] => mult_add_khq2:auto_generated.datab[12]
datab[13] => mult_add_khq2:auto_generated.datab[13]
datab[14] => mult_add_khq2:auto_generated.datab[14]
datab[15] => mult_add_khq2:auto_generated.datab[15]
ena0 => mult_add_khq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_khq2:auto_generated.result[0]
result[1] <= mult_add_khq2:auto_generated.result[1]
result[2] <= mult_add_khq2:auto_generated.result[2]
result[3] <= mult_add_khq2:auto_generated.result[3]
result[4] <= mult_add_khq2:auto_generated.result[4]
result[5] <= mult_add_khq2:auto_generated.result[5]
result[6] <= mult_add_khq2:auto_generated.result[6]
result[7] <= mult_add_khq2:auto_generated.result[7]
result[8] <= mult_add_khq2:auto_generated.result[8]
result[9] <= mult_add_khq2:auto_generated.result[9]
result[10] <= mult_add_khq2:auto_generated.result[10]
result[11] <= mult_add_khq2:auto_generated.result[11]
result[12] <= mult_add_khq2:auto_generated.result[12]
result[13] <= mult_add_khq2:auto_generated.result[13]
result[14] <= mult_add_khq2:auto_generated.result[14]
result[15] <= mult_add_khq2:auto_generated.result[15]
result[16] <= mult_add_khq2:auto_generated.result[16]
result[17] <= mult_add_khq2:auto_generated.result[17]
result[18] <= mult_add_khq2:auto_generated.result[18]
result[19] <= mult_add_khq2:auto_generated.result[19]
result[20] <= mult_add_khq2:auto_generated.result[20]
result[21] <= mult_add_khq2:auto_generated.result[21]
result[22] <= mult_add_khq2:auto_generated.result[22]
result[23] <= mult_add_khq2:auto_generated.result[23]
result[24] <= mult_add_khq2:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated
clock0 => ded_mult_8591:ded_mult1.clock[0]
clock0 => ded_mult_8591:ded_mult2.clock[0]
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_8591:ded_mult1.dataa[0]
dataa[1] => ded_mult_8591:ded_mult1.dataa[1]
dataa[2] => ded_mult_8591:ded_mult1.dataa[2]
dataa[3] => ded_mult_8591:ded_mult1.dataa[3]
dataa[4] => ded_mult_8591:ded_mult1.dataa[4]
dataa[5] => ded_mult_8591:ded_mult1.dataa[5]
dataa[6] => ded_mult_8591:ded_mult1.dataa[6]
dataa[7] => ded_mult_8591:ded_mult1.dataa[7]
dataa[8] => ded_mult_8591:ded_mult1.dataa[8]
dataa[9] => ded_mult_8591:ded_mult1.dataa[9]
dataa[10] => ded_mult_8591:ded_mult1.dataa[10]
dataa[11] => ded_mult_8591:ded_mult1.dataa[11]
dataa[12] => ded_mult_8591:ded_mult1.dataa[12]
dataa[13] => ded_mult_8591:ded_mult1.dataa[13]
dataa[14] => ded_mult_8591:ded_mult1.dataa[14]
dataa[15] => ded_mult_8591:ded_mult1.dataa[15]
dataa[16] => ded_mult_8591:ded_mult2.dataa[0]
dataa[17] => ded_mult_8591:ded_mult2.dataa[1]
dataa[18] => ded_mult_8591:ded_mult2.dataa[2]
dataa[19] => ded_mult_8591:ded_mult2.dataa[3]
dataa[20] => ded_mult_8591:ded_mult2.dataa[4]
dataa[21] => ded_mult_8591:ded_mult2.dataa[5]
dataa[22] => ded_mult_8591:ded_mult2.dataa[6]
dataa[23] => ded_mult_8591:ded_mult2.dataa[7]
dataa[24] => ded_mult_8591:ded_mult2.dataa[8]
dataa[25] => ded_mult_8591:ded_mult2.dataa[9]
dataa[26] => ded_mult_8591:ded_mult2.dataa[10]
dataa[27] => ded_mult_8591:ded_mult2.dataa[11]
dataa[28] => ded_mult_8591:ded_mult2.dataa[12]
dataa[29] => ded_mult_8591:ded_mult2.dataa[13]
dataa[30] => ded_mult_8591:ded_mult2.dataa[14]
dataa[31] => ded_mult_8591:ded_mult2.dataa[15]
datab[0] => ded_mult_8591:ded_mult1.datab[0]
datab[1] => ded_mult_8591:ded_mult1.datab[1]
datab[2] => ded_mult_8591:ded_mult1.datab[2]
datab[3] => ded_mult_8591:ded_mult1.datab[3]
datab[4] => ded_mult_8591:ded_mult1.datab[4]
datab[5] => ded_mult_8591:ded_mult1.datab[5]
datab[6] => ded_mult_8591:ded_mult1.datab[6]
datab[7] => ded_mult_8591:ded_mult1.datab[7]
datab[8] => ded_mult_8591:ded_mult2.datab[0]
datab[9] => ded_mult_8591:ded_mult2.datab[1]
datab[10] => ded_mult_8591:ded_mult2.datab[2]
datab[11] => ded_mult_8591:ded_mult2.datab[3]
datab[12] => ded_mult_8591:ded_mult2.datab[4]
datab[13] => ded_mult_8591:ded_mult2.datab[5]
datab[14] => ded_mult_8591:ded_mult2.datab[6]
datab[15] => ded_mult_8591:ded_mult2.datab[7]
ena0 => ded_mult_8591:ded_mult1.ena[0]
ena0 => ded_mult_8591:ded_mult2.ena[0]
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_jgq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_jgq2:auto_generated.dataa[0]
dataa[1] => mult_add_jgq2:auto_generated.dataa[1]
dataa[2] => mult_add_jgq2:auto_generated.dataa[2]
dataa[3] => mult_add_jgq2:auto_generated.dataa[3]
dataa[4] => mult_add_jgq2:auto_generated.dataa[4]
dataa[5] => mult_add_jgq2:auto_generated.dataa[5]
dataa[6] => mult_add_jgq2:auto_generated.dataa[6]
dataa[7] => mult_add_jgq2:auto_generated.dataa[7]
dataa[8] => mult_add_jgq2:auto_generated.dataa[8]
dataa[9] => mult_add_jgq2:auto_generated.dataa[9]
dataa[10] => mult_add_jgq2:auto_generated.dataa[10]
dataa[11] => mult_add_jgq2:auto_generated.dataa[11]
dataa[12] => mult_add_jgq2:auto_generated.dataa[12]
dataa[13] => mult_add_jgq2:auto_generated.dataa[13]
dataa[14] => mult_add_jgq2:auto_generated.dataa[14]
dataa[15] => mult_add_jgq2:auto_generated.dataa[15]
dataa[16] => mult_add_jgq2:auto_generated.dataa[16]
dataa[17] => mult_add_jgq2:auto_generated.dataa[17]
dataa[18] => mult_add_jgq2:auto_generated.dataa[18]
dataa[19] => mult_add_jgq2:auto_generated.dataa[19]
dataa[20] => mult_add_jgq2:auto_generated.dataa[20]
dataa[21] => mult_add_jgq2:auto_generated.dataa[21]
dataa[22] => mult_add_jgq2:auto_generated.dataa[22]
dataa[23] => mult_add_jgq2:auto_generated.dataa[23]
dataa[24] => mult_add_jgq2:auto_generated.dataa[24]
dataa[25] => mult_add_jgq2:auto_generated.dataa[25]
dataa[26] => mult_add_jgq2:auto_generated.dataa[26]
dataa[27] => mult_add_jgq2:auto_generated.dataa[27]
dataa[28] => mult_add_jgq2:auto_generated.dataa[28]
dataa[29] => mult_add_jgq2:auto_generated.dataa[29]
dataa[30] => mult_add_jgq2:auto_generated.dataa[30]
dataa[31] => mult_add_jgq2:auto_generated.dataa[31]
datab[0] => mult_add_jgq2:auto_generated.datab[0]
datab[1] => mult_add_jgq2:auto_generated.datab[1]
datab[2] => mult_add_jgq2:auto_generated.datab[2]
datab[3] => mult_add_jgq2:auto_generated.datab[3]
datab[4] => mult_add_jgq2:auto_generated.datab[4]
datab[5] => mult_add_jgq2:auto_generated.datab[5]
datab[6] => mult_add_jgq2:auto_generated.datab[6]
datab[7] => mult_add_jgq2:auto_generated.datab[7]
datab[8] => mult_add_jgq2:auto_generated.datab[8]
datab[9] => mult_add_jgq2:auto_generated.datab[9]
datab[10] => mult_add_jgq2:auto_generated.datab[10]
datab[11] => mult_add_jgq2:auto_generated.datab[11]
datab[12] => mult_add_jgq2:auto_generated.datab[12]
datab[13] => mult_add_jgq2:auto_generated.datab[13]
datab[14] => mult_add_jgq2:auto_generated.datab[14]
datab[15] => mult_add_jgq2:auto_generated.datab[15]
ena0 => mult_add_jgq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_jgq2:auto_generated.result[0]
result[1] <= mult_add_jgq2:auto_generated.result[1]
result[2] <= mult_add_jgq2:auto_generated.result[2]
result[3] <= mult_add_jgq2:auto_generated.result[3]
result[4] <= mult_add_jgq2:auto_generated.result[4]
result[5] <= mult_add_jgq2:auto_generated.result[5]
result[6] <= mult_add_jgq2:auto_generated.result[6]
result[7] <= mult_add_jgq2:auto_generated.result[7]
result[8] <= mult_add_jgq2:auto_generated.result[8]
result[9] <= mult_add_jgq2:auto_generated.result[9]
result[10] <= mult_add_jgq2:auto_generated.result[10]
result[11] <= mult_add_jgq2:auto_generated.result[11]
result[12] <= mult_add_jgq2:auto_generated.result[12]
result[13] <= mult_add_jgq2:auto_generated.result[13]
result[14] <= mult_add_jgq2:auto_generated.result[14]
result[15] <= mult_add_jgq2:auto_generated.result[15]
result[16] <= mult_add_jgq2:auto_generated.result[16]
result[17] <= mult_add_jgq2:auto_generated.result[17]
result[18] <= mult_add_jgq2:auto_generated.result[18]
result[19] <= mult_add_jgq2:auto_generated.result[19]
result[20] <= mult_add_jgq2:auto_generated.result[20]
result[21] <= mult_add_jgq2:auto_generated.result[21]
result[22] <= mult_add_jgq2:auto_generated.result[22]
result[23] <= mult_add_jgq2:auto_generated.result[23]
result[24] <= mult_add_jgq2:auto_generated.result[24]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated
clock0 => ded_mult_8591:ded_mult1.clock[0]
clock0 => ded_mult_8591:ded_mult2.clock[0]
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_8591:ded_mult1.dataa[0]
dataa[1] => ded_mult_8591:ded_mult1.dataa[1]
dataa[2] => ded_mult_8591:ded_mult1.dataa[2]
dataa[3] => ded_mult_8591:ded_mult1.dataa[3]
dataa[4] => ded_mult_8591:ded_mult1.dataa[4]
dataa[5] => ded_mult_8591:ded_mult1.dataa[5]
dataa[6] => ded_mult_8591:ded_mult1.dataa[6]
dataa[7] => ded_mult_8591:ded_mult1.dataa[7]
dataa[8] => ded_mult_8591:ded_mult1.dataa[8]
dataa[9] => ded_mult_8591:ded_mult1.dataa[9]
dataa[10] => ded_mult_8591:ded_mult1.dataa[10]
dataa[11] => ded_mult_8591:ded_mult1.dataa[11]
dataa[12] => ded_mult_8591:ded_mult1.dataa[12]
dataa[13] => ded_mult_8591:ded_mult1.dataa[13]
dataa[14] => ded_mult_8591:ded_mult1.dataa[14]
dataa[15] => ded_mult_8591:ded_mult1.dataa[15]
dataa[16] => ded_mult_8591:ded_mult2.dataa[0]
dataa[17] => ded_mult_8591:ded_mult2.dataa[1]
dataa[18] => ded_mult_8591:ded_mult2.dataa[2]
dataa[19] => ded_mult_8591:ded_mult2.dataa[3]
dataa[20] => ded_mult_8591:ded_mult2.dataa[4]
dataa[21] => ded_mult_8591:ded_mult2.dataa[5]
dataa[22] => ded_mult_8591:ded_mult2.dataa[6]
dataa[23] => ded_mult_8591:ded_mult2.dataa[7]
dataa[24] => ded_mult_8591:ded_mult2.dataa[8]
dataa[25] => ded_mult_8591:ded_mult2.dataa[9]
dataa[26] => ded_mult_8591:ded_mult2.dataa[10]
dataa[27] => ded_mult_8591:ded_mult2.dataa[11]
dataa[28] => ded_mult_8591:ded_mult2.dataa[12]
dataa[29] => ded_mult_8591:ded_mult2.dataa[13]
dataa[30] => ded_mult_8591:ded_mult2.dataa[14]
dataa[31] => ded_mult_8591:ded_mult2.dataa[15]
datab[0] => ded_mult_8591:ded_mult1.datab[0]
datab[1] => ded_mult_8591:ded_mult1.datab[1]
datab[2] => ded_mult_8591:ded_mult1.datab[2]
datab[3] => ded_mult_8591:ded_mult1.datab[3]
datab[4] => ded_mult_8591:ded_mult1.datab[4]
datab[5] => ded_mult_8591:ded_mult1.datab[5]
datab[6] => ded_mult_8591:ded_mult1.datab[6]
datab[7] => ded_mult_8591:ded_mult1.datab[7]
datab[8] => ded_mult_8591:ded_mult2.datab[0]
datab[9] => ded_mult_8591:ded_mult2.datab[1]
datab[10] => ded_mult_8591:ded_mult2.datab[2]
datab[11] => ded_mult_8591:ded_mult2.datab[3]
datab[12] => ded_mult_8591:ded_mult2.datab[4]
datab[13] => ded_mult_8591:ded_mult2.datab[5]
datab[14] => ded_mult_8591:ded_mult2.datab[6]
datab[15] => ded_mult_8591:ded_mult2.datab[7]
ena0 => ded_mult_8591:ded_mult1.ena[0]
ena0 => ded_mult_8591:ded_mult2.ena[0]
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_lnj:auto_generated.dataa[0]
dataa[1] => add_sub_lnj:auto_generated.dataa[1]
dataa[2] => add_sub_lnj:auto_generated.dataa[2]
dataa[3] => add_sub_lnj:auto_generated.dataa[3]
dataa[4] => add_sub_lnj:auto_generated.dataa[4]
dataa[5] => add_sub_lnj:auto_generated.dataa[5]
dataa[6] => add_sub_lnj:auto_generated.dataa[6]
dataa[7] => add_sub_lnj:auto_generated.dataa[7]
dataa[8] => add_sub_lnj:auto_generated.dataa[8]
dataa[9] => add_sub_lnj:auto_generated.dataa[9]
dataa[10] => add_sub_lnj:auto_generated.dataa[10]
dataa[11] => add_sub_lnj:auto_generated.dataa[11]
dataa[12] => add_sub_lnj:auto_generated.dataa[12]
dataa[13] => add_sub_lnj:auto_generated.dataa[13]
dataa[14] => add_sub_lnj:auto_generated.dataa[14]
dataa[15] => add_sub_lnj:auto_generated.dataa[15]
dataa[16] => add_sub_lnj:auto_generated.dataa[16]
dataa[17] => add_sub_lnj:auto_generated.dataa[17]
dataa[18] => add_sub_lnj:auto_generated.dataa[18]
dataa[19] => add_sub_lnj:auto_generated.dataa[19]
dataa[20] => add_sub_lnj:auto_generated.dataa[20]
dataa[21] => add_sub_lnj:auto_generated.dataa[21]
dataa[22] => add_sub_lnj:auto_generated.dataa[22]
dataa[23] => add_sub_lnj:auto_generated.dataa[23]
dataa[24] => add_sub_lnj:auto_generated.dataa[24]
datab[0] => add_sub_lnj:auto_generated.datab[0]
datab[1] => add_sub_lnj:auto_generated.datab[1]
datab[2] => add_sub_lnj:auto_generated.datab[2]
datab[3] => add_sub_lnj:auto_generated.datab[3]
datab[4] => add_sub_lnj:auto_generated.datab[4]
datab[5] => add_sub_lnj:auto_generated.datab[5]
datab[6] => add_sub_lnj:auto_generated.datab[6]
datab[7] => add_sub_lnj:auto_generated.datab[7]
datab[8] => add_sub_lnj:auto_generated.datab[8]
datab[9] => add_sub_lnj:auto_generated.datab[9]
datab[10] => add_sub_lnj:auto_generated.datab[10]
datab[11] => add_sub_lnj:auto_generated.datab[11]
datab[12] => add_sub_lnj:auto_generated.datab[12]
datab[13] => add_sub_lnj:auto_generated.datab[13]
datab[14] => add_sub_lnj:auto_generated.datab[14]
datab[15] => add_sub_lnj:auto_generated.datab[15]
datab[16] => add_sub_lnj:auto_generated.datab[16]
datab[17] => add_sub_lnj:auto_generated.datab[17]
datab[18] => add_sub_lnj:auto_generated.datab[18]
datab[19] => add_sub_lnj:auto_generated.datab[19]
datab[20] => add_sub_lnj:auto_generated.datab[20]
datab[21] => add_sub_lnj:auto_generated.datab[21]
datab[22] => add_sub_lnj:auto_generated.datab[22]
datab[23] => add_sub_lnj:auto_generated.datab[23]
datab[24] => add_sub_lnj:auto_generated.datab[24]
cin => add_sub_lnj:auto_generated.cin
add_sub => add_sub_lnj:auto_generated.add_sub
clock => add_sub_lnj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_lnj:auto_generated.clken
result[0] <= add_sub_lnj:auto_generated.result[0]
result[1] <= add_sub_lnj:auto_generated.result[1]
result[2] <= add_sub_lnj:auto_generated.result[2]
result[3] <= add_sub_lnj:auto_generated.result[3]
result[4] <= add_sub_lnj:auto_generated.result[4]
result[5] <= add_sub_lnj:auto_generated.result[5]
result[6] <= add_sub_lnj:auto_generated.result[6]
result[7] <= add_sub_lnj:auto_generated.result[7]
result[8] <= add_sub_lnj:auto_generated.result[8]
result[9] <= add_sub_lnj:auto_generated.result[9]
result[10] <= add_sub_lnj:auto_generated.result[10]
result[11] <= add_sub_lnj:auto_generated.result[11]
result[12] <= add_sub_lnj:auto_generated.result[12]
result[13] <= add_sub_lnj:auto_generated.result[13]
result[14] <= add_sub_lnj:auto_generated.result[14]
result[15] <= add_sub_lnj:auto_generated.result[15]
result[16] <= add_sub_lnj:auto_generated.result[16]
result[17] <= add_sub_lnj:auto_generated.result[17]
result[18] <= add_sub_lnj:auto_generated.result[18]
result[19] <= add_sub_lnj:auto_generated.result[19]
result[20] <= add_sub_lnj:auto_generated.result[20]
result[21] <= add_sub_lnj:auto_generated.result[21]
result[22] <= add_sub_lnj:auto_generated.result[22]
result[23] <= add_sub_lnj:auto_generated.result[23]
result[24] <= add_sub_lnj:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN50
cin => op_1.IN51
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[11].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.global_clock_enable
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.clk
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.clk
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.reset
reset => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2.reset
next_pass => asj_fft_tdl_bit_rst_fft_131:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[8].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_bfp_ctrl_fft_131:\gen_dft_1:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:\gen_dft_1:delay_blk_done2
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[19].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors
clk => twad_temp[0].CLK
clk => twad_temp[1].CLK
clk => twad_temp[2].CLK
clk => twad_temp[3].CLK
clk => twad_temp[4].CLK
clk => twad_tdl[6][0].CLK
clk => twad_tdl[6][1].CLK
clk => twad_tdl[6][2].CLK
clk => twad_tdl[6][3].CLK
clk => twad_tdl[6][4].CLK
clk => twad_tdl[5][0].CLK
clk => twad_tdl[5][1].CLK
clk => twad_tdl[5][2].CLK
clk => twad_tdl[5][3].CLK
clk => twad_tdl[5][4].CLK
clk => twad_tdl[4][0].CLK
clk => twad_tdl[4][1].CLK
clk => twad_tdl[4][2].CLK
clk => twad_tdl[4][3].CLK
clk => twad_tdl[4][4].CLK
clk => twad_tdl[3][0].CLK
clk => twad_tdl[3][1].CLK
clk => twad_tdl[3][2].CLK
clk => twad_tdl[3][3].CLK
clk => twad_tdl[3][4].CLK
clk => twad_tdl[2][0].CLK
clk => twad_tdl[2][1].CLK
clk => twad_tdl[2][2].CLK
clk => twad_tdl[2][3].CLK
clk => twad_tdl[2][4].CLK
clk => twad_tdl[1][0].CLK
clk => twad_tdl[1][1].CLK
clk => twad_tdl[1][2].CLK
clk => twad_tdl[1][3].CLK
clk => twad_tdl[1][4].CLK
clk => twad_tdl[0][0].CLK
clk => twad_tdl[0][1].CLK
clk => twad_tdl[0][2].CLK
clk => twad_tdl[0][3].CLK
clk => twad_tdl[0][4].CLK
global_clock_enable => twad_temp[2].ENA
global_clock_enable => twad_temp[1].ENA
global_clock_enable => twad_temp[0].ENA
global_clock_enable => twad_temp[3].ENA
global_clock_enable => twad_temp[4].ENA
global_clock_enable => twad_tdl[6][0].ENA
global_clock_enable => twad_tdl[6][1].ENA
global_clock_enable => twad_tdl[6][2].ENA
global_clock_enable => twad_tdl[6][3].ENA
global_clock_enable => twad_tdl[6][4].ENA
global_clock_enable => twad_tdl[5][0].ENA
global_clock_enable => twad_tdl[5][1].ENA
global_clock_enable => twad_tdl[5][2].ENA
global_clock_enable => twad_tdl[5][3].ENA
global_clock_enable => twad_tdl[5][4].ENA
global_clock_enable => twad_tdl[4][0].ENA
global_clock_enable => twad_tdl[4][1].ENA
global_clock_enable => twad_tdl[4][2].ENA
global_clock_enable => twad_tdl[4][3].ENA
global_clock_enable => twad_tdl[4][4].ENA
global_clock_enable => twad_tdl[3][0].ENA
global_clock_enable => twad_tdl[3][1].ENA
global_clock_enable => twad_tdl[3][2].ENA
global_clock_enable => twad_tdl[3][3].ENA
global_clock_enable => twad_tdl[3][4].ENA
global_clock_enable => twad_tdl[2][0].ENA
global_clock_enable => twad_tdl[2][1].ENA
global_clock_enable => twad_tdl[2][2].ENA
global_clock_enable => twad_tdl[2][3].ENA
global_clock_enable => twad_tdl[2][4].ENA
global_clock_enable => twad_tdl[1][0].ENA
global_clock_enable => twad_tdl[1][1].ENA
global_clock_enable => twad_tdl[1][2].ENA
global_clock_enable => twad_tdl[1][3].ENA
global_clock_enable => twad_tdl[1][4].ENA
global_clock_enable => twad_tdl[0][0].ENA
global_clock_enable => twad_tdl[0][1].ENA
global_clock_enable => twad_tdl[0][2].ENA
global_clock_enable => twad_tdl[0][3].ENA
global_clock_enable => twad_tdl[0][4].ENA
k_count[0] => Mux1.IN3
k_count[1] => Mux0.IN3
k_count[2] => Mux1.IN2
k_count[2] => Mux3.IN3
k_count[3] => Mux0.IN2
k_count[3] => Mux2.IN3
k_count[4] => Mux0.IN1
k_count[4] => Mux2.IN2
k_count[4] => Mux4.IN3
p_count[0] => Mux0.IN5
p_count[0] => Mux1.IN5
p_count[0] => Mux2.IN5
p_count[0] => Mux3.IN5
p_count[0] => Mux4.IN5
p_count[1] => Mux0.IN4
p_count[1] => Mux1.IN4
p_count[1] => Mux2.IN4
p_count[1] => Mux3.IN4
p_count[1] => Mux4.IN4
tw_addr[0] <= twad_tdl[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tdl[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tdl[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tdl[6][3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[4] <= twad_tdl[6][4].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom
clk => twid_rom_fft_131:gen_M4K:sin_1n.clock
clk => twid_rom_fft_131:gen_M4K:sin_2n.clock
clk => twid_rom_fft_131:gen_M4K:sin_3n.clock
clk => twid_rom_fft_131:gen_M4K:cos_1n.clock
clk => twid_rom_fft_131:gen_M4K:cos_2n.clock
clk => twid_rom_fft_131:gen_M4K:cos_3n.clock
global_clock_enable => twid_rom_fft_131:gen_M4K:sin_1n.global_clock_enable
global_clock_enable => twid_rom_fft_131:gen_M4K:sin_2n.global_clock_enable
global_clock_enable => twid_rom_fft_131:gen_M4K:sin_3n.global_clock_enable
global_clock_enable => twid_rom_fft_131:gen_M4K:cos_1n.global_clock_enable
global_clock_enable => twid_rom_fft_131:gen_M4K:cos_2n.global_clock_enable
global_clock_enable => twid_rom_fft_131:gen_M4K:cos_3n.global_clock_enable
twad[0] => twid_rom_fft_131:gen_M4K:sin_1n.address[0]
twad[0] => twid_rom_fft_131:gen_M4K:sin_2n.address[0]
twad[0] => twid_rom_fft_131:gen_M4K:sin_3n.address[0]
twad[0] => twid_rom_fft_131:gen_M4K:cos_1n.address[0]
twad[0] => twid_rom_fft_131:gen_M4K:cos_2n.address[0]
twad[0] => twid_rom_fft_131:gen_M4K:cos_3n.address[0]
twad[1] => twid_rom_fft_131:gen_M4K:sin_1n.address[1]
twad[1] => twid_rom_fft_131:gen_M4K:sin_2n.address[1]
twad[1] => twid_rom_fft_131:gen_M4K:sin_3n.address[1]
twad[1] => twid_rom_fft_131:gen_M4K:cos_1n.address[1]
twad[1] => twid_rom_fft_131:gen_M4K:cos_2n.address[1]
twad[1] => twid_rom_fft_131:gen_M4K:cos_3n.address[1]
twad[2] => twid_rom_fft_131:gen_M4K:sin_1n.address[2]
twad[2] => twid_rom_fft_131:gen_M4K:sin_2n.address[2]
twad[2] => twid_rom_fft_131:gen_M4K:sin_3n.address[2]
twad[2] => twid_rom_fft_131:gen_M4K:cos_1n.address[2]
twad[2] => twid_rom_fft_131:gen_M4K:cos_2n.address[2]
twad[2] => twid_rom_fft_131:gen_M4K:cos_3n.address[2]
twad[3] => twid_rom_fft_131:gen_M4K:sin_1n.address[3]
twad[3] => twid_rom_fft_131:gen_M4K:sin_2n.address[3]
twad[3] => twid_rom_fft_131:gen_M4K:sin_3n.address[3]
twad[3] => twid_rom_fft_131:gen_M4K:cos_1n.address[3]
twad[3] => twid_rom_fft_131:gen_M4K:cos_2n.address[3]
twad[3] => twid_rom_fft_131:gen_M4K:cos_3n.address[3]
twad[4] => twid_rom_fft_131:gen_M4K:sin_1n.address[4]
twad[4] => twid_rom_fft_131:gen_M4K:sin_2n.address[4]
twad[4] => twid_rom_fft_131:gen_M4K:sin_3n.address[4]
twad[4] => twid_rom_fft_131:gen_M4K:cos_1n.address[4]
twad[4] => twid_rom_fft_131:gen_M4K:cos_2n.address[4]
twad[4] => twid_rom_fft_131:gen_M4K:cos_3n.address[4]
t1r[0] <= twid_rom_fft_131:gen_M4K:cos_1n.q[0]
t1r[1] <= twid_rom_fft_131:gen_M4K:cos_1n.q[1]
t1r[2] <= twid_rom_fft_131:gen_M4K:cos_1n.q[2]
t1r[3] <= twid_rom_fft_131:gen_M4K:cos_1n.q[3]
t1r[4] <= twid_rom_fft_131:gen_M4K:cos_1n.q[4]
t1r[5] <= twid_rom_fft_131:gen_M4K:cos_1n.q[5]
t1r[6] <= twid_rom_fft_131:gen_M4K:cos_1n.q[6]
t1r[7] <= twid_rom_fft_131:gen_M4K:cos_1n.q[7]
t2r[0] <= twid_rom_fft_131:gen_M4K:cos_2n.q[0]
t2r[1] <= twid_rom_fft_131:gen_M4K:cos_2n.q[1]
t2r[2] <= twid_rom_fft_131:gen_M4K:cos_2n.q[2]
t2r[3] <= twid_rom_fft_131:gen_M4K:cos_2n.q[3]
t2r[4] <= twid_rom_fft_131:gen_M4K:cos_2n.q[4]
t2r[5] <= twid_rom_fft_131:gen_M4K:cos_2n.q[5]
t2r[6] <= twid_rom_fft_131:gen_M4K:cos_2n.q[6]
t2r[7] <= twid_rom_fft_131:gen_M4K:cos_2n.q[7]
t3r[0] <= twid_rom_fft_131:gen_M4K:cos_3n.q[0]
t3r[1] <= twid_rom_fft_131:gen_M4K:cos_3n.q[1]
t3r[2] <= twid_rom_fft_131:gen_M4K:cos_3n.q[2]
t3r[3] <= twid_rom_fft_131:gen_M4K:cos_3n.q[3]
t3r[4] <= twid_rom_fft_131:gen_M4K:cos_3n.q[4]
t3r[5] <= twid_rom_fft_131:gen_M4K:cos_3n.q[5]
t3r[6] <= twid_rom_fft_131:gen_M4K:cos_3n.q[6]
t3r[7] <= twid_rom_fft_131:gen_M4K:cos_3n.q[7]
t1i[0] <= twid_rom_fft_131:gen_M4K:sin_1n.q[0]
t1i[1] <= twid_rom_fft_131:gen_M4K:sin_1n.q[1]
t1i[2] <= twid_rom_fft_131:gen_M4K:sin_1n.q[2]
t1i[3] <= twid_rom_fft_131:gen_M4K:sin_1n.q[3]
t1i[4] <= twid_rom_fft_131:gen_M4K:sin_1n.q[4]
t1i[5] <= twid_rom_fft_131:gen_M4K:sin_1n.q[5]
t1i[6] <= twid_rom_fft_131:gen_M4K:sin_1n.q[6]
t1i[7] <= twid_rom_fft_131:gen_M4K:sin_1n.q[7]
t2i[0] <= twid_rom_fft_131:gen_M4K:sin_2n.q[0]
t2i[1] <= twid_rom_fft_131:gen_M4K:sin_2n.q[1]
t2i[2] <= twid_rom_fft_131:gen_M4K:sin_2n.q[2]
t2i[3] <= twid_rom_fft_131:gen_M4K:sin_2n.q[3]
t2i[4] <= twid_rom_fft_131:gen_M4K:sin_2n.q[4]
t2i[5] <= twid_rom_fft_131:gen_M4K:sin_2n.q[5]
t2i[6] <= twid_rom_fft_131:gen_M4K:sin_2n.q[6]
t2i[7] <= twid_rom_fft_131:gen_M4K:sin_2n.q[7]
t3i[0] <= twid_rom_fft_131:gen_M4K:sin_3n.q[0]
t3i[1] <= twid_rom_fft_131:gen_M4K:sin_3n.q[1]
t3i[2] <= twid_rom_fft_131:gen_M4K:sin_3n.q[2]
t3i[3] <= twid_rom_fft_131:gen_M4K:sin_3n.q[3]
t3i[4] <= twid_rom_fft_131:gen_M4K:sin_3n.q[4]
t3i[5] <= twid_rom_fft_131:gen_M4K:sin_3n.q[5]
t3i[6] <= twid_rom_fft_131:gen_M4K:sin_3n.q[6]
t3i[7] <= twid_rom_fft_131:gen_M4K:sin_3n.q[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4191:auto_generated.address_a[0]
address_a[1] => altsyncram_4191:auto_generated.address_a[1]
address_a[2] => altsyncram_4191:auto_generated.address_a[2]
address_a[3] => altsyncram_4191:auto_generated.address_a[3]
address_a[4] => altsyncram_4191:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4191:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4191:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4191:auto_generated.q_a[0]
q_a[1] <= altsyncram_4191:auto_generated.q_a[1]
q_a[2] <= altsyncram_4191:auto_generated.q_a[2]
q_a[3] <= altsyncram_4191:auto_generated.q_a[3]
q_a[4] <= altsyncram_4191:auto_generated.q_a[4]
q_a[5] <= altsyncram_4191:auto_generated.q_a[5]
q_a[6] <= altsyncram_4191:auto_generated.q_a[6]
q_a[7] <= altsyncram_4191:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5191:auto_generated.address_a[0]
address_a[1] => altsyncram_5191:auto_generated.address_a[1]
address_a[2] => altsyncram_5191:auto_generated.address_a[2]
address_a[3] => altsyncram_5191:auto_generated.address_a[3]
address_a[4] => altsyncram_5191:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5191:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_5191:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5191:auto_generated.q_a[0]
q_a[1] <= altsyncram_5191:auto_generated.q_a[1]
q_a[2] <= altsyncram_5191:auto_generated.q_a[2]
q_a[3] <= altsyncram_5191:auto_generated.q_a[3]
q_a[4] <= altsyncram_5191:auto_generated.q_a[4]
q_a[5] <= altsyncram_5191:auto_generated.q_a[5]
q_a[6] <= altsyncram_5191:auto_generated.q_a[6]
q_a[7] <= altsyncram_5191:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6191:auto_generated.address_a[0]
address_a[1] => altsyncram_6191:auto_generated.address_a[1]
address_a[2] => altsyncram_6191:auto_generated.address_a[2]
address_a[3] => altsyncram_6191:auto_generated.address_a[3]
address_a[4] => altsyncram_6191:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6191:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_6191:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6191:auto_generated.q_a[0]
q_a[1] <= altsyncram_6191:auto_generated.q_a[1]
q_a[2] <= altsyncram_6191:auto_generated.q_a[2]
q_a[3] <= altsyncram_6191:auto_generated.q_a[3]
q_a[4] <= altsyncram_6191:auto_generated.q_a[4]
q_a[5] <= altsyncram_6191:auto_generated.q_a[5]
q_a[6] <= altsyncram_6191:auto_generated.q_a[6]
q_a[7] <= altsyncram_6191:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v091:auto_generated.address_a[0]
address_a[1] => altsyncram_v091:auto_generated.address_a[1]
address_a[2] => altsyncram_v091:auto_generated.address_a[2]
address_a[3] => altsyncram_v091:auto_generated.address_a[3]
address_a[4] => altsyncram_v091:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v091:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_v091:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v091:auto_generated.q_a[0]
q_a[1] <= altsyncram_v091:auto_generated.q_a[1]
q_a[2] <= altsyncram_v091:auto_generated.q_a[2]
q_a[3] <= altsyncram_v091:auto_generated.q_a[3]
q_a[4] <= altsyncram_v091:auto_generated.q_a[4]
q_a[5] <= altsyncram_v091:auto_generated.q_a[5]
q_a[6] <= altsyncram_v091:auto_generated.q_a[6]
q_a[7] <= altsyncram_v091:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0191:auto_generated.address_a[0]
address_a[1] => altsyncram_0191:auto_generated.address_a[1]
address_a[2] => altsyncram_0191:auto_generated.address_a[2]
address_a[3] => altsyncram_0191:auto_generated.address_a[3]
address_a[4] => altsyncram_0191:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0191:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0191:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0191:auto_generated.q_a[0]
q_a[1] <= altsyncram_0191:auto_generated.q_a[1]
q_a[2] <= altsyncram_0191:auto_generated.q_a[2]
q_a[3] <= altsyncram_0191:auto_generated.q_a[3]
q_a[4] <= altsyncram_0191:auto_generated.q_a[4]
q_a[5] <= altsyncram_0191:auto_generated.q_a[5]
q_a[6] <= altsyncram_0191:auto_generated.q_a[6]
q_a[7] <= altsyncram_0191:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1191:auto_generated.address_a[0]
address_a[1] => altsyncram_1191:auto_generated.address_a[1]
address_a[2] => altsyncram_1191:auto_generated.address_a[2]
address_a[3] => altsyncram_1191:auto_generated.address_a[3]
address_a[4] => altsyncram_1191:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1191:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1191:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1191:auto_generated.q_a[0]
q_a[1] <= altsyncram_1191:auto_generated.q_a[1]
q_a[2] <= altsyncram_1191:auto_generated.q_a[2]
q_a[3] <= altsyncram_1191:auto_generated.q_a[3]
q_a[4] <= altsyncram_1191:auto_generated.q_a[4]
q_a[5] <= altsyncram_1191:auto_generated.q_a[5]
q_a[6] <= altsyncram_1191:auto_generated.q_a[6]
q_a[7] <= altsyncram_1191:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst_fft_131:delay_en.clk
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => mid_point~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst_fft_131:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst_fft_131:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst_fft_131:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => mid_point~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst_fft_131:delay_en.reset
reset => asj_fft_tdl_rst_fft_131:gen_M4K:delay_swd.reset
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
data_rdy => ~NO_FANOUT~
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= asj_fft_tdl_rst_fft_131:gen_M4K:delay_swd.data_out[0]
sw_data_read[1] <= asj_fft_tdl_rst_fft_131:gen_M4K:delay_swd.data_out[1]
mid_point <= mid_point~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
qe_select[0] <= <GND>
qe_select[1] <= <GND>
en <= asj_fft_tdl_bit_rst_fft_131:delay_en.data_out


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_2_last_pass:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
sw_0_in[0] => Mux4.IN2
sw_0_in[0] => Mux9.IN2
sw_0_in[0] => Mux14.IN2
sw_0_in[0] => Mux19.IN2
sw_0_in[1] => Mux3.IN2
sw_0_in[1] => Mux8.IN2
sw_0_in[1] => Mux13.IN2
sw_0_in[1] => Mux18.IN2
sw_0_in[2] => Mux2.IN2
sw_0_in[2] => Mux7.IN2
sw_0_in[2] => Mux12.IN2
sw_0_in[2] => Mux17.IN2
sw_0_in[3] => Mux1.IN2
sw_0_in[3] => Mux6.IN2
sw_0_in[3] => Mux11.IN2
sw_0_in[3] => Mux16.IN2
sw_0_in[4] => Mux0.IN2
sw_0_in[4] => Mux5.IN2
sw_0_in[4] => Mux10.IN2
sw_0_in[4] => Mux15.IN2
sw_1_in[0] => Mux4.IN3
sw_1_in[0] => Mux9.IN3
sw_1_in[0] => Mux14.IN3
sw_1_in[0] => Mux19.IN3
sw_1_in[1] => Mux3.IN3
sw_1_in[1] => Mux8.IN3
sw_1_in[1] => Mux13.IN3
sw_1_in[1] => Mux18.IN3
sw_1_in[2] => Mux2.IN3
sw_1_in[2] => Mux7.IN3
sw_1_in[2] => Mux12.IN3
sw_1_in[2] => Mux17.IN3
sw_1_in[3] => Mux1.IN3
sw_1_in[3] => Mux6.IN3
sw_1_in[3] => Mux11.IN3
sw_1_in[3] => Mux16.IN3
sw_1_in[4] => Mux0.IN3
sw_1_in[4] => Mux5.IN3
sw_1_in[4] => Mux10.IN3
sw_1_in[4] => Mux15.IN3
sw_2_in[0] => Mux4.IN4
sw_2_in[0] => Mux9.IN4
sw_2_in[0] => Mux14.IN4
sw_2_in[0] => Mux19.IN4
sw_2_in[1] => Mux3.IN4
sw_2_in[1] => Mux8.IN4
sw_2_in[1] => Mux13.IN4
sw_2_in[1] => Mux18.IN4
sw_2_in[2] => Mux2.IN4
sw_2_in[2] => Mux7.IN4
sw_2_in[2] => Mux12.IN4
sw_2_in[2] => Mux17.IN4
sw_2_in[3] => Mux1.IN4
sw_2_in[3] => Mux6.IN4
sw_2_in[3] => Mux11.IN4
sw_2_in[3] => Mux16.IN4
sw_2_in[4] => Mux0.IN4
sw_2_in[4] => Mux5.IN4
sw_2_in[4] => Mux10.IN4
sw_2_in[4] => Mux15.IN4
sw_3_in[0] => Mux4.IN5
sw_3_in[0] => Mux9.IN5
sw_3_in[0] => Mux14.IN5
sw_3_in[0] => Mux19.IN5
sw_3_in[1] => Mux3.IN5
sw_3_in[1] => Mux8.IN5
sw_3_in[1] => Mux13.IN5
sw_3_in[1] => Mux18.IN5
sw_3_in[2] => Mux2.IN5
sw_3_in[2] => Mux7.IN5
sw_3_in[2] => Mux12.IN5
sw_3_in[2] => Mux17.IN5
sw_3_in[3] => Mux1.IN5
sw_3_in[3] => Mux6.IN5
sw_3_in[3] => Mux11.IN5
sw_3_in[3] => Mux16.IN5
sw_3_in[4] => Mux0.IN5
sw_3_in[4] => Mux5.IN5
sw_3_in[4] => Mux10.IN5
sw_3_in[4] => Mux15.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_fft_131:\gen_radix_2_last_pass:delay_mid
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2
global_clock_enable => asj_fft_tdl_bit_fft_131:gen_str_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_131:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_imag_o[8]~reg0.ENA
global_clock_enable => data_imag_o[9]~reg0.ENA
global_clock_enable => data_imag_o[10]~reg0.ENA
global_clock_enable => data_imag_o[11]~reg0.ENA
global_clock_enable => data_imag_o[12]~reg0.ENA
global_clock_enable => data_imag_o[13]~reg0.ENA
global_clock_enable => data_imag_o[14]~reg0.ENA
global_clock_enable => data_imag_o[15]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => data_real_o[8]~reg0.ENA
global_clock_enable => data_real_o[9]~reg0.ENA
global_clock_enable => data_real_o[10]~reg0.ENA
global_clock_enable => data_real_o[11]~reg0.ENA
global_clock_enable => data_real_o[12]~reg0.ENA
global_clock_enable => data_real_o[13]~reg0.ENA
global_clock_enable => data_real_o[14]~reg0.ENA
global_clock_enable => data_real_o[15]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_i[9].ENA
global_clock_enable => output_i[10].ENA
global_clock_enable => output_i[11].ENA
global_clock_enable => output_i[12].ENA
global_clock_enable => output_i[13].ENA
global_clock_enable => output_i[14].ENA
global_clock_enable => output_i[15].ENA
global_clock_enable => output_i[16].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => output_r[9].ENA
global_clock_enable => output_r[10].ENA
global_clock_enable => output_r[11].ENA
global_clock_enable => output_r[12].ENA
global_clock_enable => output_r[13].ENA
global_clock_enable => output_r[14].ENA
global_clock_enable => output_r[15].ENA
global_clock_enable => output_r[16].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
global_clock_enable => offset_counter[6].ENA
global_clock_enable => sign_sel.ENA
global_clock_enable => sign_sel_tmp.ENA
clk => asj_fft_tdl_bit_fft_131:gen_str_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_imag_o[8]~reg0.CLK
clk => data_imag_o[9]~reg0.CLK
clk => data_imag_o[10]~reg0.CLK
clk => data_imag_o[11]~reg0.CLK
clk => data_imag_o[12]~reg0.CLK
clk => data_imag_o[13]~reg0.CLK
clk => data_imag_o[14]~reg0.CLK
clk => data_imag_o[15]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => data_real_o[8]~reg0.CLK
clk => data_real_o[9]~reg0.CLK
clk => data_real_o[10]~reg0.CLK
clk => data_real_o[11]~reg0.CLK
clk => data_real_o[12]~reg0.CLK
clk => data_real_o[13]~reg0.CLK
clk => data_real_o[14]~reg0.CLK
clk => data_real_o[15]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_i[9].CLK
clk => output_i[10].CLK
clk => output_i[11].CLK
clk => output_i[12].CLK
clk => output_i[13].CLK
clk => output_i[14].CLK
clk => output_i[15].CLK
clk => output_i[16].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => output_r[9].CLK
clk => output_r[10].CLK
clk => output_r[11].CLK
clk => output_r[12].CLK
clk => output_r[13].CLK
clk => output_r[14].CLK
clk => output_r[15].CLK
clk => output_r[16].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => offset_counter[6].CLK
clk => sign_sel.CLK
clk => sign_sel_tmp.CLK
clk => asj_fft_pround_fft_131:gen_full_rnd:u0.clk
clk => asj_fft_pround_fft_131:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => Add1.IN34
data_1_real_i[0] => Add3.IN17
data_1_real_i[1] => Add1.IN33
data_1_real_i[1] => Add3.IN16
data_1_real_i[2] => Add1.IN32
data_1_real_i[2] => Add3.IN15
data_1_real_i[3] => Add1.IN31
data_1_real_i[3] => Add3.IN14
data_1_real_i[4] => Add1.IN30
data_1_real_i[4] => Add3.IN13
data_1_real_i[5] => Add1.IN29
data_1_real_i[5] => Add3.IN12
data_1_real_i[6] => Add1.IN28
data_1_real_i[6] => Add3.IN11
data_1_real_i[7] => Add1.IN27
data_1_real_i[7] => Add3.IN10
data_1_real_i[8] => Add1.IN26
data_1_real_i[8] => Add3.IN9
data_1_real_i[9] => Add1.IN25
data_1_real_i[9] => Add3.IN8
data_1_real_i[10] => Add1.IN24
data_1_real_i[10] => Add3.IN7
data_1_real_i[11] => Add1.IN23
data_1_real_i[11] => Add3.IN6
data_1_real_i[12] => Add1.IN22
data_1_real_i[12] => Add3.IN5
data_1_real_i[13] => Add1.IN21
data_1_real_i[13] => Add3.IN4
data_1_real_i[14] => Add1.IN20
data_1_real_i[14] => Add3.IN3
data_1_real_i[15] => Add1.IN18
data_1_real_i[15] => Add3.IN1
data_1_real_i[15] => Add1.IN19
data_1_real_i[15] => Add3.IN2
data_2_real_i[0] => Add3.IN34
data_2_real_i[0] => Add1.IN17
data_2_real_i[1] => Add3.IN33
data_2_real_i[1] => Add1.IN16
data_2_real_i[2] => Add3.IN32
data_2_real_i[2] => Add1.IN15
data_2_real_i[3] => Add3.IN31
data_2_real_i[3] => Add1.IN14
data_2_real_i[4] => Add3.IN30
data_2_real_i[4] => Add1.IN13
data_2_real_i[5] => Add3.IN29
data_2_real_i[5] => Add1.IN12
data_2_real_i[6] => Add3.IN28
data_2_real_i[6] => Add1.IN11
data_2_real_i[7] => Add3.IN27
data_2_real_i[7] => Add1.IN10
data_2_real_i[8] => Add3.IN26
data_2_real_i[8] => Add1.IN9
data_2_real_i[9] => Add3.IN25
data_2_real_i[9] => Add1.IN8
data_2_real_i[10] => Add3.IN24
data_2_real_i[10] => Add1.IN7
data_2_real_i[11] => Add3.IN23
data_2_real_i[11] => Add1.IN6
data_2_real_i[12] => Add3.IN22
data_2_real_i[12] => Add1.IN5
data_2_real_i[13] => Add3.IN21
data_2_real_i[13] => Add1.IN4
data_2_real_i[14] => Add3.IN20
data_2_real_i[14] => Add1.IN3
data_2_real_i[15] => Add3.IN18
data_2_real_i[15] => Add3.IN19
data_2_real_i[15] => Add1.IN1
data_2_real_i[15] => Add1.IN2
data_1_imag_i[0] => Add2.IN34
data_1_imag_i[0] => Add4.IN17
data_1_imag_i[1] => Add2.IN33
data_1_imag_i[1] => Add4.IN16
data_1_imag_i[2] => Add2.IN32
data_1_imag_i[2] => Add4.IN15
data_1_imag_i[3] => Add2.IN31
data_1_imag_i[3] => Add4.IN14
data_1_imag_i[4] => Add2.IN30
data_1_imag_i[4] => Add4.IN13
data_1_imag_i[5] => Add2.IN29
data_1_imag_i[5] => Add4.IN12
data_1_imag_i[6] => Add2.IN28
data_1_imag_i[6] => Add4.IN11
data_1_imag_i[7] => Add2.IN27
data_1_imag_i[7] => Add4.IN10
data_1_imag_i[8] => Add2.IN26
data_1_imag_i[8] => Add4.IN9
data_1_imag_i[9] => Add2.IN25
data_1_imag_i[9] => Add4.IN8
data_1_imag_i[10] => Add2.IN24
data_1_imag_i[10] => Add4.IN7
data_1_imag_i[11] => Add2.IN23
data_1_imag_i[11] => Add4.IN6
data_1_imag_i[12] => Add2.IN22
data_1_imag_i[12] => Add4.IN5
data_1_imag_i[13] => Add2.IN21
data_1_imag_i[13] => Add4.IN4
data_1_imag_i[14] => Add2.IN20
data_1_imag_i[14] => Add4.IN3
data_1_imag_i[15] => Add2.IN18
data_1_imag_i[15] => Add4.IN1
data_1_imag_i[15] => Add2.IN19
data_1_imag_i[15] => Add4.IN2
data_2_imag_i[0] => Add4.IN34
data_2_imag_i[0] => Add2.IN17
data_2_imag_i[1] => Add4.IN33
data_2_imag_i[1] => Add2.IN16
data_2_imag_i[2] => Add4.IN32
data_2_imag_i[2] => Add2.IN15
data_2_imag_i[3] => Add4.IN31
data_2_imag_i[3] => Add2.IN14
data_2_imag_i[4] => Add4.IN30
data_2_imag_i[4] => Add2.IN13
data_2_imag_i[5] => Add4.IN29
data_2_imag_i[5] => Add2.IN12
data_2_imag_i[6] => Add4.IN28
data_2_imag_i[6] => Add2.IN11
data_2_imag_i[7] => Add4.IN27
data_2_imag_i[7] => Add2.IN10
data_2_imag_i[8] => Add4.IN26
data_2_imag_i[8] => Add2.IN9
data_2_imag_i[9] => Add4.IN25
data_2_imag_i[9] => Add2.IN8
data_2_imag_i[10] => Add4.IN24
data_2_imag_i[10] => Add2.IN7
data_2_imag_i[11] => Add4.IN23
data_2_imag_i[11] => Add2.IN6
data_2_imag_i[12] => Add4.IN22
data_2_imag_i[12] => Add2.IN5
data_2_imag_i[13] => Add4.IN21
data_2_imag_i[13] => Add2.IN4
data_2_imag_i[14] => Add4.IN20
data_2_imag_i[14] => Add2.IN3
data_2_imag_i[15] => Add4.IN18
data_2_imag_i[15] => Add4.IN19
data_2_imag_i[15] => Add2.IN1
data_2_imag_i[15] => Add2.IN2
data_real_o[0] <= data_real_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[1] <= data_real_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[2] <= data_real_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[3] <= data_real_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[4] <= data_real_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[5] <= data_real_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[6] <= data_real_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[7] <= data_real_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[8] <= data_real_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[9] <= data_real_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[10] <= data_real_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[11] <= data_real_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[12] <= data_real_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[13] <= data_real_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[14] <= data_real_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[15] <= data_real_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[0] <= data_imag_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[1] <= data_imag_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[2] <= data_imag_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[3] <= data_imag_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[4] <= data_imag_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[5] <= data_imag_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[6] <= data_imag_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[7] <= data_imag_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[8] <= data_imag_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[9] <= data_imag_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[10] <= data_imag_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[11] <= data_imag_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[12] <= data_imag_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[13] <= data_imag_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[14] <= data_imag_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[15] <= data_imag_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_val <= asj_fft_tdl_bit_fft_131:gen_str_val:delay_val.data_out


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_tdl_bit_fft_131:\gen_str_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[3].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[1]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_14k:auto_generated.dataa[0]
dataa[1] => add_sub_14k:auto_generated.dataa[1]
dataa[2] => add_sub_14k:auto_generated.dataa[2]
dataa[3] => add_sub_14k:auto_generated.dataa[3]
dataa[4] => add_sub_14k:auto_generated.dataa[4]
dataa[5] => add_sub_14k:auto_generated.dataa[5]
dataa[6] => add_sub_14k:auto_generated.dataa[6]
dataa[7] => add_sub_14k:auto_generated.dataa[7]
dataa[8] => add_sub_14k:auto_generated.dataa[8]
dataa[9] => add_sub_14k:auto_generated.dataa[9]
dataa[10] => add_sub_14k:auto_generated.dataa[10]
dataa[11] => add_sub_14k:auto_generated.dataa[11]
dataa[12] => add_sub_14k:auto_generated.dataa[12]
dataa[13] => add_sub_14k:auto_generated.dataa[13]
dataa[14] => add_sub_14k:auto_generated.dataa[14]
dataa[15] => add_sub_14k:auto_generated.dataa[15]
dataa[16] => add_sub_14k:auto_generated.dataa[16]
dataa[17] => add_sub_14k:auto_generated.dataa[17]
datab[0] => add_sub_14k:auto_generated.datab[0]
datab[1] => add_sub_14k:auto_generated.datab[1]
datab[2] => add_sub_14k:auto_generated.datab[2]
datab[3] => add_sub_14k:auto_generated.datab[3]
datab[4] => add_sub_14k:auto_generated.datab[4]
datab[5] => add_sub_14k:auto_generated.datab[5]
datab[6] => add_sub_14k:auto_generated.datab[6]
datab[7] => add_sub_14k:auto_generated.datab[7]
datab[8] => add_sub_14k:auto_generated.datab[8]
datab[9] => add_sub_14k:auto_generated.datab[9]
datab[10] => add_sub_14k:auto_generated.datab[10]
datab[11] => add_sub_14k:auto_generated.datab[11]
datab[12] => add_sub_14k:auto_generated.datab[12]
datab[13] => add_sub_14k:auto_generated.datab[13]
datab[14] => add_sub_14k:auto_generated.datab[14]
datab[15] => add_sub_14k:auto_generated.datab[15]
datab[16] => add_sub_14k:auto_generated.datab[16]
datab[17] => add_sub_14k:auto_generated.datab[17]
cin => add_sub_14k:auto_generated.cin
add_sub => add_sub_14k:auto_generated.add_sub
clock => add_sub_14k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_14k:auto_generated.clken
result[0] <= add_sub_14k:auto_generated.result[0]
result[1] <= add_sub_14k:auto_generated.result[1]
result[2] <= add_sub_14k:auto_generated.result[2]
result[3] <= add_sub_14k:auto_generated.result[3]
result[4] <= add_sub_14k:auto_generated.result[4]
result[5] <= add_sub_14k:auto_generated.result[5]
result[6] <= add_sub_14k:auto_generated.result[6]
result[7] <= add_sub_14k:auto_generated.result[7]
result[8] <= add_sub_14k:auto_generated.result[8]
result[9] <= add_sub_14k:auto_generated.result[9]
result[10] <= add_sub_14k:auto_generated.result[10]
result[11] <= add_sub_14k:auto_generated.result[11]
result[12] <= add_sub_14k:auto_generated.result[12]
result[13] <= add_sub_14k:auto_generated.result[13]
result[14] <= add_sub_14k:auto_generated.result[14]
result[15] <= add_sub_14k:auto_generated.result[15]
result[16] <= add_sub_14k:auto_generated.result[16]
result[17] <= add_sub_14k:auto_generated.result[17]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN36
cin => op_1.IN37
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN34
dataa[1] => op_1.IN32
dataa[2] => op_1.IN30
dataa[3] => op_1.IN28
dataa[4] => op_1.IN26
dataa[5] => op_1.IN24
dataa[6] => op_1.IN22
dataa[7] => op_1.IN20
dataa[8] => op_1.IN18
dataa[9] => op_1.IN16
dataa[10] => op_1.IN14
dataa[11] => op_1.IN12
dataa[12] => op_1.IN10
dataa[13] => op_1.IN8
dataa[14] => op_1.IN6
dataa[15] => op_1.IN4
dataa[16] => op_1.IN2
dataa[17] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[1]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_14k:auto_generated.dataa[0]
dataa[1] => add_sub_14k:auto_generated.dataa[1]
dataa[2] => add_sub_14k:auto_generated.dataa[2]
dataa[3] => add_sub_14k:auto_generated.dataa[3]
dataa[4] => add_sub_14k:auto_generated.dataa[4]
dataa[5] => add_sub_14k:auto_generated.dataa[5]
dataa[6] => add_sub_14k:auto_generated.dataa[6]
dataa[7] => add_sub_14k:auto_generated.dataa[7]
dataa[8] => add_sub_14k:auto_generated.dataa[8]
dataa[9] => add_sub_14k:auto_generated.dataa[9]
dataa[10] => add_sub_14k:auto_generated.dataa[10]
dataa[11] => add_sub_14k:auto_generated.dataa[11]
dataa[12] => add_sub_14k:auto_generated.dataa[12]
dataa[13] => add_sub_14k:auto_generated.dataa[13]
dataa[14] => add_sub_14k:auto_generated.dataa[14]
dataa[15] => add_sub_14k:auto_generated.dataa[15]
dataa[16] => add_sub_14k:auto_generated.dataa[16]
dataa[17] => add_sub_14k:auto_generated.dataa[17]
datab[0] => add_sub_14k:auto_generated.datab[0]
datab[1] => add_sub_14k:auto_generated.datab[1]
datab[2] => add_sub_14k:auto_generated.datab[2]
datab[3] => add_sub_14k:auto_generated.datab[3]
datab[4] => add_sub_14k:auto_generated.datab[4]
datab[5] => add_sub_14k:auto_generated.datab[5]
datab[6] => add_sub_14k:auto_generated.datab[6]
datab[7] => add_sub_14k:auto_generated.datab[7]
datab[8] => add_sub_14k:auto_generated.datab[8]
datab[9] => add_sub_14k:auto_generated.datab[9]
datab[10] => add_sub_14k:auto_generated.datab[10]
datab[11] => add_sub_14k:auto_generated.datab[11]
datab[12] => add_sub_14k:auto_generated.datab[12]
datab[13] => add_sub_14k:auto_generated.datab[13]
datab[14] => add_sub_14k:auto_generated.datab[14]
datab[15] => add_sub_14k:auto_generated.datab[15]
datab[16] => add_sub_14k:auto_generated.datab[16]
datab[17] => add_sub_14k:auto_generated.datab[17]
cin => add_sub_14k:auto_generated.cin
add_sub => add_sub_14k:auto_generated.add_sub
clock => add_sub_14k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_14k:auto_generated.clken
result[0] <= add_sub_14k:auto_generated.result[0]
result[1] <= add_sub_14k:auto_generated.result[1]
result[2] <= add_sub_14k:auto_generated.result[2]
result[3] <= add_sub_14k:auto_generated.result[3]
result[4] <= add_sub_14k:auto_generated.result[4]
result[5] <= add_sub_14k:auto_generated.result[5]
result[6] <= add_sub_14k:auto_generated.result[6]
result[7] <= add_sub_14k:auto_generated.result[7]
result[8] <= add_sub_14k:auto_generated.result[8]
result[9] <= add_sub_14k:auto_generated.result[9]
result[10] <= add_sub_14k:auto_generated.result[10]
result[11] <= add_sub_14k:auto_generated.result[11]
result[12] <= add_sub_14k:auto_generated.result[12]
result[13] <= add_sub_14k:auto_generated.result[13]
result[14] <= add_sub_14k:auto_generated.result[14]
result[15] <= add_sub_14k:auto_generated.result[15]
result[16] <= add_sub_14k:auto_generated.result[16]
result[17] <= add_sub_14k:auto_generated.result[17]
cout <= <GND>
overflow <= <GND>


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpp_serial_r2_fft_131:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_131:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_14k:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN36
cin => op_1.IN37
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN34
dataa[1] => op_1.IN32
dataa[2] => op_1.IN30
dataa[3] => op_1.IN28
dataa[4] => op_1.IN26
dataa[5] => op_1.IN24
dataa[6] => op_1.IN22
dataa[7] => op_1.IN20
dataa[8] => op_1.IN18
dataa[9] => op_1.IN16
dataa[10] => op_1.IN14
dataa[11] => op_1.IN12
dataa[12] => op_1.IN10
dataa[13] => op_1.IN8
dataa[14] => op_1.IN6
dataa[15] => op_1.IN4
dataa[16] => op_1.IN2
dataa[17] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_lpp_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[3].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus
sys_clk => sys_clk.IN1
sys_rst => data_imag[0].ACLR
sys_rst => data_imag[1].ACLR
sys_rst => data_imag[2].ACLR
sys_rst => data_imag[3].ACLR
sys_rst => data_imag[4].ACLR
sys_rst => data_imag[5].ACLR
sys_rst => data_imag[6].ACLR
sys_rst => data_imag[7].ACLR
sys_rst => data_imag[8].ACLR
sys_rst => data_imag[9].ACLR
sys_rst => data_imag[10].ACLR
sys_rst => data_imag[11].ACLR
sys_rst => data_imag[12].ACLR
sys_rst => data_imag[13].ACLR
sys_rst => data_imag[14].ACLR
sys_rst => data_imag[15].ACLR
sys_rst => data_real[0].ACLR
sys_rst => data_real[1].ACLR
sys_rst => data_real[2].ACLR
sys_rst => data_real[3].ACLR
sys_rst => data_real[4].ACLR
sys_rst => data_real[5].ACLR
sys_rst => data_real[6].ACLR
sys_rst => data_real[7].ACLR
sys_rst => data_real[8].ACLR
sys_rst => data_real[9].ACLR
sys_rst => data_real[10].ACLR
sys_rst => data_real[11].ACLR
sys_rst => data_real[12].ACLR
sys_rst => data_real[13].ACLR
sys_rst => data_real[14].ACLR
sys_rst => data_real[15].ACLR
sys_rst => source_data[0].ACLR
sys_rst => source_data[1].ACLR
sys_rst => source_data[2].ACLR
sys_rst => source_data[3].ACLR
sys_rst => source_data[4].ACLR
sys_rst => source_data[5].ACLR
sys_rst => source_data[6].ACLR
sys_rst => source_data[7].ACLR
sys_rst => source_data[8].ACLR
sys_rst => source_data[9].ACLR
sys_rst => source_data[10].ACLR
sys_rst => source_data[11].ACLR
sys_rst => source_data[12].ACLR
sys_rst => source_data[13].ACLR
sys_rst => source_data[14].ACLR
sys_rst => source_data[15].ACLR
sys_rst => source_data[16].ACLR
sys_rst => source_data[17].ACLR
sys_rst => source_data[18].ACLR
sys_rst => source_data[19].ACLR
sys_rst => source_data[20].ACLR
sys_rst => source_data[21].ACLR
sys_rst => source_data[22].ACLR
sys_rst => source_data[23].ACLR
sys_rst => source_data[24].ACLR
sys_rst => source_data[25].ACLR
sys_rst => source_data[26].ACLR
sys_rst => source_data[27].ACLR
sys_rst => source_data[28].ACLR
sys_rst => source_data[29].ACLR
sys_rst => source_data[30].ACLR
sys_rst => source_data[31].ACLR
sys_rst => data_valid2.ACLR
sys_rst => data_valid1.ACLR
sys_rst => data_valid~reg0.ACLR
sys_rst => data_eop2.ACLR
sys_rst => data_eop1.ACLR
sys_rst => data_eop~reg0.ACLR
sys_rst => data_sop2.ACLR
sys_rst => data_sop1.ACLR
sys_rst => data_sop~reg0.ACLR
source_real[0] => data_real.DATAB
source_real[0] => Add0.IN32
source_real[1] => data_real.DATAB
source_real[1] => Add0.IN31
source_real[2] => data_real.DATAB
source_real[2] => Add0.IN30
source_real[3] => data_real.DATAB
source_real[3] => Add0.IN29
source_real[4] => data_real.DATAB
source_real[4] => Add0.IN28
source_real[5] => data_real.DATAB
source_real[5] => Add0.IN27
source_real[6] => data_real.DATAB
source_real[6] => Add0.IN26
source_real[7] => data_real.DATAB
source_real[7] => Add0.IN25
source_real[8] => data_real.DATAB
source_real[8] => Add0.IN24
source_real[9] => data_real.DATAB
source_real[9] => Add0.IN23
source_real[10] => data_real.DATAB
source_real[10] => Add0.IN22
source_real[11] => data_real.DATAB
source_real[11] => Add0.IN21
source_real[12] => data_real.DATAB
source_real[12] => Add0.IN20
source_real[13] => data_real.DATAB
source_real[13] => Add0.IN19
source_real[14] => data_real.DATAB
source_real[14] => Add0.IN18
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => data_real.OUTPUTSELECT
source_real[15] => Add0.IN17
source_imag[0] => data_imag.DATAB
source_imag[0] => Add1.IN32
source_imag[1] => data_imag.DATAB
source_imag[1] => Add1.IN31
source_imag[2] => data_imag.DATAB
source_imag[2] => Add1.IN30
source_imag[3] => data_imag.DATAB
source_imag[3] => Add1.IN29
source_imag[4] => data_imag.DATAB
source_imag[4] => Add1.IN28
source_imag[5] => data_imag.DATAB
source_imag[5] => Add1.IN27
source_imag[6] => data_imag.DATAB
source_imag[6] => Add1.IN26
source_imag[7] => data_imag.DATAB
source_imag[7] => Add1.IN25
source_imag[8] => data_imag.DATAB
source_imag[8] => Add1.IN24
source_imag[9] => data_imag.DATAB
source_imag[9] => Add1.IN23
source_imag[10] => data_imag.DATAB
source_imag[10] => Add1.IN22
source_imag[11] => data_imag.DATAB
source_imag[11] => Add1.IN21
source_imag[12] => data_imag.DATAB
source_imag[12] => Add1.IN20
source_imag[13] => data_imag.DATAB
source_imag[13] => Add1.IN19
source_imag[14] => data_imag.DATAB
source_imag[14] => Add1.IN18
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => data_imag.OUTPUTSELECT
source_imag[15] => Add1.IN17
source_sop => data_sop1.DATAIN
source_eop => data_eop1.DATAIN
source_valid => data_valid1.DATAIN
data_modulus[0] <= sqrt:sqrt_inst.q
data_modulus[1] <= sqrt:sqrt_inst.q
data_modulus[2] <= sqrt:sqrt_inst.q
data_modulus[3] <= sqrt:sqrt_inst.q
data_modulus[4] <= sqrt:sqrt_inst.q
data_modulus[5] <= sqrt:sqrt_inst.q
data_modulus[6] <= sqrt:sqrt_inst.q
data_modulus[7] <= sqrt:sqrt_inst.q
data_modulus[8] <= sqrt:sqrt_inst.q
data_modulus[9] <= sqrt:sqrt_inst.q
data_modulus[10] <= sqrt:sqrt_inst.q
data_modulus[11] <= sqrt:sqrt_inst.q
data_modulus[12] <= sqrt:sqrt_inst.q
data_modulus[13] <= sqrt:sqrt_inst.q
data_modulus[14] <= sqrt:sqrt_inst.q
data_modulus[15] <= sqrt:sqrt_inst.q
data_sop <= data_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_eop <= data_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst
clk => clk.IN1
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
radical[21] => radical[21].IN1
radical[22] => radical[22].IN1
radical[23] => radical[23].IN1
radical[24] => radical[24].IN1
radical[25] => radical[25].IN1
radical[26] => radical[26].IN1
radical[27] => radical[27].IN1
radical[28] => radical[28].IN1
radical[29] => radical[29].IN1
radical[30] => radical[30].IN1
radical[31] => radical[31].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
q[11] <= altsqrt:ALTSQRT_component.q
q[12] <= altsqrt:ALTSQRT_component.q
q[13] <= altsqrt:ALTSQRT_component.q
q[14] <= altsqrt:ALTSQRT_component.q
q[15] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder
remainder[12] <= altsqrt:ALTSQRT_component.remainder
remainder[13] <= altsqrt:ALTSQRT_component.remainder
remainder[14] <= altsqrt:ALTSQRT_component.remainder
remainder[15] <= altsqrt:ALTSQRT_component.remainder
remainder[16] <= altsqrt:ALTSQRT_component.remainder


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
radical[21] => dffpipe:a_delay.d[21]
radical[22] => dffpipe:a_delay.d[22]
radical[23] => dffpipe:a_delay.d[23]
radical[24] => dffpipe:a_delay.d[24]
radical[25] => dffpipe:a_delay.d[25]
radical[26] => dffpipe:a_delay.d[26]
radical[27] => dffpipe:a_delay.d[27]
radical[28] => dffpipe:a_delay.d[28]
radical[29] => dffpipe:a_delay.d[29]
radical[30] => dffpipe:a_delay.d[30]
radical[31] => dffpipe:a_delay.d[31]
clk => dffpipe:b_dffe[15].clock
clk => dffpipe:b_dffe[14].clock
clk => dffpipe:b_dffe[13].clock
clk => dffpipe:b_dffe[12].clock
clk => dffpipe:b_dffe[11].clock
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[15].clock
clk => dffpipe:r_dffe[14].clock
clk => dffpipe:r_dffe[13].clock
clk => dffpipe:r_dffe[12].clock
clk => dffpipe:r_dffe[11].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[15].ena
ena => dffpipe:b_dffe[14].ena
ena => dffpipe:b_dffe[13].ena
ena => dffpipe:b_dffe[12].ena
ena => dffpipe:b_dffe[11].ena
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[15].ena
ena => dffpipe:r_dffe[14].ena
ena => dffpipe:r_dffe[13].ena
ena => dffpipe:r_dffe[12].ena
ena => dffpipe:r_dffe[11].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
q[11] <= dffpipe:q_final_dff.q[11]
q[12] <= dffpipe:q_final_dff.q[12]
q[13] <= dffpipe:q_final_dff.q[13]
q[14] <= dffpipe:q_final_dff.q[14]
q[15] <= dffpipe:q_final_dff.q[15]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]
remainder[12] <= dffpipe:r_final_dff.q[12]
remainder[13] <= dffpipe:r_final_dff.q[13]
remainder[14] <= dffpipe:r_final_dff.q[14]
remainder[15] <= dffpipe:r_final_dff.q[15]
remainder[16] <= dffpipe:r_final_dff.q[16]


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[15]
dataa[0] => add_sub_vqc:auto_generated.dataa[0]
dataa[1] => add_sub_vqc:auto_generated.dataa[1]
dataa[2] => add_sub_vqc:auto_generated.dataa[2]
dataa[3] => add_sub_vqc:auto_generated.dataa[3]
dataa[4] => add_sub_vqc:auto_generated.dataa[4]
dataa[5] => add_sub_vqc:auto_generated.dataa[5]
dataa[6] => add_sub_vqc:auto_generated.dataa[6]
dataa[7] => add_sub_vqc:auto_generated.dataa[7]
dataa[8] => add_sub_vqc:auto_generated.dataa[8]
dataa[9] => add_sub_vqc:auto_generated.dataa[9]
dataa[10] => add_sub_vqc:auto_generated.dataa[10]
dataa[11] => add_sub_vqc:auto_generated.dataa[11]
dataa[12] => add_sub_vqc:auto_generated.dataa[12]
dataa[13] => add_sub_vqc:auto_generated.dataa[13]
dataa[14] => add_sub_vqc:auto_generated.dataa[14]
dataa[15] => add_sub_vqc:auto_generated.dataa[15]
dataa[16] => add_sub_vqc:auto_generated.dataa[16]
dataa[17] => add_sub_vqc:auto_generated.dataa[17]
datab[0] => add_sub_vqc:auto_generated.datab[0]
datab[1] => add_sub_vqc:auto_generated.datab[1]
datab[2] => add_sub_vqc:auto_generated.datab[2]
datab[3] => add_sub_vqc:auto_generated.datab[3]
datab[4] => add_sub_vqc:auto_generated.datab[4]
datab[5] => add_sub_vqc:auto_generated.datab[5]
datab[6] => add_sub_vqc:auto_generated.datab[6]
datab[7] => add_sub_vqc:auto_generated.datab[7]
datab[8] => add_sub_vqc:auto_generated.datab[8]
datab[9] => add_sub_vqc:auto_generated.datab[9]
datab[10] => add_sub_vqc:auto_generated.datab[10]
datab[11] => add_sub_vqc:auto_generated.datab[11]
datab[12] => add_sub_vqc:auto_generated.datab[12]
datab[13] => add_sub_vqc:auto_generated.datab[13]
datab[14] => add_sub_vqc:auto_generated.datab[14]
datab[15] => add_sub_vqc:auto_generated.datab[15]
datab[16] => add_sub_vqc:auto_generated.datab[16]
datab[17] => add_sub_vqc:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vqc:auto_generated.result[0]
result[1] <= add_sub_vqc:auto_generated.result[1]
result[2] <= add_sub_vqc:auto_generated.result[2]
result[3] <= add_sub_vqc:auto_generated.result[3]
result[4] <= add_sub_vqc:auto_generated.result[4]
result[5] <= add_sub_vqc:auto_generated.result[5]
result[6] <= add_sub_vqc:auto_generated.result[6]
result[7] <= add_sub_vqc:auto_generated.result[7]
result[8] <= add_sub_vqc:auto_generated.result[8]
result[9] <= add_sub_vqc:auto_generated.result[9]
result[10] <= add_sub_vqc:auto_generated.result[10]
result[11] <= add_sub_vqc:auto_generated.result[11]
result[12] <= add_sub_vqc:auto_generated.result[12]
result[13] <= add_sub_vqc:auto_generated.result[13]
result[14] <= add_sub_vqc:auto_generated.result[14]
result[15] <= add_sub_vqc:auto_generated.result[15]
result[16] <= add_sub_vqc:auto_generated.result[16]
result[17] <= add_sub_vqc:auto_generated.result[17]
cout <= add_sub_vqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[15]|add_sub_vqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[14]
dataa[0] => add_sub_uqc:auto_generated.dataa[0]
dataa[1] => add_sub_uqc:auto_generated.dataa[1]
dataa[2] => add_sub_uqc:auto_generated.dataa[2]
dataa[3] => add_sub_uqc:auto_generated.dataa[3]
dataa[4] => add_sub_uqc:auto_generated.dataa[4]
dataa[5] => add_sub_uqc:auto_generated.dataa[5]
dataa[6] => add_sub_uqc:auto_generated.dataa[6]
dataa[7] => add_sub_uqc:auto_generated.dataa[7]
dataa[8] => add_sub_uqc:auto_generated.dataa[8]
dataa[9] => add_sub_uqc:auto_generated.dataa[9]
dataa[10] => add_sub_uqc:auto_generated.dataa[10]
dataa[11] => add_sub_uqc:auto_generated.dataa[11]
dataa[12] => add_sub_uqc:auto_generated.dataa[12]
dataa[13] => add_sub_uqc:auto_generated.dataa[13]
dataa[14] => add_sub_uqc:auto_generated.dataa[14]
dataa[15] => add_sub_uqc:auto_generated.dataa[15]
dataa[16] => add_sub_uqc:auto_generated.dataa[16]
datab[0] => add_sub_uqc:auto_generated.datab[0]
datab[1] => add_sub_uqc:auto_generated.datab[1]
datab[2] => add_sub_uqc:auto_generated.datab[2]
datab[3] => add_sub_uqc:auto_generated.datab[3]
datab[4] => add_sub_uqc:auto_generated.datab[4]
datab[5] => add_sub_uqc:auto_generated.datab[5]
datab[6] => add_sub_uqc:auto_generated.datab[6]
datab[7] => add_sub_uqc:auto_generated.datab[7]
datab[8] => add_sub_uqc:auto_generated.datab[8]
datab[9] => add_sub_uqc:auto_generated.datab[9]
datab[10] => add_sub_uqc:auto_generated.datab[10]
datab[11] => add_sub_uqc:auto_generated.datab[11]
datab[12] => add_sub_uqc:auto_generated.datab[12]
datab[13] => add_sub_uqc:auto_generated.datab[13]
datab[14] => add_sub_uqc:auto_generated.datab[14]
datab[15] => add_sub_uqc:auto_generated.datab[15]
datab[16] => add_sub_uqc:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqc:auto_generated.result[0]
result[1] <= add_sub_uqc:auto_generated.result[1]
result[2] <= add_sub_uqc:auto_generated.result[2]
result[3] <= add_sub_uqc:auto_generated.result[3]
result[4] <= add_sub_uqc:auto_generated.result[4]
result[5] <= add_sub_uqc:auto_generated.result[5]
result[6] <= add_sub_uqc:auto_generated.result[6]
result[7] <= add_sub_uqc:auto_generated.result[7]
result[8] <= add_sub_uqc:auto_generated.result[8]
result[9] <= add_sub_uqc:auto_generated.result[9]
result[10] <= add_sub_uqc:auto_generated.result[10]
result[11] <= add_sub_uqc:auto_generated.result[11]
result[12] <= add_sub_uqc:auto_generated.result[12]
result[13] <= add_sub_uqc:auto_generated.result[13]
result[14] <= add_sub_uqc:auto_generated.result[14]
result[15] <= add_sub_uqc:auto_generated.result[15]
result[16] <= add_sub_uqc:auto_generated.result[16]
cout <= add_sub_uqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[14]|add_sub_uqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN35
dataa[1] => op_1.IN33
dataa[2] => op_1.IN31
dataa[3] => op_1.IN29
dataa[4] => op_1.IN27
dataa[5] => op_1.IN25
dataa[6] => op_1.IN23
dataa[7] => op_1.IN21
dataa[8] => op_1.IN19
dataa[9] => op_1.IN17
dataa[10] => op_1.IN15
dataa[11] => op_1.IN13
dataa[12] => op_1.IN11
dataa[13] => op_1.IN9
dataa[14] => op_1.IN7
dataa[15] => op_1.IN5
dataa[16] => op_1.IN3
datab[0] => op_1.IN36
datab[1] => op_1.IN34
datab[2] => op_1.IN32
datab[3] => op_1.IN30
datab[4] => op_1.IN28
datab[5] => op_1.IN26
datab[6] => op_1.IN24
datab[7] => op_1.IN22
datab[8] => op_1.IN20
datab[9] => op_1.IN18
datab[10] => op_1.IN16
datab[11] => op_1.IN14
datab[12] => op_1.IN12
datab[13] => op_1.IN10
datab[14] => op_1.IN8
datab[15] => op_1.IN6
datab[16] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[13]
dataa[0] => add_sub_tqc:auto_generated.dataa[0]
dataa[1] => add_sub_tqc:auto_generated.dataa[1]
dataa[2] => add_sub_tqc:auto_generated.dataa[2]
dataa[3] => add_sub_tqc:auto_generated.dataa[3]
dataa[4] => add_sub_tqc:auto_generated.dataa[4]
dataa[5] => add_sub_tqc:auto_generated.dataa[5]
dataa[6] => add_sub_tqc:auto_generated.dataa[6]
dataa[7] => add_sub_tqc:auto_generated.dataa[7]
dataa[8] => add_sub_tqc:auto_generated.dataa[8]
dataa[9] => add_sub_tqc:auto_generated.dataa[9]
dataa[10] => add_sub_tqc:auto_generated.dataa[10]
dataa[11] => add_sub_tqc:auto_generated.dataa[11]
dataa[12] => add_sub_tqc:auto_generated.dataa[12]
dataa[13] => add_sub_tqc:auto_generated.dataa[13]
dataa[14] => add_sub_tqc:auto_generated.dataa[14]
dataa[15] => add_sub_tqc:auto_generated.dataa[15]
datab[0] => add_sub_tqc:auto_generated.datab[0]
datab[1] => add_sub_tqc:auto_generated.datab[1]
datab[2] => add_sub_tqc:auto_generated.datab[2]
datab[3] => add_sub_tqc:auto_generated.datab[3]
datab[4] => add_sub_tqc:auto_generated.datab[4]
datab[5] => add_sub_tqc:auto_generated.datab[5]
datab[6] => add_sub_tqc:auto_generated.datab[6]
datab[7] => add_sub_tqc:auto_generated.datab[7]
datab[8] => add_sub_tqc:auto_generated.datab[8]
datab[9] => add_sub_tqc:auto_generated.datab[9]
datab[10] => add_sub_tqc:auto_generated.datab[10]
datab[11] => add_sub_tqc:auto_generated.datab[11]
datab[12] => add_sub_tqc:auto_generated.datab[12]
datab[13] => add_sub_tqc:auto_generated.datab[13]
datab[14] => add_sub_tqc:auto_generated.datab[14]
datab[15] => add_sub_tqc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tqc:auto_generated.result[0]
result[1] <= add_sub_tqc:auto_generated.result[1]
result[2] <= add_sub_tqc:auto_generated.result[2]
result[3] <= add_sub_tqc:auto_generated.result[3]
result[4] <= add_sub_tqc:auto_generated.result[4]
result[5] <= add_sub_tqc:auto_generated.result[5]
result[6] <= add_sub_tqc:auto_generated.result[6]
result[7] <= add_sub_tqc:auto_generated.result[7]
result[8] <= add_sub_tqc:auto_generated.result[8]
result[9] <= add_sub_tqc:auto_generated.result[9]
result[10] <= add_sub_tqc:auto_generated.result[10]
result[11] <= add_sub_tqc:auto_generated.result[11]
result[12] <= add_sub_tqc:auto_generated.result[12]
result[13] <= add_sub_tqc:auto_generated.result[13]
result[14] <= add_sub_tqc:auto_generated.result[14]
result[15] <= add_sub_tqc:auto_generated.result[15]
cout <= add_sub_tqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[13]|add_sub_tqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]
dataa[0] => add_sub_sqc:auto_generated.dataa[0]
dataa[1] => add_sub_sqc:auto_generated.dataa[1]
dataa[2] => add_sub_sqc:auto_generated.dataa[2]
dataa[3] => add_sub_sqc:auto_generated.dataa[3]
dataa[4] => add_sub_sqc:auto_generated.dataa[4]
dataa[5] => add_sub_sqc:auto_generated.dataa[5]
dataa[6] => add_sub_sqc:auto_generated.dataa[6]
dataa[7] => add_sub_sqc:auto_generated.dataa[7]
dataa[8] => add_sub_sqc:auto_generated.dataa[8]
dataa[9] => add_sub_sqc:auto_generated.dataa[9]
dataa[10] => add_sub_sqc:auto_generated.dataa[10]
dataa[11] => add_sub_sqc:auto_generated.dataa[11]
dataa[12] => add_sub_sqc:auto_generated.dataa[12]
dataa[13] => add_sub_sqc:auto_generated.dataa[13]
dataa[14] => add_sub_sqc:auto_generated.dataa[14]
datab[0] => add_sub_sqc:auto_generated.datab[0]
datab[1] => add_sub_sqc:auto_generated.datab[1]
datab[2] => add_sub_sqc:auto_generated.datab[2]
datab[3] => add_sub_sqc:auto_generated.datab[3]
datab[4] => add_sub_sqc:auto_generated.datab[4]
datab[5] => add_sub_sqc:auto_generated.datab[5]
datab[6] => add_sub_sqc:auto_generated.datab[6]
datab[7] => add_sub_sqc:auto_generated.datab[7]
datab[8] => add_sub_sqc:auto_generated.datab[8]
datab[9] => add_sub_sqc:auto_generated.datab[9]
datab[10] => add_sub_sqc:auto_generated.datab[10]
datab[11] => add_sub_sqc:auto_generated.datab[11]
datab[12] => add_sub_sqc:auto_generated.datab[12]
datab[13] => add_sub_sqc:auto_generated.datab[13]
datab[14] => add_sub_sqc:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sqc:auto_generated.result[0]
result[1] <= add_sub_sqc:auto_generated.result[1]
result[2] <= add_sub_sqc:auto_generated.result[2]
result[3] <= add_sub_sqc:auto_generated.result[3]
result[4] <= add_sub_sqc:auto_generated.result[4]
result[5] <= add_sub_sqc:auto_generated.result[5]
result[6] <= add_sub_sqc:auto_generated.result[6]
result[7] <= add_sub_sqc:auto_generated.result[7]
result[8] <= add_sub_sqc:auto_generated.result[8]
result[9] <= add_sub_sqc:auto_generated.result[9]
result[10] <= add_sub_sqc:auto_generated.result[10]
result[11] <= add_sub_sqc:auto_generated.result[11]
result[12] <= add_sub_sqc:auto_generated.result[12]
result[13] <= add_sub_sqc:auto_generated.result[13]
result[14] <= add_sub_sqc:auto_generated.result[14]
cout <= add_sub_sqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[12]|add_sub_sqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]
dataa[0] => add_sub_rqc:auto_generated.dataa[0]
dataa[1] => add_sub_rqc:auto_generated.dataa[1]
dataa[2] => add_sub_rqc:auto_generated.dataa[2]
dataa[3] => add_sub_rqc:auto_generated.dataa[3]
dataa[4] => add_sub_rqc:auto_generated.dataa[4]
dataa[5] => add_sub_rqc:auto_generated.dataa[5]
dataa[6] => add_sub_rqc:auto_generated.dataa[6]
dataa[7] => add_sub_rqc:auto_generated.dataa[7]
dataa[8] => add_sub_rqc:auto_generated.dataa[8]
dataa[9] => add_sub_rqc:auto_generated.dataa[9]
dataa[10] => add_sub_rqc:auto_generated.dataa[10]
dataa[11] => add_sub_rqc:auto_generated.dataa[11]
dataa[12] => add_sub_rqc:auto_generated.dataa[12]
dataa[13] => add_sub_rqc:auto_generated.dataa[13]
datab[0] => add_sub_rqc:auto_generated.datab[0]
datab[1] => add_sub_rqc:auto_generated.datab[1]
datab[2] => add_sub_rqc:auto_generated.datab[2]
datab[3] => add_sub_rqc:auto_generated.datab[3]
datab[4] => add_sub_rqc:auto_generated.datab[4]
datab[5] => add_sub_rqc:auto_generated.datab[5]
datab[6] => add_sub_rqc:auto_generated.datab[6]
datab[7] => add_sub_rqc:auto_generated.datab[7]
datab[8] => add_sub_rqc:auto_generated.datab[8]
datab[9] => add_sub_rqc:auto_generated.datab[9]
datab[10] => add_sub_rqc:auto_generated.datab[10]
datab[11] => add_sub_rqc:auto_generated.datab[11]
datab[12] => add_sub_rqc:auto_generated.datab[12]
datab[13] => add_sub_rqc:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rqc:auto_generated.result[0]
result[1] <= add_sub_rqc:auto_generated.result[1]
result[2] <= add_sub_rqc:auto_generated.result[2]
result[3] <= add_sub_rqc:auto_generated.result[3]
result[4] <= add_sub_rqc:auto_generated.result[4]
result[5] <= add_sub_rqc:auto_generated.result[5]
result[6] <= add_sub_rqc:auto_generated.result[6]
result[7] <= add_sub_rqc:auto_generated.result[7]
result[8] <= add_sub_rqc:auto_generated.result[8]
result[9] <= add_sub_rqc:auto_generated.result[9]
result[10] <= add_sub_rqc:auto_generated.result[10]
result[11] <= add_sub_rqc:auto_generated.result[11]
result[12] <= add_sub_rqc:auto_generated.result[12]
result[13] <= add_sub_rqc:auto_generated.result[13]
cout <= add_sub_rqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[11]|add_sub_rqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN29
dataa[1] => op_1.IN27
dataa[2] => op_1.IN25
dataa[3] => op_1.IN23
dataa[4] => op_1.IN21
dataa[5] => op_1.IN19
dataa[6] => op_1.IN17
dataa[7] => op_1.IN15
dataa[8] => op_1.IN13
dataa[9] => op_1.IN11
dataa[10] => op_1.IN9
dataa[11] => op_1.IN7
dataa[12] => op_1.IN5
dataa[13] => op_1.IN3
datab[0] => op_1.IN30
datab[1] => op_1.IN28
datab[2] => op_1.IN26
datab[3] => op_1.IN24
datab[4] => op_1.IN22
datab[5] => op_1.IN20
datab[6] => op_1.IN18
datab[7] => op_1.IN16
datab[8] => op_1.IN14
datab[9] => op_1.IN12
datab[10] => op_1.IN10
datab[11] => op_1.IN8
datab[12] => op_1.IN6
datab[13] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|LPM_ADD_SUB:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => sr[0][31].CLK
clock => sr[0][30].CLK
clock => sr[0][29].CLK
clock => sr[0][28].CLK
clock => sr[0][27].CLK
clock => sr[0][26].CLK
clock => sr[0][25].CLK
clock => sr[0][24].CLK
clock => sr[0][23].CLK
clock => sr[0][22].CLK
clock => sr[0][21].CLK
clock => sr[0][20].CLK
clock => sr[0][19].CLK
clock => sr[0][18].CLK
clock => sr[0][17].CLK
clock => sr[0][16].CLK
clock => sr[0][15].CLK
clock => sr[0][14].CLK
clock => sr[0][13].CLK
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
d[13] => pq[0][13].DATAIN
d[13] => sr[0][13].IN0
d[14] => pq[0][14].DATAIN
d[14] => sr[0][14].IN0
d[15] => pq[0][15].DATAIN
d[15] => sr[0][15].IN0
d[16] => pq[0][16].DATAIN
d[16] => sr[0][16].IN0
d[17] => pq[0][17].DATAIN
d[17] => sr[0][17].IN0
d[18] => pq[0][18].DATAIN
d[18] => sr[0][18].IN0
d[19] => pq[0][19].DATAIN
d[19] => sr[0][19].IN0
d[20] => pq[0][20].DATAIN
d[20] => sr[0][20].IN0
d[21] => pq[0][21].DATAIN
d[21] => sr[0][21].IN0
d[22] => pq[0][22].DATAIN
d[22] => sr[0][22].IN0
d[23] => pq[0][23].DATAIN
d[23] => sr[0][23].IN0
d[24] => pq[0][24].DATAIN
d[24] => sr[0][24].IN0
d[25] => pq[0][25].DATAIN
d[25] => sr[0][25].IN0
d[26] => pq[0][26].DATAIN
d[26] => sr[0][26].IN0
d[27] => pq[0][27].DATAIN
d[27] => sr[0][27].IN0
d[28] => pq[0][28].DATAIN
d[28] => sr[0][28].IN0
d[29] => pq[0][29].DATAIN
d[29] => sr[0][29].IN0
d[30] => pq[0][30].DATAIN
d[30] => sr[0][30].IN0
d[31] => pq[0][31].DATAIN
d[31] => sr[0][31].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
pq[0][23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
pq[0][24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
pq[0][25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
pq[0][26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
pq[0][27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
pq[0][28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
pq[0][29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
pq[0][30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
pq[0][31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][13] <= sr[0][13].DB_MAX_OUTPUT_PORT_TYPE
pq[1][14] <= sr[0][14].DB_MAX_OUTPUT_PORT_TYPE
pq[1][15] <= sr[0][15].DB_MAX_OUTPUT_PORT_TYPE
pq[1][16] <= sr[0][16].DB_MAX_OUTPUT_PORT_TYPE
pq[1][17] <= sr[0][17].DB_MAX_OUTPUT_PORT_TYPE
pq[1][18] <= sr[0][18].DB_MAX_OUTPUT_PORT_TYPE
pq[1][19] <= sr[0][19].DB_MAX_OUTPUT_PORT_TYPE
pq[1][20] <= sr[0][20].DB_MAX_OUTPUT_PORT_TYPE
pq[1][21] <= sr[0][21].DB_MAX_OUTPUT_PORT_TYPE
pq[1][22] <= sr[0][22].DB_MAX_OUTPUT_PORT_TYPE
pq[1][23] <= sr[0][23].DB_MAX_OUTPUT_PORT_TYPE
pq[1][24] <= sr[0][24].DB_MAX_OUTPUT_PORT_TYPE
pq[1][25] <= sr[0][25].DB_MAX_OUTPUT_PORT_TYPE
pq[1][26] <= sr[0][26].DB_MAX_OUTPUT_PORT_TYPE
pq[1][27] <= sr[0][27].DB_MAX_OUTPUT_PORT_TYPE
pq[1][28] <= sr[0][28].DB_MAX_OUTPUT_PORT_TYPE
pq[1][29] <= sr[0][29].DB_MAX_OUTPUT_PORT_TYPE
pq[1][30] <= sr[0][30].DB_MAX_OUTPUT_PORT_TYPE
pq[1][31] <= sr[0][31].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][31].ENA
ena => sr[0][30].ENA
ena => sr[0][29].ENA
ena => sr[0][28].ENA
ena => sr[0][27].ENA
ena => sr[0][26].ENA
ena => sr[0][25].ENA
ena => sr[0][24].ENA
ena => sr[0][23].ENA
ena => sr[0][22].ENA
ena => sr[0][21].ENA
ena => sr[0][20].ENA
ena => sr[0][19].ENA
ena => sr[0][18].ENA
ena => sr[0][17].ENA
ena => sr[0][16].ENA
ena => sr[0][15].ENA
ena => sr[0][14].ENA
ena => sr[0][13].ENA
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][31].ACLR
clrn => sr[0][30].ACLR
clrn => sr[0][29].ACLR
clrn => sr[0][28].ACLR
clrn => sr[0][27].ACLR
clrn => sr[0][26].ACLR
clrn => sr[0][25].ACLR
clrn => sr[0][24].ACLR
clrn => sr[0][23].ACLR
clrn => sr[0][22].ACLR
clrn => sr[0][21].ACLR
clrn => sr[0][20].ACLR
clrn => sr[0][19].ACLR
clrn => sr[0][18].ACLR
clrn => sr[0][17].ACLR
clrn => sr[0][16].ACLR
clrn => sr[0][15].ACLR
clrn => sr[0][14].ACLR
clrn => sr[0][13].ACLR
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][31].PRESET
prn => sr[0][30].PRESET
prn => sr[0][29].PRESET
prn => sr[0][28].PRESET
prn => sr[0][27].PRESET
prn => sr[0][26].PRESET
prn => sr[0][25].PRESET
prn => sr[0][24].PRESET
prn => sr[0][23].PRESET
prn => sr[0][22].PRESET
prn => sr[0][21].PRESET
prn => sr[0][20].PRESET
prn => sr[0][19].PRESET
prn => sr[0][18].PRESET
prn => sr[0][17].PRESET
prn => sr[0][16].PRESET
prn => sr[0][15].PRESET
prn => sr[0][14].PRESET
prn => sr[0][13].PRESET
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|fft_top:u_fft_top|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|firpga|lcd_top:u_lcd_top
sys_clk => sys_clk.IN3
sys_rst => sys_rst.IN3
fft_data[0] => fft_data[0].IN1
fft_data[1] => fft_data[1].IN1
fft_data[2] => fft_data[2].IN1
fft_data[3] => fft_data[3].IN1
fft_data[4] => fft_data[4].IN1
fft_data[5] => fft_data[5].IN1
fft_data[6] => fft_data[6].IN1
fft_data[7] => fft_data[7].IN1
fft_data[8] => fft_data[8].IN1
fft_data[9] => fft_data[9].IN1
fft_data[10] => fft_data[10].IN1
fft_data[11] => fft_data[11].IN1
fft_data[12] => fft_data[12].IN1
fft_data[13] => fft_data[13].IN1
fft_data[14] => fft_data[14].IN1
fft_data[15] => fft_data[15].IN1
fft_sop => fft_sop.IN1
fft_eop => fft_eop.IN1
fft_valid => fft_valid.IN1
lcd_hs <= lcd_driver:u_lcd_driver.lcd_hs
lcd_vs <= lcd_driver:u_lcd_driver.lcd_vs
lcd_de <= lcd_driver:u_lcd_driver.lcd_de
lcd_rgb[0] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[1] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[2] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[3] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[4] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[5] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[6] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[7] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[8] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[9] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[10] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[11] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[12] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[13] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[14] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[15] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_bl <= lcd_driver:u_lcd_driver.lcd_bl
lcd_rst <= lcd_driver:u_lcd_driver.lcd_rst
lcd_pclk <= lcd_driver:u_lcd_driver.lcd_clk


|firpga|lcd_top:u_lcd_top|clk_div:u_clk_div
sys_clk => lcd_pclk~reg0.CLK
sys_clk => lcd_clk_25.CLK
sys_rst => lcd_pclk~reg0.ACLR
sys_rst => lcd_clk_25.ACLR
lcd_pclk <= lcd_pclk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|lcd_fifo_ctrl:u_fifo_ctrl
sys_clk => wr_cnt[0].CLK
sys_clk => wr_cnt[1].CLK
sys_clk => wr_cnt[2].CLK
sys_clk => wr_cnt[3].CLK
sys_clk => wr_cnt[4].CLK
sys_clk => wr_cnt[5].CLK
sys_clk => wr_cnt[6].CLK
sys_clk => wr_en.CLK
sys_clk => fft_valid_r.CLK
sys_clk => fft_data_r[0].CLK
sys_clk => fft_data_r[1].CLK
sys_clk => fft_data_r[2].CLK
sys_clk => fft_data_r[3].CLK
sys_clk => fft_data_r[4].CLK
sys_clk => fft_data_r[5].CLK
sys_clk => fft_data_r[6].CLK
sys_clk => fft_data_r[7].CLK
sys_clk => fft_data_r[8].CLK
sys_clk => fft_data_r[9].CLK
sys_clk => fft_data_r[10].CLK
sys_clk => fft_data_r[11].CLK
sys_clk => fft_data_r[12].CLK
sys_clk => fft_data_r[13].CLK
sys_clk => fft_data_r[14].CLK
sys_clk => fft_data_r[15].CLK
sys_clk => wr_state~1.DATAIN
sys_rst => fft_valid_r.ACLR
sys_rst => fft_data_r[0].ACLR
sys_rst => fft_data_r[1].ACLR
sys_rst => fft_data_r[2].ACLR
sys_rst => fft_data_r[3].ACLR
sys_rst => fft_data_r[4].ACLR
sys_rst => fft_data_r[5].ACLR
sys_rst => fft_data_r[6].ACLR
sys_rst => fft_data_r[7].ACLR
sys_rst => fft_data_r[8].ACLR
sys_rst => fft_data_r[9].ACLR
sys_rst => fft_data_r[10].ACLR
sys_rst => fft_data_r[11].ACLR
sys_rst => fft_data_r[12].ACLR
sys_rst => fft_data_r[13].ACLR
sys_rst => fft_data_r[14].ACLR
sys_rst => fft_data_r[15].ACLR
sys_rst => fifo_rd_req~reg0.ACLR
sys_rst => rd_cnt[0]~reg0.ACLR
sys_rst => rd_cnt[1]~reg0.ACLR
sys_rst => rd_cnt[2]~reg0.ACLR
sys_rst => rd_cnt[3]~reg0.ACLR
sys_rst => rd_cnt[4]~reg0.ACLR
sys_rst => rd_cnt[5]~reg0.ACLR
sys_rst => rd_cnt[6]~reg0.ACLR
sys_rst => wr_cnt[0].ACLR
sys_rst => wr_cnt[1].ACLR
sys_rst => wr_cnt[2].ACLR
sys_rst => wr_cnt[3].ACLR
sys_rst => wr_cnt[4].ACLR
sys_rst => wr_cnt[5].ACLR
sys_rst => wr_cnt[6].ACLR
sys_rst => wr_en.ACLR
sys_rst => rd_state~3.DATAIN
sys_rst => wr_state~3.DATAIN
lcd_clk => fifo_rd_req~reg0.CLK
lcd_clk => rd_cnt[0]~reg0.CLK
lcd_clk => rd_cnt[1]~reg0.CLK
lcd_clk => rd_cnt[2]~reg0.CLK
lcd_clk => rd_cnt[3]~reg0.CLK
lcd_clk => rd_cnt[4]~reg0.CLK
lcd_clk => rd_cnt[5]~reg0.CLK
lcd_clk => rd_cnt[6]~reg0.CLK
lcd_clk => rd_state~1.DATAIN
fft_data[0] => fft_data_r[0].DATAIN
fft_data[1] => fft_data_r[1].DATAIN
fft_data[2] => fft_data_r[2].DATAIN
fft_data[3] => fft_data_r[3].DATAIN
fft_data[4] => fft_data_r[4].DATAIN
fft_data[5] => fft_data_r[5].DATAIN
fft_data[6] => fft_data_r[6].DATAIN
fft_data[7] => fft_data_r[7].DATAIN
fft_data[8] => fft_data_r[8].DATAIN
fft_data[9] => fft_data_r[9].DATAIN
fft_data[10] => fft_data_r[10].DATAIN
fft_data[11] => fft_data_r[11].DATAIN
fft_data[12] => fft_data_r[12].DATAIN
fft_data[13] => fft_data_r[13].DATAIN
fft_data[14] => fft_data_r[14].DATAIN
fft_data[15] => fft_data_r[15].DATAIN
fft_sop => Selector1.IN2
fft_sop => Selector3.IN1
fft_sop => Selector0.IN1
fft_eop => ~NO_FANOUT~
fft_valid => fft_valid_r.DATAIN
data_req => Selector11.IN1
data_req => rd_state.DATAB
data_req => Selector12.IN1
wr_over => always1.IN1
wr_over => rd_cnt.OUTPUTSELECT
wr_over => rd_cnt.OUTPUTSELECT
wr_over => rd_cnt.OUTPUTSELECT
wr_over => rd_cnt.OUTPUTSELECT
wr_over => rd_cnt.OUTPUTSELECT
wr_over => rd_cnt.OUTPUTSELECT
wr_over => rd_cnt.OUTPUTSELECT
wr_over => Selector12.IN2
wr_over => Selector13.IN2
rd_cnt[0] <= rd_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt[1] <= rd_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt[2] <= rd_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt[3] <= rd_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt[4] <= rd_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt[5] <= rd_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt[6] <= rd_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[0] <= fft_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[1] <= fft_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[2] <= fft_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[3] <= fft_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[4] <= fft_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[5] <= fft_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[6] <= fft_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[7] <= fft_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[8] <= fft_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[9] <= fft_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[10] <= fft_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[11] <= fft_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[12] <= fft_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[13] <= fft_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[14] <= fft_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[15] <= fft_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_req <= fifo_wr_req.DB_MAX_OUTPUT_PORT_TYPE
fifo_rd_req <= fifo_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver
lcd_pclk => lcd_bl~reg0.CLK
lcd_pclk => lcd_rst~reg0.CLK
lcd_pclk => v_cnt[0].CLK
lcd_pclk => v_cnt[1].CLK
lcd_pclk => v_cnt[2].CLK
lcd_pclk => v_cnt[3].CLK
lcd_pclk => v_cnt[4].CLK
lcd_pclk => v_cnt[5].CLK
lcd_pclk => v_cnt[6].CLK
lcd_pclk => v_cnt[7].CLK
lcd_pclk => v_cnt[8].CLK
lcd_pclk => v_cnt[9].CLK
lcd_pclk => v_cnt[10].CLK
lcd_pclk => h_cnt[0].CLK
lcd_pclk => h_cnt[1].CLK
lcd_pclk => h_cnt[2].CLK
lcd_pclk => h_cnt[3].CLK
lcd_pclk => h_cnt[4].CLK
lcd_pclk => h_cnt[5].CLK
lcd_pclk => h_cnt[6].CLK
lcd_pclk => h_cnt[7].CLK
lcd_pclk => h_cnt[8].CLK
lcd_pclk => h_cnt[9].CLK
lcd_pclk => h_cnt[10].CLK
lcd_pclk => lcd_clk.DATAIN
sys_rst => h_cnt[0].ACLR
sys_rst => h_cnt[1].ACLR
sys_rst => h_cnt[2].ACLR
sys_rst => h_cnt[3].ACLR
sys_rst => h_cnt[4].ACLR
sys_rst => h_cnt[5].ACLR
sys_rst => h_cnt[6].ACLR
sys_rst => h_cnt[7].ACLR
sys_rst => h_cnt[8].ACLR
sys_rst => h_cnt[9].ACLR
sys_rst => h_cnt[10].ACLR
sys_rst => lcd_bl~reg0.ACLR
sys_rst => lcd_rst~reg0.ACLR
sys_rst => v_cnt[0].ACLR
sys_rst => v_cnt[1].ACLR
sys_rst => v_cnt[2].ACLR
sys_rst => v_cnt[3].ACLR
sys_rst => v_cnt[4].ACLR
sys_rst => v_cnt[5].ACLR
sys_rst => v_cnt[6].ACLR
sys_rst => v_cnt[7].ACLR
sys_rst => v_cnt[8].ACLR
sys_rst => v_cnt[9].ACLR
sys_rst => v_cnt[10].ACLR
pixel_data[0] => lcd_rgb.DATAB
pixel_data[1] => lcd_rgb.DATAB
pixel_data[2] => lcd_rgb.DATAB
pixel_data[3] => lcd_rgb.DATAB
pixel_data[4] => lcd_rgb.DATAB
pixel_data[5] => lcd_rgb.DATAB
pixel_data[6] => lcd_rgb.DATAB
pixel_data[7] => lcd_rgb.DATAB
pixel_data[8] => lcd_rgb.DATAB
pixel_data[9] => lcd_rgb.DATAB
pixel_data[10] => lcd_rgb.DATAB
pixel_data[11] => lcd_rgb.DATAB
pixel_data[12] => lcd_rgb.DATAB
pixel_data[13] => lcd_rgb.DATAB
pixel_data[14] => lcd_rgb.DATAB
pixel_data[15] => lcd_rgb.DATAB
pixel_x[0] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[1] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[2] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[3] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[4] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[5] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[6] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[7] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[8] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[9] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[10] <= pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[0] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[1] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[2] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[3] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[4] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[5] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[6] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[7] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[8] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[9] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[10] <= pixel_y.DB_MAX_OUTPUT_PORT_TYPE
h_res[0] <= <GND>
h_res[1] <= <GND>
h_res[2] <= <GND>
h_res[3] <= <GND>
h_res[4] <= <GND>
h_res[5] <= <VCC>
h_res[6] <= <VCC>
h_res[7] <= <VCC>
h_res[8] <= <VCC>
h_res[9] <= <GND>
h_res[10] <= <GND>
v_res[0] <= <GND>
v_res[1] <= <GND>
v_res[2] <= <GND>
v_res[3] <= <GND>
v_res[4] <= <VCC>
v_res[5] <= <GND>
v_res[6] <= <GND>
v_res[7] <= <GND>
v_res[8] <= <VCC>
v_res[9] <= <GND>
v_res[10] <= <GND>
lcd_de <= data_req.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= <VCC>
lcd_vs <= <VCC>
lcd_bl <= lcd_bl~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_clk <= lcd_pclk.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[0] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[1] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[2] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[3] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[4] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[5] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[6] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[7] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[8] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[9] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[10] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[11] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[12] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[13] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[14] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[15] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rst <= lcd_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|lcd_display:u_lcd_display
lcd_clk => ~NO_FANOUT~
sys_rst => ~NO_FANOUT~
pixel_xpos[0] => LessThan0.IN16
pixel_xpos[0] => Equal1.IN7
pixel_xpos[1] => LessThan0.IN15
pixel_xpos[1] => Equal1.IN6
pixel_xpos[2] => LessThan0.IN14
pixel_xpos[2] => Equal1.IN5
pixel_xpos[3] => LessThan0.IN13
pixel_xpos[3] => Equal1.IN4
pixel_xpos[4] => LessThan0.IN12
pixel_xpos[4] => Equal1.IN3
pixel_xpos[5] => LessThan0.IN11
pixel_xpos[5] => Equal1.IN31
pixel_xpos[6] => LessThan0.IN10
pixel_xpos[6] => Equal1.IN2
pixel_xpos[7] => LessThan0.IN9
pixel_xpos[7] => Equal1.IN1
pixel_xpos[8] => LessThan0.IN8
pixel_xpos[8] => Equal1.IN0
pixel_xpos[9] => LessThan0.IN7
pixel_xpos[9] => Equal1.IN30
pixel_xpos[10] => LessThan0.IN6
pixel_xpos[10] => Equal1.IN29
pixel_ypos[0] => Equal0.IN1
pixel_ypos[0] => Equal2.IN2
pixel_ypos[1] => Equal0.IN0
pixel_ypos[1] => Equal2.IN1
pixel_ypos[2] => Equal0.IN19
pixel_ypos[2] => Equal2.IN18
pixel_ypos[3] => Equal0.IN18
pixel_ypos[3] => Equal2.IN17
pixel_ypos[4] => Equal0.IN17
pixel_ypos[4] => Equal2.IN16
pixel_ypos[5] => Equal0.IN16
pixel_ypos[5] => Equal2.IN15
pixel_ypos[6] => Equal0.IN15
pixel_ypos[6] => Equal2.IN14
pixel_ypos[7] => Equal0.IN14
pixel_ypos[7] => Equal2.IN13
pixel_ypos[8] => Equal0.IN13
pixel_ypos[8] => Equal2.IN12
pixel_ypos[9] => Equal0.IN12
pixel_ypos[9] => Equal2.IN11
pixel_ypos[10] => Equal0.IN11
pixel_ypos[10] => Equal2.IN0
line_cnt[0] => Add1.IN16
line_cnt[0] => Equal2.IN21
line_cnt[1] => Add0.IN12
line_cnt[2] => Add0.IN11
line_cnt[3] => Add0.IN10
line_cnt[4] => Add0.IN9
line_cnt[5] => Add0.IN8
line_cnt[6] => Add0.IN7
line_length[0] => LessThan0.IN32
line_length[1] => LessThan0.IN31
line_length[2] => LessThan0.IN30
line_length[3] => LessThan0.IN29
line_length[4] => LessThan0.IN28
line_length[5] => LessThan0.IN27
line_length[6] => LessThan0.IN26
line_length[7] => LessThan0.IN25
line_length[8] => LessThan0.IN24
line_length[9] => LessThan0.IN23
line_length[10] => LessThan0.IN22
line_length[11] => LessThan0.IN21
line_length[12] => LessThan0.IN20
line_length[13] => LessThan0.IN19
line_length[14] => LessThan0.IN18
line_length[15] => LessThan0.IN17
data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
wr_over <= wr_over.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[8] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[9] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[10] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[11] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[12] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[13] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[14] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[15] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_4sk1:auto_generated.data[0]
data[1] => dcfifo_4sk1:auto_generated.data[1]
data[2] => dcfifo_4sk1:auto_generated.data[2]
data[3] => dcfifo_4sk1:auto_generated.data[3]
data[4] => dcfifo_4sk1:auto_generated.data[4]
data[5] => dcfifo_4sk1:auto_generated.data[5]
data[6] => dcfifo_4sk1:auto_generated.data[6]
data[7] => dcfifo_4sk1:auto_generated.data[7]
data[8] => dcfifo_4sk1:auto_generated.data[8]
data[9] => dcfifo_4sk1:auto_generated.data[9]
data[10] => dcfifo_4sk1:auto_generated.data[10]
data[11] => dcfifo_4sk1:auto_generated.data[11]
data[12] => dcfifo_4sk1:auto_generated.data[12]
data[13] => dcfifo_4sk1:auto_generated.data[13]
data[14] => dcfifo_4sk1:auto_generated.data[14]
data[15] => dcfifo_4sk1:auto_generated.data[15]
q[0] <= dcfifo_4sk1:auto_generated.q[0]
q[1] <= dcfifo_4sk1:auto_generated.q[1]
q[2] <= dcfifo_4sk1:auto_generated.q[2]
q[3] <= dcfifo_4sk1:auto_generated.q[3]
q[4] <= dcfifo_4sk1:auto_generated.q[4]
q[5] <= dcfifo_4sk1:auto_generated.q[5]
q[6] <= dcfifo_4sk1:auto_generated.q[6]
q[7] <= dcfifo_4sk1:auto_generated.q[7]
q[8] <= dcfifo_4sk1:auto_generated.q[8]
q[9] <= dcfifo_4sk1:auto_generated.q[9]
q[10] <= dcfifo_4sk1:auto_generated.q[10]
q[11] <= dcfifo_4sk1:auto_generated.q[11]
q[12] <= dcfifo_4sk1:auto_generated.q[12]
q[13] <= dcfifo_4sk1:auto_generated.q[13]
q[14] <= dcfifo_4sk1:auto_generated.q[14]
q[15] <= dcfifo_4sk1:auto_generated.q[15]
rdclk => dcfifo_4sk1:auto_generated.rdclk
rdreq => dcfifo_4sk1:auto_generated.rdreq
wrclk => dcfifo_4sk1:auto_generated.wrclk
wrreq => dcfifo_4sk1:auto_generated.wrreq
aclr => dcfifo_4sk1:auto_generated.aclr
rdempty <= dcfifo_4sk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_4sk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_4sk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_4sk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_4sk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_4sk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_4sk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_4sk1:auto_generated.rdusedw[5]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => delayed_wrptr_g[6].IN0
aclr => wrptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_oj31:fifo_ram.data_a[0]
data[1] => altsyncram_oj31:fifo_ram.data_a[1]
data[2] => altsyncram_oj31:fifo_ram.data_a[2]
data[3] => altsyncram_oj31:fifo_ram.data_a[3]
data[4] => altsyncram_oj31:fifo_ram.data_a[4]
data[5] => altsyncram_oj31:fifo_ram.data_a[5]
data[6] => altsyncram_oj31:fifo_ram.data_a[6]
data[7] => altsyncram_oj31:fifo_ram.data_a[7]
data[8] => altsyncram_oj31:fifo_ram.data_a[8]
data[9] => altsyncram_oj31:fifo_ram.data_a[9]
data[10] => altsyncram_oj31:fifo_ram.data_a[10]
data[11] => altsyncram_oj31:fifo_ram.data_a[11]
data[12] => altsyncram_oj31:fifo_ram.data_a[12]
data[13] => altsyncram_oj31:fifo_ram.data_a[13]
data[14] => altsyncram_oj31:fifo_ram.data_a[14]
data[15] => altsyncram_oj31:fifo_ram.data_a[15]
q[0] <= altsyncram_oj31:fifo_ram.q_b[0]
q[1] <= altsyncram_oj31:fifo_ram.q_b[1]
q[2] <= altsyncram_oj31:fifo_ram.q_b[2]
q[3] <= altsyncram_oj31:fifo_ram.q_b[3]
q[4] <= altsyncram_oj31:fifo_ram.q_b[4]
q[5] <= altsyncram_oj31:fifo_ram.q_b[5]
q[6] <= altsyncram_oj31:fifo_ram.q_b[6]
q[7] <= altsyncram_oj31:fifo_ram.q_b[7]
q[8] <= altsyncram_oj31:fifo_ram.q_b[8]
q[9] <= altsyncram_oj31:fifo_ram.q_b[9]
q[10] <= altsyncram_oj31:fifo_ram.q_b[10]
q[11] <= altsyncram_oj31:fifo_ram.q_b[11]
q[12] <= altsyncram_oj31:fifo_ram.q_b[12]
q[13] <= altsyncram_oj31:fifo_ram.q_b[13]
q[14] <= altsyncram_oj31:fifo_ram.q_b[14]
q[15] <= altsyncram_oj31:fifo_ram.q_b[15]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_oj31:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => dffpipe_ed9:rs_brp.clock
rdclk => dffpipe_ed9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_oj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_gray2bin_sgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|altsyncram_oj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe5a[0].CLK
clock => dffe6a[0].CLK
clrn => dffe5a[0].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe5a[0].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_brp
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|dffpipe_ed9:rs_bwp
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe8.clock
clrn => dffpipe_hd9:dffpipe8.clrn
d[0] => dffpipe_hd9:dffpipe8.d[0]
d[1] => dffpipe_hd9:dffpipe8.d[1]
d[2] => dffpipe_hd9:dffpipe8.d[2]
d[3] => dffpipe_hd9:dffpipe8.d[3]
d[4] => dffpipe_hd9:dffpipe8.d[4]
d[5] => dffpipe_hd9:dffpipe8.d[5]
d[6] => dffpipe_hd9:dffpipe8.d[6]
q[0] <= dffpipe_hd9:dffpipe8.q[0]
q[1] <= dffpipe_hd9:dffpipe8.q[1]
q[2] <= dffpipe_hd9:dffpipe8.q[2]
q[3] <= dffpipe_hd9:dffpipe8.q[3]
q[4] <= dffpipe_hd9:dffpipe8.q[4]
q[5] <= dffpipe_hd9:dffpipe8.q[5]
q[6] <= dffpipe_hd9:dffpipe8.q[6]


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe8
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe11.clock
clrn => dffpipe_id9:dffpipe11.clrn
d[0] => dffpipe_id9:dffpipe11.d[0]
d[1] => dffpipe_id9:dffpipe11.d[1]
d[2] => dffpipe_id9:dffpipe11.d[2]
d[3] => dffpipe_id9:dffpipe11.d[3]
d[4] => dffpipe_id9:dffpipe11.d[4]
d[5] => dffpipe_id9:dffpipe11.d[5]
d[6] => dffpipe_id9:dffpipe11.d[6]
q[0] <= dffpipe_id9:dffpipe11.q[0]
q[1] <= dffpipe_id9:dffpipe11.q[1]
q[2] <= dffpipe_id9:dffpipe11.q[2]
q[3] <= dffpipe_id9:dffpipe11.q[3]
q[4] <= dffpipe_id9:dffpipe11.q[4]
q[5] <= dffpipe_id9:dffpipe11.q[5]
q[6] <= dffpipe_id9:dffpipe11.q[6]


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe11
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|firpga|lcd_top:u_lcd_top|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_4sk1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|firpga|overdrive:u_overdrive
clk => overdrive[0].CLK
clk => overdrive[1].CLK
clk => overdrive[2].CLK
clk => overdrive[3].CLK
clk => overdrive[4].CLK
clk => overdrive[5].CLK
clk => overdrive[6].CLK
clk => overdrive[7].CLK
clk => overdrive[8].CLK
clk => overdrive[9].CLK
clk => overdrive[10].CLK
clk => overdrive[11].CLK
clk => overdrive[12].CLK
clk => overdrive[13].CLK
clk => overdrive[14].CLK
clk => overdrive[15].CLK
clk_enable => overdrive[15].ENA
clk_enable => overdrive[14].ENA
clk_enable => overdrive[13].ENA
clk_enable => overdrive[12].ENA
clk_enable => overdrive[11].ENA
clk_enable => overdrive[10].ENA
clk_enable => overdrive[9].ENA
clk_enable => overdrive[8].ENA
clk_enable => overdrive[7].ENA
clk_enable => overdrive[6].ENA
clk_enable => overdrive[5].ENA
clk_enable => overdrive[4].ENA
clk_enable => overdrive[3].ENA
clk_enable => overdrive[2].ENA
clk_enable => overdrive[1].ENA
clk_enable => overdrive[0].ENA
reset => overdrive[0].ACLR
reset => overdrive[1].ACLR
reset => overdrive[2].ACLR
reset => overdrive[3].ACLR
reset => overdrive[4].ACLR
reset => overdrive[5].ACLR
reset => overdrive[6].ACLR
reset => overdrive[7].ACLR
reset => overdrive[8].ACLR
reset => overdrive[9].ACLR
reset => overdrive[10].ACLR
reset => overdrive[11].ACLR
reset => overdrive[12].ACLR
reset => overdrive[13].ACLR
reset => overdrive[14].ACLR
reset => overdrive[15].ACLR
overdrive_in[0] => LessThan0.IN64
overdrive_in[0] => LessThan1.IN32
overdrive_in[0] => LessThan2.IN64
overdrive_in[0] => LessThan3.IN32
overdrive_in[0] => overdrive.DATAA
overdrive_in[1] => LessThan0.IN63
overdrive_in[1] => LessThan1.IN31
overdrive_in[1] => LessThan2.IN63
overdrive_in[1] => LessThan3.IN31
overdrive_in[1] => overdrive.DATAA
overdrive_in[2] => LessThan0.IN62
overdrive_in[2] => LessThan1.IN30
overdrive_in[2] => LessThan2.IN62
overdrive_in[2] => LessThan3.IN30
overdrive_in[2] => overdrive.DATAA
overdrive_in[3] => LessThan0.IN61
overdrive_in[3] => LessThan1.IN29
overdrive_in[3] => LessThan2.IN61
overdrive_in[3] => LessThan3.IN29
overdrive_in[3] => overdrive.DATAA
overdrive_in[4] => LessThan0.IN60
overdrive_in[4] => LessThan1.IN28
overdrive_in[4] => LessThan2.IN60
overdrive_in[4] => LessThan3.IN28
overdrive_in[4] => overdrive.DATAA
overdrive_in[5] => LessThan0.IN59
overdrive_in[5] => LessThan1.IN27
overdrive_in[5] => LessThan2.IN59
overdrive_in[5] => LessThan3.IN27
overdrive_in[5] => overdrive.DATAA
overdrive_in[6] => LessThan0.IN58
overdrive_in[6] => LessThan1.IN26
overdrive_in[6] => LessThan2.IN58
overdrive_in[6] => LessThan3.IN26
overdrive_in[6] => overdrive.DATAA
overdrive_in[7] => LessThan0.IN57
overdrive_in[7] => LessThan1.IN25
overdrive_in[7] => LessThan2.IN57
overdrive_in[7] => LessThan3.IN25
overdrive_in[7] => overdrive.DATAA
overdrive_in[8] => LessThan0.IN56
overdrive_in[8] => LessThan1.IN24
overdrive_in[8] => LessThan2.IN56
overdrive_in[8] => LessThan3.IN24
overdrive_in[8] => overdrive.DATAA
overdrive_in[9] => LessThan0.IN55
overdrive_in[9] => LessThan1.IN23
overdrive_in[9] => LessThan2.IN55
overdrive_in[9] => LessThan3.IN23
overdrive_in[9] => overdrive.DATAA
overdrive_in[10] => LessThan0.IN54
overdrive_in[10] => LessThan1.IN22
overdrive_in[10] => LessThan2.IN54
overdrive_in[10] => LessThan3.IN22
overdrive_in[10] => overdrive.DATAA
overdrive_in[11] => LessThan0.IN53
overdrive_in[11] => LessThan1.IN21
overdrive_in[11] => LessThan2.IN53
overdrive_in[11] => LessThan3.IN21
overdrive_in[11] => overdrive.DATAA
overdrive_in[12] => LessThan0.IN52
overdrive_in[12] => LessThan1.IN20
overdrive_in[12] => LessThan2.IN52
overdrive_in[12] => LessThan3.IN20
overdrive_in[12] => overdrive.DATAA
overdrive_in[13] => LessThan0.IN51
overdrive_in[13] => LessThan1.IN19
overdrive_in[13] => LessThan2.IN51
overdrive_in[13] => LessThan3.IN19
overdrive_in[13] => overdrive.DATAA
overdrive_in[14] => LessThan0.IN50
overdrive_in[14] => LessThan1.IN18
overdrive_in[14] => LessThan2.IN50
overdrive_in[14] => LessThan3.IN18
overdrive_in[14] => overdrive.DATAA
overdrive_in[15] => LessThan0.IN33
overdrive_in[15] => LessThan0.IN34
overdrive_in[15] => LessThan0.IN35
overdrive_in[15] => LessThan0.IN36
overdrive_in[15] => LessThan0.IN37
overdrive_in[15] => LessThan0.IN38
overdrive_in[15] => LessThan0.IN39
overdrive_in[15] => LessThan0.IN40
overdrive_in[15] => LessThan0.IN41
overdrive_in[15] => LessThan0.IN42
overdrive_in[15] => LessThan0.IN43
overdrive_in[15] => LessThan0.IN44
overdrive_in[15] => LessThan0.IN45
overdrive_in[15] => LessThan0.IN46
overdrive_in[15] => LessThan0.IN47
overdrive_in[15] => LessThan0.IN48
overdrive_in[15] => LessThan0.IN49
overdrive_in[15] => LessThan1.IN17
overdrive_in[15] => LessThan2.IN33
overdrive_in[15] => LessThan2.IN34
overdrive_in[15] => LessThan2.IN35
overdrive_in[15] => LessThan2.IN36
overdrive_in[15] => LessThan2.IN37
overdrive_in[15] => LessThan2.IN38
overdrive_in[15] => LessThan2.IN39
overdrive_in[15] => LessThan2.IN40
overdrive_in[15] => LessThan2.IN41
overdrive_in[15] => LessThan2.IN42
overdrive_in[15] => LessThan2.IN43
overdrive_in[15] => LessThan2.IN44
overdrive_in[15] => LessThan2.IN45
overdrive_in[15] => LessThan2.IN46
overdrive_in[15] => LessThan2.IN47
overdrive_in[15] => LessThan2.IN48
overdrive_in[15] => LessThan2.IN49
overdrive_in[15] => LessThan3.IN17
overdrive_in[15] => overdrive.DATAA
overdrive_out[0] <= overdrive[0].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[1] <= overdrive[1].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[2] <= overdrive[2].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[3] <= overdrive[3].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[4] <= overdrive[4].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[5] <= overdrive[5].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[6] <= overdrive[6].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[7] <= overdrive[7].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[8] <= overdrive[8].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[9] <= overdrive[9].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[10] <= overdrive[10].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[11] <= overdrive[11].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[12] <= overdrive[12].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[13] <= overdrive[13].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[14] <= overdrive[14].DB_MAX_OUTPUT_PORT_TYPE
overdrive_out[15] <= overdrive[15].DB_MAX_OUTPUT_PORT_TYPE


