Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Landy, A., Stitt, G.","Serial arithmetic strategies for improving FPGA throughput",2017,"ACM Transactions on Embedded Computing Systems","16","3", 84,"","",,,10.1145/2996459,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025128951&doi=10.1145%2f2996459&partnerID=40&md5=e2ec5cb7e36365cf3b2d90501c3ab2cf",Article,Scopus,2-s2.0-85025128951
"Wilson, D., Stitt, G.","The unified accumulator architecture: A configurable, portable, and extensible floating-point accumulator",2016,"ACM Transactions on Reconfigurable Technology and Systems","9","3", 21,"","",,1,10.1145/2809432,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973334465&doi=10.1145%2f2809432&partnerID=40&md5=da039bc115c60b3c3980670450c6fc4e",Article,Scopus,2-s2.0-84973334465
"Stitt, G., Schwartz, E., Cooke, P.","A parallel sliding-window generator for high-performance digital-signal processing on FPGAs",2016,"ACM Transactions on Reconfigurable Technology and Systems","9","3", 23,"","",,,10.1145/2800789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973320549&doi=10.1145%2f2800789&partnerID=40&md5=c4cab7ae2eb2840bedb8d56c6b0c0d90",Article,Scopus,2-s2.0-84973320549
"Kumar, N., Pascoe, C., Hajas, C., Lam, H., Stitt, G., George, A.","Behavioral emulation for scalable design-space exploration of algorithms and architectures",2016,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9945 LNCS",,,"5","17",,,10.1007/978-3-319-46079-6_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84992626218&doi=10.1007%2f978-3-319-46079-6_1&partnerID=40&md5=64d8c3ac26d16ade9d99e41558091016",Conference Paper,Scopus,2-s2.0-84992626218
"Rudolph, D., Stitt, G.","An interpolation-based approach to multi-parameter performance modeling for heterogeneous systems",2015,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2015-September",, 7245731,"174","180",,2,10.1109/ASAP.2015.7245731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955577028&doi=10.1109%2fASAP.2015.7245731&partnerID=40&md5=fc00305a95e472e00189d4aab3d1eb87",Conference Paper,Scopus,2-s2.0-84955577028
"Shastri, A., Stitt, G., Riccio, E.","A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications",2015,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2015-September",, 7245735,"202","209",,1,10.1109/ASAP.2015.7245735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983187915&doi=10.1109%2fASAP.2015.7245735&partnerID=40&md5=b5d92b46651be6cb2a9051a7c3638707",Conference Paper,Scopus,2-s2.0-84983187915
"Landy, A., Stitt, G.","Revisiting serial arithmetic: A performance and tradeoff analysis for parallel applications on modern FPGAS",2015,"Proceedings - 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2015",,, 7160026,"9","16",,1,10.1109/FCCM.2015.53,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943398481&doi=10.1109%2fFCCM.2015.53&partnerID=40&md5=cb88b714e7a11520a9e3102e9376b138",Conference Paper,Scopus,2-s2.0-84943398481
"Coole, J., Stitt, G.","Adjustable-cost overlays for runtime compilation",2015,"Proceedings - 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2015",,, 7160028,"21","24",,5,10.1109/FCCM.2015.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943406432&doi=10.1109%2fFCCM.2015.49&partnerID=40&md5=7c0bdafadb7fecbbffeeeac472178ab6",Conference Paper,Scopus,2-s2.0-84943406432
"Kirchgessner, R., George, A.D., Stitt, G.","Low-Overhead FPGA middleware for application portability and productivity",2015,"ACM Transactions on Reconfigurable Technology and Systems","8","4", a21,"","",,,10.1145/2746404,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942012383&doi=10.1145%2f2746404&partnerID=40&md5=6bfe74edc7bffb164e0f8aa21b9048bd",Article,Scopus,2-s2.0-84942012383
"Cooke, P., Hao, L., Stitt, G.","Finite-state-machine overlay architectures for fast FPGA compilation and application portability",2015,"ACM Transactions on Embedded Computing Systems","14","3", 54,"","",,1,10.1145/2700082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928813525&doi=10.1145%2f2700082&partnerID=40&md5=1004d3251a7f65ef03a0c2cba3ab7a52",Article,Scopus,2-s2.0-84928813525
"Cooke, P., Fowers, J., Brown, G., Stitt, G.","A tradeoff analysis of FPGAs, GPUs, and multicores for sliding-window applications",2015,"ACM Transactions on Reconfigurable Technology and Systems","8","1", 2,"","",,5,10.1145/2659000,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924764869&doi=10.1145%2f2659000&partnerID=40&md5=d9e25cfcad996a9968a1609496bddf29",Article,Scopus,2-s2.0-84924764869
"Wang, G., Stitt, G., Lam, H., George, A.","Core-level modeling and frequency prediction for DSP applications on FPGAS",2015,"International Journal of Reconfigurable Computing","2015",, 784672,"","",,,10.1155/2015/784672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941695761&doi=10.1155%2f2015%2f784672&partnerID=40&md5=ef5ad93615a9c313ee4d86dfa29b709e",Article,Scopus,2-s2.0-84941695761
"Coole, J., Stitt, G.","Fast, flexible high-level synthesis from OpenCL using reconfiguration contexts",2014,"IEEE Micro","34","1", 6636299,"42","53",,11,10.1109/MM.2013.108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897129055&doi=10.1109%2fMM.2013.108&partnerID=40&md5=711a3f7c85b8da20c24e9f04cef3d659",Article,Scopus,2-s2.0-84897129055
"Fowers, J., Liu, J., Stitt, G.","A framework for dynamic parallelization of FPGA-Accelerated applications",2014,"Proceedings of the 17th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2014",,,,"1","10",,,10.1145/2609248.2609256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908877081&doi=10.1145%2f2609248.2609256&partnerID=40&md5=74e7739466cfae1c0b6aa1828ab7f051",Conference Paper,Scopus,2-s2.0-84908877081
"Fowers, J., Ovtcharov, K., Strauss, K., Chung, E.S., Stitt, G.","A high memory bandwidth FPGA accelerator for sparse matrix-vector multiplication",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861585,"36","43",,17,10.1109/FCCM.2014.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912524416&doi=10.1109%2fFCCM.2014.23&partnerID=40&md5=bcb72bb3eac06f1c812414fb9cad5029",Conference Paper,Scopus,2-s2.0-84912524416
"Landy, A., Stitt, G.","Pseudo-constant logic optimization",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567559,"99","102",,,10.1109/ASAP.2013.6567559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883442122&doi=10.1109%2fASAP.2013.6567559&partnerID=40&md5=3367a2c4db887b42f88225b0ac95d95a",Conference Paper,Scopus,2-s2.0-84883442122
"Hao, L., Stitt, G.","Virtual finite-state-machine architectures for fast compilation and portability",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567557,"91","94",,2,10.1109/ASAP.2013.6567557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883443896&doi=10.1109%2fASAP.2013.6567557&partnerID=40&md5=38de15da8f0a648517e32238a113f251",Conference Paper,Scopus,2-s2.0-84883443896
"Cooke, P., Fowers, J., Stitt, G., Hunt, L.","A comparison of correntropy-based feature tracking on FPGAs and GPUs",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567580,"237","240",,1,10.1109/ASAP.2013.6567580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883407255&doi=10.1109%2fASAP.2013.6567580&partnerID=40&md5=d22a46e045eadbc086bd6f6fc8776da4",Conference Paper,Scopus,2-s2.0-84883407255
"Fowers, J., Stitt, G.","Dynafuse: Dynamic dependence analysis for FPGA pipeline fusion and locality optimizations",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"201","210",,3,10.1145/2435264.2435300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874524801&doi=10.1145%2f2435264.2435300&partnerID=40&md5=ce845ab95c74b6485b6a521e3932bb2a",Conference Paper,Scopus,2-s2.0-84874524801
"Fowers, J., Brown, G., Wernsing, J., Stitt, G.","A performance and energy comparison of convolution on GPUs, FPGAs, and multicore processors",2013,"Transactions on Architecture and Code Optimization","9","4", 25,"","",,11,10.1145/2400682.2400684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872975000&doi=10.1145%2f2400682.2400684&partnerID=40&md5=51d40269be303d62f6612f551f6ad847",Article,Scopus,2-s2.0-84872975000
"Landy, A., Stitt, G.","A low-overhead interconnect architecture for virtual reconfigurable fabrics",2012,"CASES'12 - Proceedings of the 2012 ACM International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Co-located with ESWEEK",,,,"111","119",,8,10.1145/2380403.2380427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869057306&doi=10.1145%2f2380403.2380427&partnerID=40&md5=e0777dce9e2f2f38cc7b3f83cba961b1",Conference Paper,Scopus,2-s2.0-84869057306
"Coole, J., Stitt, G.","BPR: Fast FPGA placement and routing using macroblocks",2012,"CODES+ISSS'12 - Proceedings of the 10th ACM International Conference on Hardware/Software-Codesign and System Synthesis, Co-located with ESWEEK",,,,"275","284",,9,10.1145/2380445.2380491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869038019&doi=10.1145%2f2380445.2380491&partnerID=40&md5=9ef46d1e55ff5364fefb4105cf986ba8",Conference Paper,Scopus,2-s2.0-84869038019
"Wernsing, J.R., Stitt, G., Fowers, J.","The RACECAR heuristic for automatic function specialization on multi-core heterogeneous systems",2012,"CASES'12 - Proceedings of the 2012 ACM International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Co-located with ESWEEK",,,,"81","90",,6,10.1145/2380403.2380423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869062161&doi=10.1145%2f2380403.2380423&partnerID=40&md5=297ef6b9c73bdc3db9a65505a533bc9d",Conference Paper,Scopus,2-s2.0-84869062161
"Hao, L., Stitt, G.","Bandwidth-sensitivity-aware arbitration for FPGAs",2012,"IEEE Embedded Systems Letters","4","3", 6243171,"73","76",,5,10.1109/LES.2012.2209397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866631052&doi=10.1109%2fLES.2012.2209397&partnerID=40&md5=6fada164ed36050748e4b401fd6a58dc",Article,Scopus,2-s2.0-84866631052
"Wernsing, J.R., Stitt, G.","RACECAR: A heuristic for automatic function specialization on multi-core heterogeneous systems",2012,"ACM SIGPLAN Notices","47","8",,"321","322",,,10.1145/2370036.2145875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878539379&doi=10.1145%2f2370036.2145875&partnerID=40&md5=8bc875f2480bc05acab7d05dd0bd8ca6",Conference Paper,Scopus,2-s2.0-84878539379
"Wernsing, J.R., Stitt, G.","Elastic computing: A portable optimization framework for hybrid computers",2012,"Parallel Computing","38","8",,"438","464",,10,10.1016/j.parco.2012.05.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862644457&doi=10.1016%2fj.parco.2012.05.001&partnerID=40&md5=b1bf72028ccd31adbf05690e8a26cfee",Article,Scopus,2-s2.0-84862644457
"Reardon, C., Holland, B., George, A.D., Stitt, G., Lam, H.","RCML: An environment for estimation modeling of reconfigurable computing systems",2012,"Transactions on Embedded Computing Systems","11","SUPPL. 2", 43,"","",,4,10.1145/2331147.2331153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867112246&doi=10.1145%2f2331147.2331153&partnerID=40&md5=e38ef2e1d838566dd6c2a2284ebd7c01",Article,Scopus,2-s2.0-84867112246
"Aggarwal, V., Stitt, G., George, A., Yoon, C.","SCF: A framework for task-level coordination in reconfigurable, heterogeneous systems",2012,"ACM Transactions on Reconfigurable Technology and Systems","5","2", 7,"","",,3,10.1145/2209285.2209286,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867502637&doi=10.1145%2f2209285.2209286&partnerID=40&md5=731ed8639ebf7bc0d1a12ee4c4e50bd6",Article,Scopus,2-s2.0-84867502637
"Wernsing, J.R., Stitt, G.","RACECAR: A heuristic for automatic function specialization on multi-core heterogeneous systems",2012,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"321","322",,,10.1145/2145816.2145875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858405033&doi=10.1145%2f2145816.2145875&partnerID=40&md5=84dc8facc4b80196a4f20ae6cfc3ddc1",Conference Paper,Scopus,2-s2.0-84858405033
"Curreri, J., Stitt, G., George, A.","Communication visualization for bottleneck detection of high-level synthesis applications",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"33","36",,2,10.1145/2145694.2145701,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858229280&doi=10.1145%2f2145694.2145701&partnerID=40&md5=782a29f7615090b584f8d1c07f0c68af",Conference Paper,Scopus,2-s2.0-84858229280
"Kirchgessner, R., Stitt, G., George, A., Lam, H.","VirtualRC: A virtual FPGA platform for applications and tools portability",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"205","208",,13,10.1145/2145694.2145728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858204157&doi=10.1145%2f2145694.2145728&partnerID=40&md5=da146177cf78fef406a90f64da110197",Conference Paper,Scopus,2-s2.0-84858204157
"Fowers, J., Brown, G., Cooke, P., Stitt, G.","A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"47","56",,88,10.1145/2145694.2145704,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863393413&doi=10.1145%2f2145694.2145704&partnerID=40&md5=dc5a45b20aaa4dc36aa1cb3d516de423",Conference Paper,Scopus,2-s2.0-84863393413
"Stitt, G.","Are field-programmable gate arrays ready for the mainstream?",2011,"IEEE Micro","31","6", 6097186,"58","63",,12,10.1109/MM.2011.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83755161455&doi=10.1109%2fMM.2011.99&partnerID=40&md5=0a8dd9c73f68289357aada1626a4ac13",Article,Scopus,2-s2.0-83755161455
"Stitt, G., Coole, J.","Intermediate fabrics: Virtual architectures for near-instant FPGA compilation",2011,"IEEE Embedded Systems Letters","3","3", 6017099,"81","84",,11,10.1109/LES.2011.2167713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857819711&doi=10.1109%2fLES.2011.2167713&partnerID=40&md5=0efe3e71b5f6262e74bb0ff85548be23",Article,Scopus,2-s2.0-84857819711
"Koehler, S., Stitt, G., George, A.D.","Platform-aware bottleneck detection for reconfigurable computing applications",2011,"ACM Transactions on Reconfigurable Technology and Systems","4","3", 30,"","",,4,10.1145/2000832.2000842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864923010&doi=10.1145%2f2000832.2000842&partnerID=40&md5=f9d569ae16bd674a3fbe771f1034a6ec",Article,Scopus,2-s2.0-84864923010
"Stitt, G., George, A., Lam, H., Smith, M., Aggarwal, V., Wang, G., Coole, J., Reardon, C., Holland, B., Koehler, S.","An end-to-end tool flow for FPGA-accelerated scientific computing",2011,"IEEE Design and Test of Computers","28","4", 5765913,"68","77",,1,10.1109/MDT.2011.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862265948&doi=10.1109%2fMDT.2011.46&partnerID=40&md5=fe982aa63b2f9fe16ed528a5cb2cdead",Article,Scopus,2-s2.0-84862265948
"Stitt, G., Vahid, F.","Thread warping: Dynamic and transparent synthesis of thread accelerators",2011,"ACM Transactions on Design Automation of Electronic Systems","16","3", 32,"","",,3,10.1145/1970353.1970365,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960671131&doi=10.1145%2f1970353.1970365&partnerID=40&md5=cca7c9f62ca3c832c06ba1c28e7a7798",Article,Scopus,2-s2.0-79960671131
"Curreri, J., Stitt, G., George, A.D.","High-level synthesis of in-circuit assertions for verification, debugging, and timing analysis",2011,"International Journal of Reconfigurable Computing","2011",, 406857,"","",,13,10.1155/2011/406857,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952231543&doi=10.1155%2f2011%2f406857&partnerID=40&md5=3dcc5d50b707c13a924cba9b064764ba",Article,Scopus,2-s2.0-79952231543
"George, A., Lam, H., Stitt, G.","Novo-G: At the forefront of scalable reconfigurable supercomputing",2011,"Computing in Science and Engineering","13","1", 5678570,"82","86",,45,10.1109/MCSE.2011.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651071942&doi=10.1109%2fMCSE.2011.11&partnerID=40&md5=16da3fcdc475903e6bb6d81d50e0d9bd",Article,Scopus,2-s2.0-78651071942
"Stitt, G., Coole, J.","Traversal caches: A framework for FPGA acceleration of pointer data structures",2010,"International Journal of Reconfigurable Computing","2010",, 652620,"","",,1,10.1155/2010/652620,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955060142&doi=10.1155%2f2010%2f652620&partnerID=40&md5=9dd737baa0875a4b8272f87821d4ff87",Article,Scopus,2-s2.0-79955060142
"Coole, J., Stitt, G.","Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing",2010,"Embedded Systems Week 2010 - Proceedings of the 8th IEEE/ACM/IFIP International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CODES+ISSS'2010",,,,"13","22",,29,10.1145/1878961.1878966,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650654800&doi=10.1145%2f1878961.1878966&partnerID=40&md5=f4ea1a8cb683c8d508a032850f4a306a",Conference Paper,Scopus,2-s2.0-78650654800
"Coole, J., Stitt, G.","Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing",2010,"2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2010",,, 5751493,"13","22",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955982566&partnerID=40&md5=12e22c0048b65fa882f0e14aaa9cc623",Conference Paper,Scopus,2-s2.0-79955982566
"Wernsing, J.R., Stitt, G.","A scalable performance prediction heuristic for implementation planning on heterogeneous systems",2010,"2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia'10",,, 5666986,"71","80",,3,10.1109/ESTMED.2010.5666986,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651387730&doi=10.1109%2fESTMED.2010.5666986&partnerID=40&md5=4a4842ebe631a1a725a21c831bbed6a1",Conference Paper,Scopus,2-s2.0-78651387730
"Aggarwal, V., Yoon, C., George, A., Lam, H., Stitt, G.","Performance modeling for multilevel communication in SHMEM+",2010,"ACM International Conference Proceeding Series",,,,"","",,,10.1145/2020373.2020380,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052792194&doi=10.1145%2f2020373.2020380&partnerID=40&md5=09ab34abb71c60fcf7091b114f59210f",Conference Paper,Scopus,2-s2.0-80052792194
"Wernsing, J.R., Stitt, G.","Elastic computing: A framework for transparent, portable, and adaptive multi-core heterogeneous computing",2010,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"115","124",,29,10.1145/1755888.1755906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954523650&doi=10.1145%2f1755888.1755906&partnerID=40&md5=6730e5ba09548e12673216cc3acd1767",Conference Paper,Scopus,2-s2.0-77954523650
"Curreri, J., Stitt, G., George, A.D.","High-level synthesis techniques for in-circuit assertion-based verification",2010,"Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010",,, 5470747,"","",,6,10.1109/IPDPSW.2010.5470747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954064695&doi=10.1109%2fIPDPSW.2010.5470747&partnerID=40&md5=00faf144129f073df4684e576c4d8e0b",Conference Paper,Scopus,2-s2.0-77954064695
"Wernsing, J.R., Stitt, G.","Elastic computing: A framework for transparent, portable, and adaptive multi-core heterogeneous computing",2010,"ACM SIGPLAN Notices","45","4",,"115","124",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951221291&partnerID=40&md5=5d6e67a61c7a2295728379b4ce9c14b3",Article,Scopus,2-s2.0-77951221291
"Wang, G., Stitt, G., Lam, H., George, A.D.","A framework for core-level modeling and design of reconfigurable computing algorithms",2009,"Proceedings - 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA'09, held in Conjunction with SC09",,,,"29","38",,4,10.1145/1646461.1646465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049148815&doi=10.1145%2f1646461.1646465&partnerID=40&md5=3d1e291bdabf1ef5a43f5b7ff7a891a8",Conference Paper,Scopus,2-s2.0-74049148815
"Coole, J., Wernsing, J., Stitt, G.","A traversal cache framework for FPGA acceleration of pointer data structures: A case study on Barnes-Hut N-body simulation",2009,"ReConFig'09 - 2009 International Conference on ReConFigurable Computing and FPGAs",,, 5382042,"143","148",,8,10.1109/ReConFig.2009.68,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950496183&doi=10.1109%2fReConFig.2009.68&partnerID=40&md5=aea371fe4f9cb939342c8bcd0483ac69",Conference Paper,Scopus,2-s2.0-77950496183
"Aggarwal, V., Garcia, R., Stitt, G., George, A., Lam, H.","SCF: A device- and language-independent task coordination framework for reconfigurable, heterogeneous systems",2009,"Proceedings - 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA'09, held in Conjunction with SC09",,,,"19","28",,7,10.1145/1646461.1646464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049161228&doi=10.1145%2f1646461.1646464&partnerID=40&md5=4600544eb0effb66cb49db65abbcbbe7",Conference Paper,Scopus,2-s2.0-74049161228
"Aggarwal, V., George, A., Yalamanchili, K., Yoon, C., Lam, H., Stitt, G.","Bridging parallel and reconfigurable computing with multilevel PGAS and SHMEM+",2009,"Proceedings - 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA'09, held in Conjunction with SC09",,,,"47","54",,4,10.1145/1646461.1646467,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049088194&doi=10.1145%2f1646461.1646467&partnerID=40&md5=fea507c21992d3724d3a0356f100729f",Conference Paper,Scopus,2-s2.0-74049088194
"Stitt, G.","Hardware/software partitioning with multi-version implementation exploration",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"143","146",,7,10.1145/1366110.1366146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749145945&doi=10.1145%2f1366110.1366146&partnerID=40&md5=7713713a0c2f3e4249dd8c5a367cccc8",Conference Paper,Scopus,2-s2.0-56749145945
"Stitt, G., Villarreal, J.","Recursion flattening",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"131","134",,8,10.1145/1366110.1366143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749083221&doi=10.1145%2f1366110.1366143&partnerID=40&md5=e898059483f2a22246eaaadf8e71a89e",Conference Paper,Scopus,2-s2.0-56749083221
"Vahid, F., Stitt, G.","Hardware/Software Partitioning",2008,"Reconfigurable Computing",,,,"539","560",,4,10.1016/B978-012370522-8.50034-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350578986&doi=10.1016%2fB978-012370522-8.50034-0&partnerID=40&md5=73901e2a5765459a377978cf603f39a1",Book Chapter,Scopus,2-s2.0-70350578986
"Stitt, G., Chaudhari, G., Coole, J.","Traversal Caches: A first step towards FPGA acceleration of pointer-based data structures",2008,"Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008",,,,"61","66",,7,10.1145/1450135.1450150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650423051&doi=10.1145%2f1450135.1450150&partnerID=40&md5=8fd49f5d4881d53eaf186311e3d19c09",Conference Paper,Scopus,2-s2.0-78650423051
"Sirowy, S., Stitt, G., Vahid, F.","C is for circuits: Capturing FPGA circuits as sequential code for portability",2008,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"117","126",,9,10.1145/1344671.1344689,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749137466&doi=10.1145%2f1344671.1344689&partnerID=40&md5=de168c77fa36337ba4ab5fd4b5e363ef",Conference Paper,Scopus,2-s2.0-60749137466
"Merchant, S.G., Holland, B.M., Reardon, C., George, A.D., Lam, H., Stitt, G., Smith, M.C., Alam, N., Gonzalez, I., El-Araby, E., Saha, P., El-Ghazawi, T., Simmler, H.","Strategic challenges for application development productivity in Reconfigurable Computing",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806548,"209","218",,12,10.1109/NAECON.2008.4806548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749087427&doi=10.1109%2fNAECON.2008.4806548&partnerID=40&md5=ddf8301cc26b843e0bea3805050f3359",Conference Paper,Scopus,2-s2.0-66749087427
"Gonzalez, I., El-Araby, E., Saha, P., El-Ghazawi, T., Simmler, H., Merchant, S.G., Holland, B.M., Reardon, C., George, A.D., Lam, H., Stitt, G., Alam, N., Smith, M.C.","Classification of application development for Fpga-based systems",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806547,"203","208",,5,10.1109/NAECON.2008.4806547,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749097825&doi=10.1109%2fNAECON.2008.4806547&partnerID=40&md5=9ebee1ad0ffdfcb3a5f62800f2368128",Conference Paper,Scopus,2-s2.0-66749097825
"Vahid, F., Stitt, G., Lysecky, R.","Warp processing: Dynamic translation of binaries to FPGA circuits",2008,"Computer","41","7",,"40","46",,54,10.1109/MC.2008.240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48249084289&doi=10.1109%2fMC.2008.240&partnerID=40&md5=229325d34032d8f82c2705b3a87d8594",Article,Scopus,2-s2.0-48249084289
"Stitt, G., Vahid, F.","Thread warping: A framework for dynamic synthesis of thread accelerators",2007,"CODES+ISSS 2007: International Conference on Hardware/Software Codesign and System Synthesis",,,,"93","98",,17,10.1145/1289816.1289841,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849168762&doi=10.1145%2f1289816.1289841&partnerID=40&md5=a430064cf082ee9e1d9e84447201bdbb",Conference Paper,Scopus,2-s2.0-38849168762
"Stitt, G., Vahid, F.","Binary synthesis",2007,"ACM Transactions on Design Automation of Electronic Systems","12","3", 1255471,"","",,20,10.1145/1255456.1255471,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548204342&doi=10.1145%2f1255456.1255471&partnerID=40&md5=4b1a8c2b0148ec00f62afa7e3b5fd3b9",Conference Paper,Scopus,2-s2.0-34548204342
"Stitt, G., Vahid, F., Najjar, W.","A code refinement methodology for performance- improved synthesis from C",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110257,"716","723",,17,10.1109/ICCAD.2006.320018,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149096003&doi=10.1109%2fICCAD.2006.320018&partnerID=40&md5=8891c338454f86ec16465d0696ebc5f1",Conference Paper,Scopus,2-s2.0-46149096003
"Lysecky, R., Stitt, G., Vahid, F.","Warp processors",2006,"ACM Transactions on Design Automation of Electronic Systems","11","3",,"659","681",,93,10.1145/1142980.1142986,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748420512&doi=10.1145%2f1142980.1142986&partnerID=40&md5=0bd377139fd6da25904e2975f8385b46",Article,Scopus,2-s2.0-33748420512
"Stitt, G., Vahid, F.","A decompilation approach to partitioning software for microprocessor/FPGA platforms",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395592,"396","397",,8,10.1109/DATE.2005.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646917777&doi=10.1109%2fDATE.2005.9&partnerID=40&md5=33bcd78efdaaea505520bd6688365606",Conference Paper,Scopus,2-s2.0-33646917777
"Stitt, G., Vahid, F.","New decompilation techniques for binary-level co-processor generation",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560127,"546","553",,16,10.1109/ICCAD.2005.1560127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751423594&doi=10.1109%2fICCAD.2005.1560127&partnerID=40&md5=0b9f69e455ef4e5a2f2a7bca8deddff4",Conference Paper,Scopus,2-s2.0-33751423594
"Stitt, G., Vahid, F., McGregor, G., Einloth, B.","Hardware/software partitioning of software binaries: A case study of H.264 decode",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"285","290",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644517741&partnerID=40&md5=0d133fb3784bf16e0c068c598c3cde59",Conference Paper,Scopus,2-s2.0-27644517741
"Stitt, G., Guo, Z., Vahid, F., Najjar, W.","Techniques for synthesizing binaries to an advanced register/memory structure",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"118","124",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344375498&partnerID=40&md5=82395cdc6f75cab9f6ad2bf2a26f0f47",Conference Paper,Scopus,2-s2.0-20344375498
"Stitt, G., Vahid, F., Nematbakhsh, S.","Energy Savings and Speedups from Partitioning Critical Software Loops toHardware in Embedded Systems",2004,"ACM Transactions on Embedded Computing Systems","3","1",,"218","232",,63,10.1145/972627.972637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013441915&doi=10.1145%2f972627.972637&partnerID=40&md5=4e89e4ffb55ebe2b31625d917acf0754",Article,Scopus,2-s2.0-85013441915
"Suresh, D.C., Najjar, W.A., Vahid, F., Villarreal, J.R., Stitt, G.","Profiling tools for hardware/software partitioning of embedded applications",2003,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"189","198",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242443861&partnerID=40&md5=35d15042810ca7972c3f79abf4eb34dd",Conference Paper,Scopus,2-s2.0-0242443861
"Vahid, F., Lysecky, R., Zhang, C., Stitt, G.","Highly configurable platforms for embedded computing systems",2003,"Microelectronics Journal","34","11",,"1025","1029",,4,10.1016/S0026-2692(03)00171-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142154041&doi=10.1016%2fS0026-2692%2803%2900171-X&partnerID=40&md5=2236937a151a53ccd9ee68e4c42edb84",Article,Scopus,2-s2.0-0142154041
"Suresh, D.C., Najjar, W.A., Vahid, F., Villarreal, J.R., Stitt, G.","Profiling tools for hardware/software partitioning of embedded applications",2003,"ACM SIGPLAN Notices","38","7",,"189","198",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442313339&partnerID=40&md5=7347bcd82a3a906517a827801f6160e7",Conference Paper,Scopus,2-s2.0-1442313339
"Stitt, G., Vahid, F.","Hardware/software partitioning of software binaries",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"164","170",,42,10.1145/774572.774596,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911691&doi=10.1145%2f774572.774596&partnerID=40&md5=685b618f0eba1484441753ca010b8a63",Conference Paper,Scopus,2-s2.0-0036911691
"Stitt, G., Vahid, F.","Energy advantages of microprocessor platforms with on-chip configurable logic",2002,"IEEE Design and Test of Computers","19","6",,"36","43",,51,10.1109/MDT.2002.1047742,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036857029&doi=10.1109%2fMDT.2002.1047742&partnerID=40&md5=a66f7112d941e2785ebf2a68111e2c98",Article,Scopus,2-s2.0-0036857029
"Villarreal, J., Suresh, D., Stitt, G., Vahid, F., Najjar, W.","Improving software performance with configurable logic",2002,"Design Automation for Embedded Systems","7","4",,"325","339",,36,10.1023/A:1020359206122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036846599&doi=10.1023%2fA%3a1020359206122&partnerID=40&md5=3cfb7d460d6366375a0bf9d4e0d60c56",Article,Scopus,2-s2.0-0036846599
"Stitt, G., Grattan, B., Villarreal, J., Vahid, F.","Using on-chip configurable logic to reduce embedded system software energy",2002,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2002-January",, 1106669,"143","151",,19,10.1109/FPGA.2002.1106669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746055852&doi=10.1109%2fFPGA.2002.1106669&partnerID=40&md5=1a5db8dbe03f94ac684d9101f6c69690",Conference Paper,Scopus,2-s2.0-33746055852
"Grattan, B., Stitt, G., Vahid, F.","Codesign - Extended applications",2002,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"1","6",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036045870&partnerID=40&md5=adb7de8b26334d40c5ebaaefd940e089",Conference Paper,Scopus,2-s2.0-0036045870
"Stitt, G., Vahid, F., Givargis, T., Lysecky, R.","A first-step towards an architecture tuning methodology for low power",2000,"Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"187","192",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034592610&partnerID=40&md5=b7861c1fa4a0a534ca4ddff3da7fe287",Conference Paper,Scopus,2-s2.0-0034592610
