

================================================================
== Vivado HLS Report for 'Threshold'
================================================================
* Date:           Mon Mar 30 11:11:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        otsu_threshold
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  205323|  1028523|  205323|  1028523|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+----------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+----------+----------+
        |- Loop 1       |     256|     256|         1|          -|          -|       256|    no    |
        |- loop_height  |       0|  823200| 5 ~ 1029 |          -|          -|  0 ~ 800 |    no    |
        | + loop_width  |       2|    1026|         4|          1|          1| 0 ~ 1024 |    yes   |
        |- Loop 3       |       2|       2|         1|          1|          1|         2|    yes   |
        |- Loop 4       |  205056|  205056|       801|          -|          -|       256|    no    |
        | + Loop 4.1    |     768|     768|         3|          -|          -|       256|    no    |
        +---------------+--------+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    903|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    4431|   9312|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        0|      -|    1297|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     14|    5728|  10360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      6|       5|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |ov5640_otsu_thresfYi_U37  |ov5640_otsu_thresfYi  |        0|      2|  227|  404|
    |ov5640_otsu_thresg8j_U38  |ov5640_otsu_thresg8j  |        0|      2|  227|  404|
    |ov5640_otsu_threshbi_U39  |ov5640_otsu_threshbi  |        0|      3|  128|  320|
    |ov5640_otsu_threshbi_U40  |ov5640_otsu_threshbi  |        0|      3|  128|  320|
    |ov5640_otsu_thresibs_U41  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U42  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U43  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U44  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U45  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresjbC_U46  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U47  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U48  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U49  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U50  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_threskbM_U51  |ov5640_otsu_threskbM  |        0|      0|   66|  239|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     10| 4431| 9312|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |ov5640_otsu_threslbW_U52  |ov5640_otsu_threslbW  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |hist_out_V_U  |Threshold_hist_oueOg  |        2|  0|   0|   256|   20|     1|         5120|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|   256|   20|     1|         5120|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_10_i_fu_1004_p2                |     *    |      3|  0|  21|          32|          32|
    |back_gray_count_fu_1090_p2         |     +    |      0|  0|  32|          32|          32|
    |back_pixel_count_fu_1061_p2        |     +    |      0|  0|  32|          32|          32|
    |front_gray_count_fu_1096_p2        |     +    |      0|  0|  32|          32|          32|
    |front_pixel_count_fu_1067_p2       |     +    |      0|  0|  32|          32|          32|
    |hist_flag_V_2_i_fu_888_p2          |     +    |      0|  0|  20|           1|          20|
    |hist_flag_V_i_fu_847_p2            |     +    |      0|  0|  20|           1|          20|
    |hist_last_V_fu_841_p2              |     +    |      0|  0|  20|           1|          20|
    |hist_w_V_i_fu_867_p2               |     +    |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_0_fu_908_p2       |     +    |      0|  0|  20|           1|          20|
    |i_1_fu_550_p2                      |     +    |      0|  0|  31|          31|           1|
    |i_fu_490_p2                        |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1030_p2                     |     +    |      0|  0|   9|           9|           1|
    |j_fu_565_p2                        |     +    |      0|  0|  31|          31|           1|
    |m_fu_970_p2                        |     +    |      0|  0|   3|           2|           1|
    |ret_V_fu_692_p2                    |     +    |      0|  0|   4|           1|           3|
    |threshold_tmp_fu_1014_p2           |     +    |      0|  0|   9|           9|           1|
    |total_gray_fu_1047_p2              |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state6_pp0_iter2_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state7_pp0_iter3_stage0  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_646_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_786_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_664_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_1198_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_1192_p2                   |    and   |      0|  0|   1|           1|           1|
    |cond_i_fu_976_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |exitcond2_i_fu_484_p2              |   icmp   |      0|  0|   5|           9|          10|
    |exitcond3_i_fu_964_p2              |   icmp   |      0|  0|   2|           2|           3|
    |exitcond5_i_fu_1008_p2             |   icmp   |      0|  0|   5|           9|          10|
    |exitcond_i_fu_1024_p2              |   icmp   |      0|  0|   5|           9|          10|
    |icmp_fu_766_p2                     |   icmp   |      0|  0|   1|           2|           1|
    |notlhs1_fu_1174_p2                 |   icmp   |      0|  0|   4|           8|           2|
    |notlhs_fu_1156_p2                  |   icmp   |      0|  0|   4|           8|           2|
    |notrhs1_fu_1180_p2                 |   icmp   |      0|  0|   9|          23|           1|
    |notrhs_fu_1162_p2                  |   icmp   |      0|  0|   9|          23|           1|
    |tmp_21_1_i_fu_603_p2               |   icmp   |      0|  0|   4|           8|           8|
    |tmp_21_2_i_fu_608_p2               |   icmp   |      0|  0|   4|           8|           8|
    |tmp_21_3_i_fu_613_p2               |   icmp   |      0|  0|   4|           8|           8|
    |tmp_21_i_fu_598_p2                 |   icmp   |      0|  0|   4|           8|           8|
    |tmp_27_i_fu_1036_p2                |   icmp   |      0|  0|   5|           9|           9|
    |tmp_31_i_fu_740_p2                 |   icmp   |      0|  0|   2|           3|           4|
    |tmp_36_i_fu_750_p2                 |   icmp   |      0|  0|   2|           3|           2|
    |tmp_49_1_i_fu_712_p2               |   icmp   |      0|  0|   2|           3|           2|
    |tmp_51_2_i_fu_726_p2               |   icmp   |      0|  0|   2|           3|           1|
    |tmp_51_i_fu_698_p2                 |   icmp   |      0|  0|   2|           3|           2|
    |tmp_7_i_fu_545_p2                  |   icmp   |      0|  0|  12|          32|          32|
    |tmp_8_i_fu_560_p2                  |   icmp   |      0|  0|  12|          32|          32|
    |tmp_9_i_fu_584_p2                  |   icmp   |      0|  0|   4|           8|           8|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_demorgan_fu_652_p2        |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_626_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_4_fu_678_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_1168_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_1186_p2                   |    or    |      0|  0|   1|           1|           1|
    |addr_V_1_0338_2_be_s_fu_718_p3     |  select  |      0|  0|   8|           1|           8|
    |addr_win_val_V_0_0_2_fu_799_p3     |  select  |      0|  0|   8|           1|           8|
    |addr_win_val_V_load_s_fu_982_p3    |  select  |      0|  0|   8|           1|           8|
    |back_gray_count_1_fu_1109_p3       |  select  |      0|  0|  32|           1|          32|
    |back_pixel_count_1_fu_1080_p3      |  select  |      0|  0|  32|           1|          32|
    |front_gray_count_1_fu_1102_p3      |  select  |      0|  0|  32|           1|          32|
    |front_pixel_count_1_fu_1073_p3     |  select  |      0|  0|  32|           1|          32|
    |hist_w_V_171_0341_2_fu_881_p3      |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_1_fu_894_p3       |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_2_fu_873_p3       |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_3_fu_853_p3       |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_V_0_0_2_fu_928_p3     |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_V_load_s_fu_995_p3    |  select  |      0|  0|  20|           1|          20|
    |p_0338_2_be_2_i_fu_732_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0338_2_be_i_fu_704_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0341_2_be_2_i_fu_901_p3          |  select  |      0|  0|  20|           1|          20|
    |p_0341_2_be_i_fu_860_p3            |  select  |      0|  0|  20|           1|          20|
    |p_2_i_fu_684_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   2|           1|           2|
    |p_i_cast_fu_618_p3                 |  select  |      0|  0|   2|           1|           1|
    |sel_tmp3_cast_fu_670_p3            |  select  |      0|  0|   2|           1|           2|
    |sel_tmp8_fu_792_p3                 |  select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_921_p3                 |  select  |      0|  0|  20|           1|          20|
    |sel_tmp_fu_632_p3                  |  select  |      0|  0|   4|           1|           3|
    |storemerge1_i_fu_914_p3            |  select  |      0|  0|  20|           1|          20|
    |storemerge_i_fu_772_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_640_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_780_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_658_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 903|         559|         886|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |addr_last_V_fu_186           |   3|          2|    8|         16|
    |addr_win_val_0_V_1_fu_178    |   3|          2|    8|         16|
    |addr_win_val_0_V_2_fu_174    |   3|          2|    8|         16|
    |addr_win_val_0_V_3_fu_182    |   3|          2|    8|         16|
    |ap_NS_fsm                    |  11|         47|    1|         47|
    |ap_done                      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3      |   3|          3|    1|          3|
    |back_gray_count_i_reg_372    |   3|          2|   32|         64|
    |back_pixel_count_i_reg_348   |   3|          2|   32|         64|
    |col_assign_reg_313           |   3|          2|    2|          4|
    |front_gray_count_i_reg_360   |   3|          2|   32|         64|
    |front_pixel_count_i_reg_336  |   3|          2|   32|         64|
    |grp_fu_395_opcode            |   3|          3|    2|          6|
    |grp_fu_395_p0                |   3|          3|   32|         96|
    |grp_fu_395_p1                |   3|          3|   32|         96|
    |grp_fu_403_p0                |   3|          3|   32|         96|
    |grp_fu_407_p0                |   3|          3|   32|         96|
    |grp_fu_431_p0                |   3|          3|   32|         96|
    |hist_out_V_address0          |   3|          4|    8|         32|
    |hist_out_V_address1          |   3|          3|    8|         24|
    |hist_out_V_d1                |   3|          3|   20|         60|
    |hist_win_val_0_V_1_1_fu_190  |   3|          2|   20|         40|
    |hist_win_val_0_V_2_1_fu_198  |   3|          2|   20|         40|
    |hist_win_val_0_V_3_1_fu_202  |   3|          2|   20|         40|
    |hist_win_val_V_0_0_i_fu_194  |   3|          2|   20|         40|
    |i1_i_reg_280                 |   3|          2|    9|         18|
    |i2_i_reg_291                 |   3|          2|   31|         62|
    |i_op_assign_reg_384          |   3|          2|    9|         18|
    |j_i_reg_302                  |   3|          2|   31|         62|
    |p_dst_data_stream_V_blk_n    |   3|          2|    1|          2|
    |p_src_cols_V_blk_n           |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n    |   3|          2|    1|          2|
    |p_src_rows_V_blk_n           |   3|          2|    1|          2|
    |val_assign_reg_324           |   3|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 113|        126|  537|       1326|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |addr_last_V_fu_186             |   8|   0|    8|          0|
    |addr_win_val_0_V_1_fu_178      |   8|   0|    8|          0|
    |addr_win_val_0_V_2_1_reg_1341  |   8|   0|    8|          0|
    |addr_win_val_0_V_2_fu_174      |   8|   0|    8|          0|
    |addr_win_val_0_V_3_fu_182      |   8|   0|    8|          0|
    |ap_CS_fsm                      |  46|   0|   46|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |back_gray_average_reg_1516     |  32|   0|   32|          0|
    |back_gray_count_i_reg_372      |  32|   0|   32|          0|
    |back_pixel_count_1_reg_1459    |  32|   0|   32|          0|
    |back_pixel_count_i_reg_348     |  32|   0|   32|          0|
    |back_pixel_probabili_reg_1506  |  32|   0|   32|          0|
    |col_assign_reg_313             |   2|   0|    2|          0|
    |cols_reg_1230                  |  32|   0|   32|          0|
    |front_gray_average_reg_1511    |  32|   0|   32|          0|
    |front_gray_count_i_reg_360     |  32|   0|   32|          0|
    |front_pixel_count_1_reg_1454   |  32|   0|   32|          0|
    |front_pixel_count_i_reg_336    |  32|   0|   32|          0|
    |front_pixel_probabil_reg_1501  |  32|   0|   32|          0|
    |hist_win_val_0_V_1_1_fu_190    |  20|   0|   20|          0|
    |hist_win_val_0_V_2_1_fu_198    |  20|   0|   20|          0|
    |hist_win_val_0_V_3_1_fu_202    |  20|   0|   20|          0|
    |hist_win_val_V_0_0_i_fu_194    |  20|   0|   20|          0|
    |hls_threshold_V                |   8|   0|    8|          0|
    |i1_i_reg_280                   |   9|   0|    9|          0|
    |i2_i_reg_291                   |  31|   0|   31|          0|
    |i_1_reg_1316                   |  31|   0|   31|          0|
    |i_op_assign_cast7_i_reg_1418   |   9|   0|   29|         20|
    |i_op_assign_reg_384            |   9|   0|    9|          0|
    |icmp_reg_1374                  |   1|   0|    1|          0|
    |interclass_variance_s_fu_206   |  32|   0|   32|          0|
    |j_1_reg_1426                   |   9|   0|    9|          0|
    |j_i_reg_302                    |  31|   0|   31|          0|
    |p_0338_i_fu_170                |   8|   0|    8|          0|
    |p_0341_i_fu_166                |  20|   0|   20|          0|
    |reg_466                        |  32|   0|   32|          0|
    |reg_472                        |  32|   0|   32|          0|
    |reg_478                        |  32|   0|   32|          0|
    |rows_reg_1224                  |  32|   0|   32|          0|
    |sel_tmp5_reg_1379              |   1|   0|    1|          0|
    |threshold_tmp_reg_1413         |   9|   0|    9|          0|
    |tmp_10_i_reg_1398              |  32|   0|   32|          0|
    |tmp_11_i_reg_1403              |  32|   0|   32|          0|
    |tmp_13_reg_1330                |   8|   0|    8|          0|
    |tmp_14_i_reg_1474              |  32|   0|   32|          0|
    |tmp_15_i_reg_1480              |  32|   0|   32|          0|
    |tmp_16_i_reg_1486              |  32|   0|   32|          0|
    |tmp_17_i_reg_1491              |  32|   0|   32|          0|
    |tmp_18_i_reg_1496              |  32|   0|   32|          0|
    |tmp_23_i_reg_1527              |  32|   0|   32|          0|
    |tmp_27_i_reg_1431              |   1|   0|    1|          0|
    |tmp_31_i_reg_1364              |   1|   0|    1|          0|
    |tmp_32_i_reg_1449              |  29|   0|   29|          0|
    |tmp_49_1_i_reg_1352            |   1|   0|    1|          0|
    |tmp_51_2_i_reg_1358            |   1|   0|    1|          0|
    |tmp_51_i_reg_1346              |   1|   0|    1|          0|
    |tmp_8_i_reg_1321               |   1|   0|    1|          0|
    |total_gray_average_reg_1521    |  32|   0|   32|          0|
    |total_gray_reg_1444            |  32|   0|   32|          0|
    |val_assign_reg_324             |   9|   0|    9|          0|
    |tmp_8_i_reg_1321               |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1297|  32| 1254|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Threshold      | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
  Pipeline-1 : II = 1, D = 1, States = { 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2_i)
	3  / (exitcond2_i)
3 --> 
	4  / (tmp_7_i)
	9  / (!tmp_7_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (!tmp_8_i)
	7  / (tmp_8_i)
7 --> 
	4  / true
8 --> 
	3  / true
9 --> 
	10  / (exitcond3_i)
	9  / (!exitcond3_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!exitcond5_i)
16 --> 
	17  / (!exitcond_i)
	19  / (exitcond_i)
17 --> 
	18  / true
18 --> 
	16  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [1 x i8]* @p_str108)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str96, i32 0, i32 0, [1 x i8]* @p_str97, [1 x i8]* @p_str98, [1 x i8]* @p_str99, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str100, [1 x i8]* @p_str101)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.77ns)   --->   "%hist_out_V = alloca [256 x i20], align 4" [otsu_threshold/src/otsu_threshold.h:18]   --->   Operation 52 'alloca' 'hist_out_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str287, i32 0, i32 0, [1 x i8]* @p_str288, [1 x i8]* @p_str289, [1 x i8]* @p_str290, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str291, [11 x i8]* @ScalarProp_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str282, i32 0, i32 0, [1 x i8]* @p_str283, [1 x i8]* @p_str284, [1 x i8]* @p_str285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str286, [11 x i8]* @ScalarProp_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.40ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)"   --->   Operation 55 'read' 'rows' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (3.40ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)"   --->   Operation 56 'read' 'cols' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "br label %.preheader664.i" [otsu_threshold/src/otsu_threshold.h:39]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i1_i = phi i9 [ %i, %0 ], [ 0, %entry ]"   --->   Operation 58 'phi' 'i1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.62ns)   --->   "%exitcond2_i = icmp eq i9 %i1_i, -256" [otsu_threshold/src/otsu_threshold.h:39]   --->   Operation 59 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.36ns)   --->   "%i = add i9 %i1_i, 1" [otsu_threshold/src/otsu_threshold.h:39]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %._crit_edge.i.preheader, label %0" [otsu_threshold/src/otsu_threshold.h:39]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i9 %i1_i to i64" [otsu_threshold/src/otsu_threshold.h:40]   --->   Operation 63 'zext' 'tmp_5_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%hist_out_V_addr = getelementptr [256 x i20]* %hist_out_V, i64 0, i64 %tmp_5_i" [otsu_threshold/src/otsu_threshold.h:40]   --->   Operation 64 'getelementptr' 'hist_out_V_addr' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.77ns)   --->   "store i20 0, i20* %hist_out_V_addr, align 4" [otsu_threshold/src/otsu_threshold.h:40]   --->   Operation 65 'store' <Predicate = (!exitcond2_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader664.i" [otsu_threshold/src/otsu_threshold.h:39]   --->   Operation 66 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_0341_i = alloca i20"   --->   Operation 67 'alloca' 'p_0341_i' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_0338_i = alloca i8"   --->   Operation 68 'alloca' 'p_0338_i' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_2 = alloca i8"   --->   Operation 69 'alloca' 'addr_win_val_0_V_2' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_1 = alloca i8"   --->   Operation 70 'alloca' 'addr_win_val_0_V_1' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_3 = alloca i8"   --->   Operation 71 'alloca' 'addr_win_val_0_V_3' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%addr_last_V = alloca i8"   --->   Operation 72 'alloca' 'addr_last_V' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_1_1 = alloca i20"   --->   Operation 73 'alloca' 'hist_win_val_0_V_1_1' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%hist_win_val_V_0_0_i = alloca i20"   --->   Operation 74 'alloca' 'hist_win_val_V_0_0_i' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_2_1 = alloca i20"   --->   Operation 75 'alloca' 'hist_win_val_0_V_2_1' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_3_1 = alloca i20"   --->   Operation 76 'alloca' 'hist_win_val_0_V_3_1' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.46ns)   --->   "store i20 0, i20* %hist_win_val_0_V_3_1"   --->   Operation 77 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 78 [1/1] (0.46ns)   --->   "store i20 0, i20* %hist_win_val_0_V_2_1"   --->   Operation 78 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 79 [1/1] (0.46ns)   --->   "store i20 0, i20* %hist_win_val_V_0_0_i"   --->   Operation 79 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 80 [1/1] (0.46ns)   --->   "store i20 0, i20* %hist_win_val_0_V_1_1"   --->   Operation 80 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 81 [1/1] (0.46ns)   --->   "store i8 3, i8* %addr_last_V"   --->   Operation 81 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 82 [1/1] (0.46ns)   --->   "store i8 2, i8* %addr_win_val_0_V_3"   --->   Operation 82 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 83 [1/1] (0.46ns)   --->   "store i8 0, i8* %addr_win_val_0_V_1"   --->   Operation 83 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 84 [1/1] (0.46ns)   --->   "store i8 1, i8* %addr_win_val_0_V_2"   --->   Operation 84 'store' <Predicate = (exitcond2_i)> <Delay = 0.46>
ST_2 : Operation 85 [1/1] (0.46ns)   --->   "br label %._crit_edge.i" [otsu_threshold/src/otsu_threshold.h:48]   --->   Operation 85 'br' <Predicate = (exitcond2_i)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%i2_i = phi i31 [ %i_1, %3 ], [ 0, %._crit_edge.i.preheader ]"   --->   Operation 86 'phi' 'i2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%i2_cast_i = zext i31 %i2_i to i32" [otsu_threshold/src/otsu_threshold.h:48]   --->   Operation 87 'zext' 'i2_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.96ns)   --->   "%tmp_7_i = icmp slt i32 %i2_cast_i, %rows" [otsu_threshold/src/otsu_threshold.h:48]   --->   Operation 88 'icmp' 'tmp_7_i' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 800, i64 0)"   --->   Operation 89 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.87ns)   --->   "%i_1 = add i31 %i2_i, 1" [otsu_threshold/src/otsu_threshold.h:48]   --->   Operation 90 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_7_i, label %1, label %.preheader662.i.preheader" [otsu_threshold/src/otsu_threshold.h:48]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [otsu_threshold/src/otsu_threshold.h:49]   --->   Operation 92 'specloopname' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [otsu_threshold/src/otsu_threshold.h:49]   --->   Operation 93 'specregionbegin' 'tmp_i' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.46ns)   --->   "br label %2" [otsu_threshold/src/otsu_threshold.h:50]   --->   Operation 94 'br' <Predicate = (tmp_7_i)> <Delay = 0.46>
ST_3 : Operation 95 [1/1] (0.46ns)   --->   "br label %.preheader662.i" [otsu_threshold/src/otsu_threshold.h:112]   --->   Operation 95 'br' <Predicate = (!tmp_7_i)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ 0, %1 ], [ %j, %"operator().exit18.0.i_ifconv" ]"   --->   Operation 96 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [otsu_threshold/src/otsu_threshold.h:50]   --->   Operation 97 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.96ns)   --->   "%tmp_8_i = icmp slt i32 %j_cast_i, %cols" [otsu_threshold/src/otsu_threshold.h:50]   --->   Operation 98 'icmp' 'tmp_8_i' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.87ns)   --->   "%j = add i31 %j_i, 1" [otsu_threshold/src/otsu_threshold.h:50]   --->   Operation 99 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.40>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_8_i, label %"operator().exit18.0.i_ifconv", label %3" [otsu_threshold/src/otsu_threshold.h:50]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (3.40ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [otsu_threshold/src/otsu_threshold.h:58]   --->   Operation 101 'read' 'tmp_13' <Predicate = (tmp_8_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 7.72>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_1_1 = load i8* %addr_win_val_0_V_1"   --->   Operation 102 'load' 'addr_win_val_0_V_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1024, i64 0)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_0338_i_load = load i8* %p_0338_i" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 104 'load' 'p_0338_i_load' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_2_1 = load i8* %addr_win_val_0_V_2" [otsu_threshold/src/otsu_threshold.h:90]   --->   Operation 105 'load' 'addr_win_val_0_V_2_1' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_3_1 = load i8* %addr_win_val_0_V_3" [otsu_threshold/src/otsu_threshold.h:90]   --->   Operation 106 'load' 'addr_win_val_0_V_3_1' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%addr_last_V_load = load i8* %addr_last_V" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 107 'load' 'addr_last_V_load' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%hls_threshold_V_loa = load i8* @hls_threshold_V, align 1" [otsu_threshold/src/otsu_threshold.h:59]   --->   Operation 108 'load' 'hls_threshold_V_loa' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.31ns)   --->   "%tmp_9_i = icmp ugt i8 %tmp_13, %hls_threshold_V_loa" [otsu_threshold/src/otsu_threshold.h:59]   --->   Operation 109 'icmp' 'tmp_9_i' <Predicate = (tmp_8_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.81ns)   --->   "%tempdst = select i1 %tmp_9_i, i8 -1, i8 0" [otsu_threshold/src/otsu_threshold.h:59]   --->   Operation 110 'select' 'tempdst' <Predicate = (tmp_8_i)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tempdst)" [otsu_threshold/src/otsu_threshold.h:60]   --->   Operation 111 'write' <Predicate = (tmp_8_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 112 [1/1] (1.31ns)   --->   "%tmp_21_i = icmp eq i8 %tmp_13, %addr_win_val_0_V_1_1" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 112 'icmp' 'tmp_21_i' <Predicate = (tmp_8_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.31ns)   --->   "%tmp_21_1_i = icmp eq i8 %tmp_13, %addr_win_val_0_V_2_1" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 113 'icmp' 'tmp_21_1_i' <Predicate = (tmp_8_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (1.31ns)   --->   "%tmp_21_2_i = icmp eq i8 %tmp_13, %addr_win_val_0_V_3_1" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 114 'icmp' 'tmp_21_2_i' <Predicate = (tmp_8_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.31ns)   --->   "%tmp_21_3_i = icmp eq i8 %tmp_13, %addr_last_V_load" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 115 'icmp' 'tmp_21_3_i' <Predicate = (tmp_8_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%p_i_cast = select i1 %tmp_21_i, i3 0, i3 3" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 116 'select' 'p_i_cast' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%tmp_3 = or i1 %tmp_21_i, %tmp_21_3_i" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 117 'or' 'tmp_3' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%sel_tmp = select i1 %tmp_3, i3 %p_i_cast, i3 -4" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 118 'select' 'sel_tmp' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%sel_tmp1 = xor i1 %tmp_21_i, true" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 119 'xor' 'sel_tmp1' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%sel_tmp2 = and i1 %tmp_21_1_i, %sel_tmp1" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 120 'and' 'sel_tmp2' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6_demorgan = or i1 %tmp_21_i, %tmp_21_1_i" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 121 'or' 'sel_tmp6_demorgan' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 122 'xor' 'sel_tmp6' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_21_2_i, %sel_tmp6" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 123 'and' 'sel_tmp7' <Predicate = (tmp_8_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%sel_tmp3_cast = select i1 %sel_tmp7, i3 2, i3 1" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 124 'select' 'sel_tmp3_cast' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_4 = or i1 %sel_tmp7, %sel_tmp2" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 125 'or' 'tmp_4' <Predicate = (tmp_8_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_2_i = select i1 %tmp_4, i3 %sel_tmp3_cast, i3 %sel_tmp" [otsu_threshold/src/otsu_threshold.h:63]   --->   Operation 126 'select' 'p_2_i' <Predicate = (tmp_8_i)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str27)" [otsu_threshold/src/otsu_threshold.h:69]   --->   Operation 127 'specregionbegin' 'tmp_30_i' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.76ns)   --->   "%ret_V = add i3 1, %p_2_i" [otsu_threshold/src/otsu_threshold.h:78]   --->   Operation 128 'add' 'ret_V' <Predicate = (tmp_8_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.98ns)   --->   "%tmp_51_i = icmp eq i3 %ret_V, 3" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 129 'icmp' 'tmp_51_i' <Predicate = (tmp_8_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node addr_V_1_0338_2_be_s)   --->   "%p_0338_2_be_i = select i1 %tmp_51_i, i8 %addr_win_val_0_V_3_1, i8 %p_0338_i_load" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 130 'select' 'p_0338_2_be_i' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.98ns)   --->   "%tmp_49_1_i = icmp eq i3 %ret_V, 2" [otsu_threshold/src/otsu_threshold.h:78]   --->   Operation 131 'icmp' 'tmp_49_1_i' <Predicate = (tmp_8_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.44ns) (out node of the LUT)   --->   "%addr_V_1_0338_2_be_s = select i1 %tmp_49_1_i, i8 %addr_win_val_0_V_2_1, i8 %p_0338_2_be_i" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 132 'select' 'addr_V_1_0338_2_be_s' <Predicate = (tmp_8_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.98ns)   --->   "%tmp_51_2_i = icmp eq i3 %p_2_i, 0" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 133 'icmp' 'tmp_51_2_i' <Predicate = (tmp_8_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_0338_2_be_2_i = select i1 %tmp_51_2_i, i8 %addr_win_val_0_V_1_1, i8 %addr_V_1_0338_2_be_s" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 134 'select' 'p_0338_2_be_2_i' <Predicate = (tmp_8_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.98ns)   --->   "%tmp_31_i = icmp eq i3 %p_2_i, -4" [otsu_threshold/src/otsu_threshold.h:94]   --->   Operation 135 'icmp' 'tmp_31_i' <Predicate = (tmp_8_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_34_i = zext i8 %tmp_13 to i64" [otsu_threshold/src/otsu_threshold.h:95]   --->   Operation 136 'zext' 'tmp_34_i' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%hist_out_V_addr_2 = getelementptr [256 x i20]* %hist_out_V, i64 0, i64 %tmp_34_i" [otsu_threshold/src/otsu_threshold.h:95]   --->   Operation 137 'getelementptr' 'hist_out_V_addr_2' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (2.77ns)   --->   "%hist_out_V_load = load i20* %hist_out_V_addr_2, align 4" [otsu_threshold/src/otsu_threshold.h:95]   --->   Operation 138 'load' 'hist_out_V_load' <Predicate = (tmp_8_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_6 : Operation 139 [1/1] (0.98ns)   --->   "%tmp_36_i = icmp eq i3 %p_2_i, 3" [otsu_threshold/src/otsu_threshold.h:97]   --->   Operation 139 'icmp' 'tmp_36_i' <Predicate = (tmp_8_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_2_i, i32 1, i32 2)" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 140 'partselect' 'tmp_1' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.50ns)   --->   "%icmp = icmp ne i2 %tmp_1, 0" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 141 'icmp' 'icmp' <Predicate = (tmp_8_i)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%storemerge_i = select i1 %icmp, i8 %p_0338_2_be_2_i, i8 %addr_win_val_0_V_2_1" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 142 'select' 'storemerge_i' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %tmp_31_i, true" [otsu_threshold/src/otsu_threshold.h:94]   --->   Operation 143 'xor' 'sel_tmp4' <Predicate = (tmp_8_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %tmp_36_i, %sel_tmp4" [otsu_threshold/src/otsu_threshold.h:97]   --->   Operation 144 'and' 'sel_tmp5' <Predicate = (tmp_8_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp8 = select i1 %tmp_31_i, i8 %tmp_13, i8 %storemerge_i" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 145 'select' 'sel_tmp8' <Predicate = (tmp_8_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.44ns) (out node of the LUT)   --->   "%addr_win_val_V_0_0_2 = select i1 %sel_tmp5, i8 %addr_last_V_load, i8 %sel_tmp8" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 146 'select' 'addr_win_val_V_0_0_2' <Predicate = (tmp_8_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.46ns)   --->   "store i8 %addr_win_val_0_V_3_1, i8* %addr_last_V" [otsu_threshold/src/otsu_threshold.h:90]   --->   Operation 147 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_6 : Operation 148 [1/1] (0.46ns)   --->   "store i8 %addr_win_val_0_V_2_1, i8* %addr_win_val_0_V_3" [otsu_threshold/src/otsu_threshold.h:90]   --->   Operation 148 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_6 : Operation 149 [1/1] (0.46ns)   --->   "store i8 %addr_win_val_V_0_0_2, i8* %addr_win_val_0_V_1" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 149 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_6 : Operation 150 [1/1] (0.46ns)   --->   "store i8 %addr_win_val_0_V_1_1, i8* %addr_win_val_0_V_2" [otsu_threshold/src/otsu_threshold.h:90]   --->   Operation 150 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "store i8 %p_0338_2_be_2_i, i8* %p_0338_i" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 151 'store' <Predicate = (tmp_8_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.03>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%p_0341_i_load = load i20* %p_0341_i" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 152 'load' 'p_0341_i_load' <Predicate = (tmp_8_i & !tmp_51_i & !tmp_49_1_i & !tmp_51_2_i)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_1_2 = load i20* %hist_win_val_0_V_1_1" [otsu_threshold/src/otsu_threshold.h:79]   --->   Operation 153 'load' 'hist_win_val_0_V_1_2' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%hist_win_val_V_0_0_i_1 = load i20* %hist_win_val_V_0_0_i" [otsu_threshold/src/otsu_threshold.h:86]   --->   Operation 154 'load' 'hist_win_val_V_0_0_i_1' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_2_2 = load i20* %hist_win_val_0_V_2_1" [otsu_threshold/src/otsu_threshold.h:86]   --->   Operation 155 'load' 'hist_win_val_0_V_2_2' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_3_2 = load i20* %hist_win_val_0_V_3_1" [otsu_threshold/src/otsu_threshold.h:72]   --->   Operation 156 'load' 'hist_win_val_0_V_3_2' <Predicate = (tmp_8_i & sel_tmp5)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [otsu_threshold/src/otsu_threshold.h:51]   --->   Operation 157 'specloopname' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [otsu_threshold/src/otsu_threshold.h:51]   --->   Operation 158 'specregionbegin' 'tmp_4_i' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/otsu_threshold.h:52]   --->   Operation 159 'specpipeline' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/otsu_threshold.h:70]   --->   Operation 160 'speclatency' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (1.58ns)   --->   "%hist_last_V = add i20 1, %hist_win_val_0_V_3_2" [otsu_threshold/src/otsu_threshold.h:72]   --->   Operation 161 'add' 'hist_last_V' <Predicate = (tmp_8_i & sel_tmp5)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (1.58ns)   --->   "%hist_flag_V_i = add i20 1, %hist_win_val_0_V_2_2" [otsu_threshold/src/otsu_threshold.h:86]   --->   Operation 162 'add' 'hist_flag_V_i' <Predicate = (tmp_8_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.60ns)   --->   "%hist_win_val_0_V_3 = select i1 %tmp_51_i, i20 %hist_flag_V_i, i20 %hist_win_val_0_V_2_2" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 163 'select' 'hist_win_val_0_V_3' <Predicate = (tmp_8_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node hist_w_V_171_0341_2)   --->   "%p_0341_2_be_i = select i1 %tmp_51_i, i20 %hist_flag_V_i, i20 %p_0341_i_load" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 164 'select' 'p_0341_2_be_i' <Predicate = (tmp_8_i & !tmp_49_1_i & !tmp_51_2_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.58ns)   --->   "%hist_w_V_i = add i20 1, %hist_win_val_0_V_1_2" [otsu_threshold/src/otsu_threshold.h:79]   --->   Operation 165 'add' 'hist_w_V_i' <Predicate = (tmp_8_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.60ns)   --->   "%hist_win_val_0_V_2 = select i1 %tmp_49_1_i, i20 %hist_w_V_i, i20 %hist_win_val_0_V_1_2" [otsu_threshold/src/otsu_threshold.h:78]   --->   Operation 166 'select' 'hist_win_val_0_V_2' <Predicate = (tmp_8_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.60ns) (out node of the LUT)   --->   "%hist_w_V_171_0341_2 = select i1 %tmp_49_1_i, i20 %hist_w_V_i, i20 %p_0341_2_be_i" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 167 'select' 'hist_w_V_171_0341_2' <Predicate = (tmp_8_i & !tmp_51_2_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.58ns)   --->   "%hist_flag_V_2_i = add i20 1, %hist_win_val_V_0_0_i_1" [otsu_threshold/src/otsu_threshold.h:86]   --->   Operation 168 'add' 'hist_flag_V_2_i' <Predicate = (tmp_8_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.60ns)   --->   "%hist_win_val_0_V_1 = select i1 %tmp_51_2_i, i20 %hist_flag_V_2_i, i20 %hist_win_val_V_0_0_i_1" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 169 'select' 'hist_win_val_0_V_1' <Predicate = (tmp_8_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_0341_2_be_2_i = select i1 %tmp_51_2_i, i20 %hist_flag_V_2_i, i20 %hist_w_V_171_0341_2" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 170 'select' 'p_0341_2_be_2_i' <Predicate = (tmp_8_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/2] (2.77ns)   --->   "%hist_out_V_load = load i20* %hist_out_V_addr_2, align 4" [otsu_threshold/src/otsu_threshold.h:95]   --->   Operation 171 'load' 'hist_out_V_load' <Predicate = (tmp_8_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_7 : Operation 172 [1/1] (1.58ns)   --->   "%hist_win_val_0_V_0 = add i20 1, %hist_out_V_load" [otsu_threshold/src/otsu_threshold.h:95]   --->   Operation 172 'add' 'hist_win_val_0_V_0' <Predicate = (tmp_8_i & tmp_31_i & !sel_tmp5)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%storemerge1_i = select i1 %icmp, i20 %p_0341_2_be_2_i, i20 %hist_win_val_0_V_2" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 173 'select' 'storemerge1_i' <Predicate = (tmp_8_i & !tmp_31_i & !sel_tmp5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.60ns) (out node of the LUT)   --->   "%sel_tmp9 = select i1 %tmp_31_i, i20 %hist_win_val_0_V_0, i20 %storemerge1_i" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 174 'select' 'sel_tmp9' <Predicate = (tmp_8_i & !sel_tmp5)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.60ns) (out node of the LUT)   --->   "%hist_win_val_V_0_0_2 = select i1 %sel_tmp5, i20 %hist_last_V, i20 %sel_tmp9" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 175 'select' 'hist_win_val_V_0_0_2' <Predicate = (tmp_8_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_38_i = zext i8 %addr_win_val_0_V_2_1 to i64" [otsu_threshold/src/otsu_threshold.h:107]   --->   Operation 176 'zext' 'tmp_38_i' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%hist_out_V_addr_4 = getelementptr [256 x i20]* %hist_out_V, i64 0, i64 %tmp_38_i" [otsu_threshold/src/otsu_threshold.h:107]   --->   Operation 177 'getelementptr' 'hist_out_V_addr_4' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (2.77ns)   --->   "store i20 %hist_win_val_0_V_2, i20* %hist_out_V_addr_4, align 4" [otsu_threshold/src/otsu_threshold.h:107]   --->   Operation 178 'store' <Predicate = (tmp_8_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str27, i32 %tmp_30_i)" [otsu_threshold/src/otsu_threshold.h:108]   --->   Operation 179 'specregionend' 'empty' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_4_i)" [otsu_threshold/src/otsu_threshold.h:109]   --->   Operation 180 'specregionend' 'empty_53' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.46ns)   --->   "store i20 %hist_win_val_0_V_3, i20* %hist_win_val_0_V_3_1" [otsu_threshold/src/otsu_threshold.h:88]   --->   Operation 181 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_7 : Operation 182 [1/1] (0.46ns)   --->   "store i20 %hist_win_val_0_V_2, i20* %hist_win_val_0_V_2_1" [otsu_threshold/src/otsu_threshold.h:88]   --->   Operation 182 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_7 : Operation 183 [1/1] (0.46ns)   --->   "store i20 %hist_win_val_V_0_0_2, i20* %hist_win_val_V_0_0_i" [otsu_threshold/src/otsu_threshold.h:100]   --->   Operation 183 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_7 : Operation 184 [1/1] (0.46ns)   --->   "store i20 %hist_win_val_0_V_1, i20* %hist_win_val_0_V_1_1" [otsu_threshold/src/otsu_threshold.h:88]   --->   Operation 184 'store' <Predicate = (tmp_8_i)> <Delay = 0.46>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "store i20 %p_0341_2_be_2_i, i20* %p_0341_i" [otsu_threshold/src/otsu_threshold.h:84]   --->   Operation 185 'store' <Predicate = (tmp_8_i)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "br label %2" [otsu_threshold/src/otsu_threshold.h:50]   --->   Operation 186 'br' <Predicate = (tmp_8_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [otsu_threshold/src/otsu_threshold.h:110]   --->   Operation 187 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [otsu_threshold/src/otsu_threshold.h:48]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.88>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%col_assign = phi i2 [ %m, %"operator().exit26.i" ], [ 0, %.preheader662.i.preheader ]"   --->   Operation 189 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.50ns)   --->   "%exitcond3_i = icmp eq i2 %col_assign, -2" [otsu_threshold/src/otsu_threshold.h:112]   --->   Operation 190 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 191 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.63ns)   --->   "%m = add i2 %col_assign, 1" [otsu_threshold/src/otsu_threshold.h:112]   --->   Operation 192 'add' 'm' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %.preheader661.i.preheader, label %"operator().exit26.i"" [otsu_threshold/src/otsu_threshold.h:112]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_2_2 = load i8* %addr_win_val_0_V_2" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 194 'load' 'addr_win_val_0_V_2_2' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%addr_win_val_0_V_1_2 = load i8* %addr_win_val_0_V_1" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 195 'load' 'addr_win_val_0_V_1_2' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%hist_win_val_0_V_1_3 = load i20* %hist_win_val_0_V_1_1" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 196 'load' 'hist_win_val_0_V_1_3' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%hist_win_val_V_0_0_i_2 = load i20* %hist_win_val_V_0_0_i" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 197 'load' 'hist_win_val_V_0_0_i_2' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [otsu_threshold/src/otsu_threshold.h:112]   --->   Operation 198 'specregionbegin' 'tmp_3_i' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [otsu_threshold/src/otsu_threshold.h:113]   --->   Operation 199 'specpipeline' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.50ns)   --->   "%cond_i = icmp eq i2 %col_assign, 0" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 200 'icmp' 'cond_i' <Predicate = (!exitcond3_i)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.44ns)   --->   "%addr_win_val_V_load_s = select i1 %cond_i, i8 %addr_win_val_0_V_1_2, i8 %addr_win_val_0_V_2_2" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 201 'select' 'addr_win_val_V_load_s' <Predicate = (!exitcond3_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_i_55 = zext i8 %addr_win_val_V_load_s to i64" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 202 'zext' 'tmp_i_55' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.60ns)   --->   "%hist_win_val_V_load_s = select i1 %cond_i, i20 %hist_win_val_V_0_0_i_2, i20 %hist_win_val_0_V_1_3" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 203 'select' 'hist_win_val_V_load_s' <Predicate = (!exitcond3_i)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%hist_out_V_addr_1 = getelementptr [256 x i20]* %hist_out_V, i64 0, i64 %tmp_i_55" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 204 'getelementptr' 'hist_out_V_addr_1' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (2.77ns)   --->   "store i20 %hist_win_val_V_load_s, i20* %hist_out_V_addr_1, align 4" [otsu_threshold/src/otsu_threshold.h:114]   --->   Operation 205 'store' <Predicate = (!exitcond3_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_3_i)" [otsu_threshold/src/otsu_threshold.h:115]   --->   Operation 206 'specregionend' 'empty_56' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "br label %.preheader662.i" [otsu_threshold/src/otsu_threshold.h:112]   --->   Operation 207 'br' <Predicate = (!exitcond3_i)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 7.05>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%interclass_variance_s = alloca float"   --->   Operation 208 'alloca' 'interclass_variance_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (7.05ns)   --->   "%tmp_10_i = mul nsw i32 %rows, %cols" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 209 'mul' 'tmp_10_i' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 8.08>
ST_11 : Operation 210 [4/4] (8.08ns)   --->   "%tmp_11_i = sitofp i32 %tmp_10_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 210 'sitofp' 'tmp_11_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 6> <Delay = 8.08>
ST_12 : Operation 211 [3/4] (8.08ns)   --->   "%tmp_11_i = sitofp i32 %tmp_10_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 211 'sitofp' 'tmp_11_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 7> <Delay = 8.08>
ST_13 : Operation 212 [2/4] (8.08ns)   --->   "%tmp_11_i = sitofp i32 %tmp_10_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 212 'sitofp' 'tmp_11_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 8> <Delay = 8.08>
ST_14 : Operation 213 [1/4] (8.08ns)   --->   "%tmp_11_i = sitofp i32 %tmp_10_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 213 'sitofp' 'tmp_11_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.46ns)   --->   "br label %.preheader660.i" [otsu_threshold/src/otsu_threshold.h:138]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.46>

State 15 <SV = 9> <Delay = 2.42>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%val_assign = phi i9 [ 0, %.preheader661.i.preheader ], [ %threshold_tmp, %.preheader660.i.backedge ]"   --->   Operation 215 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (1.62ns)   --->   "%exitcond5_i = icmp eq i9 %val_assign, -256" [otsu_threshold/src/otsu_threshold.h:138]   --->   Operation 216 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 217 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (1.36ns)   --->   "%threshold_tmp = add i9 %val_assign, 1" [otsu_threshold/src/otsu_threshold.h:138]   --->   Operation 218 'add' 'threshold_tmp' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %.exit, label %.preheader.i.preheader" [otsu_threshold/src/otsu_threshold.h:138]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.46ns)   --->   "br label %.preheader.i" [otsu_threshold/src/otsu_threshold.h:145]   --->   Operation 220 'br' <Predicate = (!exitcond5_i)> <Delay = 0.46>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 221 'ret' <Predicate = (exitcond5_i)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 2.77>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%front_pixel_count_i = phi i32 [ %front_pixel_count_1, %_ifconv ], [ 0, %.preheader.i.preheader ]"   --->   Operation 222 'phi' 'front_pixel_count_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%back_pixel_count_i = phi i32 [ %back_pixel_count_1, %_ifconv ], [ 0, %.preheader.i.preheader ]"   --->   Operation 223 'phi' 'back_pixel_count_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%front_gray_count_i = phi i32 [ %front_gray_count_1, %_ifconv ], [ 0, %.preheader.i.preheader ]"   --->   Operation 224 'phi' 'front_gray_count_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%back_gray_count_i = phi i32 [ %back_gray_count_1, %_ifconv ], [ 0, %.preheader.i.preheader ]"   --->   Operation 225 'phi' 'back_gray_count_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%i_op_assign = phi i9 [ %j_1, %_ifconv ], [ 0, %.preheader.i.preheader ]"   --->   Operation 226 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%i_op_assign_cast7_i = zext i9 %i_op_assign to i29" [otsu_threshold/src/otsu_threshold.h:145]   --->   Operation 227 'zext' 'i_op_assign_cast7_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (1.62ns)   --->   "%exitcond_i = icmp eq i9 %i_op_assign, -256" [otsu_threshold/src/otsu_threshold.h:145]   --->   Operation 228 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 229 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (1.36ns)   --->   "%j_1 = add i9 %i_op_assign, 1" [otsu_threshold/src/otsu_threshold.h:145]   --->   Operation 230 'add' 'j_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %_ifconv" [otsu_threshold/src/otsu_threshold.h:145]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (1.62ns)   --->   "%tmp_27_i = icmp ugt i9 %i_op_assign, %val_assign" [otsu_threshold/src/otsu_threshold.h:147]   --->   Operation 232 'icmp' 'tmp_27_i' <Predicate = (!exitcond_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_28_i = zext i9 %i_op_assign to i64" [otsu_threshold/src/otsu_threshold.h:155]   --->   Operation 233 'zext' 'tmp_28_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%hist_out_V_addr_3 = getelementptr [256 x i20]* %hist_out_V, i64 0, i64 %tmp_28_i" [otsu_threshold/src/otsu_threshold.h:155]   --->   Operation 234 'getelementptr' 'hist_out_V_addr_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_16 : Operation 235 [2/2] (2.77ns)   --->   "%hist_out_V_load_1 = load i20* %hist_out_V_addr_3, align 4" [otsu_threshold/src/otsu_threshold.h:155]   --->   Operation 235 'load' 'hist_out_V_load_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_16 : Operation 236 [1/1] (1.89ns)   --->   "%total_gray = add nsw i32 %front_gray_count_i, %back_gray_count_i" [otsu_threshold/src/otsu_threshold.h:165]   --->   Operation 236 'add' 'total_gray' <Predicate = (exitcond_i)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 8.32>
ST_17 : Operation 237 [1/2] (2.77ns)   --->   "%hist_out_V_load_1 = load i20* %hist_out_V_addr_3, align 4" [otsu_threshold/src/otsu_threshold.h:155]   --->   Operation 237 'load' 'hist_out_V_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 256> <RAM>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_29_i = zext i20 %hist_out_V_load_1 to i32" [otsu_threshold/src/otsu_threshold.h:155]   --->   Operation 238 'zext' 'tmp_29_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_29_cast_i = zext i20 %hist_out_V_load_1 to i29" [otsu_threshold/src/otsu_threshold.h:147]   --->   Operation 239 'zext' 'tmp_29_cast_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (1.89ns)   --->   "%back_pixel_count = add i32 %back_pixel_count_i, %tmp_29_i" [otsu_threshold/src/otsu_threshold.h:155]   --->   Operation 240 'add' 'back_pixel_count' <Predicate = (tmp_27_i)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_32_i = mul i29 %tmp_29_cast_i, %i_op_assign_cast7_i" [otsu_threshold/src/otsu_threshold.h:156]   --->   Operation 241 'mul' 'tmp_32_i' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 242 [1/1] (1.89ns)   --->   "%front_pixel_count = add i32 %front_pixel_count_i, %tmp_29_i" [otsu_threshold/src/otsu_threshold.h:149]   --->   Operation 242 'add' 'front_pixel_count' <Predicate = (!tmp_27_i)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.70ns)   --->   "%front_pixel_count_1 = select i1 %tmp_27_i, i32 %front_pixel_count_i, i32 %front_pixel_count" [otsu_threshold/src/otsu_threshold.h:149]   --->   Operation 243 'select' 'front_pixel_count_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.70ns)   --->   "%back_pixel_count_1 = select i1 %tmp_27_i, i32 %back_pixel_count, i32 %back_pixel_count_i" [otsu_threshold/src/otsu_threshold.h:147]   --->   Operation 244 'select' 'back_pixel_count_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 12> <Delay = 2.60>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_32_cast_i = zext i29 %tmp_32_i to i32" [otsu_threshold/src/otsu_threshold.h:156]   --->   Operation 245 'zext' 'tmp_32_cast_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (1.89ns)   --->   "%back_gray_count = add i32 %back_gray_count_i, %tmp_32_cast_i" [otsu_threshold/src/otsu_threshold.h:156]   --->   Operation 246 'add' 'back_gray_count' <Predicate = (tmp_27_i)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (1.89ns)   --->   "%front_gray_count = add i32 %front_gray_count_i, %tmp_32_cast_i" [otsu_threshold/src/otsu_threshold.h:150]   --->   Operation 247 'add' 'front_gray_count' <Predicate = (!tmp_27_i)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.70ns)   --->   "%front_gray_count_1 = select i1 %tmp_27_i, i32 %front_gray_count_i, i32 %front_gray_count" [otsu_threshold/src/otsu_threshold.h:150]   --->   Operation 248 'select' 'front_gray_count_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 249 [1/1] (0.70ns)   --->   "%back_gray_count_1 = select i1 %tmp_27_i, i32 %back_gray_count, i32 %back_gray_count_i" [otsu_threshold/src/otsu_threshold.h:147]   --->   Operation 249 'select' 'back_gray_count_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader.i" [otsu_threshold/src/otsu_threshold.h:145]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 8.08>
ST_19 : Operation 251 [4/4] (8.08ns)   --->   "%tmp_14_i = sitofp i32 %front_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 251 'sitofp' 'tmp_14_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 252 [4/4] (8.08ns)   --->   "%tmp_15_i = sitofp i32 %back_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 252 'sitofp' 'tmp_15_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 253 [4/4] (8.08ns)   --->   "%tmp_16_i = sitofp i32 %front_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 253 'sitofp' 'tmp_16_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 254 [4/4] (8.08ns)   --->   "%tmp_17_i = sitofp i32 %back_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 254 'sitofp' 'tmp_17_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 255 [4/4] (8.08ns)   --->   "%tmp_18_i = sitofp i32 %total_gray to float" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 255 'sitofp' 'tmp_18_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 12> <Delay = 8.08>
ST_20 : Operation 256 [3/4] (8.08ns)   --->   "%tmp_14_i = sitofp i32 %front_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 256 'sitofp' 'tmp_14_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 257 [3/4] (8.08ns)   --->   "%tmp_15_i = sitofp i32 %back_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 257 'sitofp' 'tmp_15_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 258 [3/4] (8.08ns)   --->   "%tmp_16_i = sitofp i32 %front_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 258 'sitofp' 'tmp_16_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 259 [3/4] (8.08ns)   --->   "%tmp_17_i = sitofp i32 %back_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 259 'sitofp' 'tmp_17_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 260 [3/4] (8.08ns)   --->   "%tmp_18_i = sitofp i32 %total_gray to float" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 260 'sitofp' 'tmp_18_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 13> <Delay = 8.08>
ST_21 : Operation 261 [2/4] (8.08ns)   --->   "%tmp_14_i = sitofp i32 %front_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 261 'sitofp' 'tmp_14_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 262 [2/4] (8.08ns)   --->   "%tmp_15_i = sitofp i32 %back_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 262 'sitofp' 'tmp_15_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 263 [2/4] (8.08ns)   --->   "%tmp_16_i = sitofp i32 %front_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 263 'sitofp' 'tmp_16_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 264 [2/4] (8.08ns)   --->   "%tmp_17_i = sitofp i32 %back_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 264 'sitofp' 'tmp_17_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 265 [2/4] (8.08ns)   --->   "%tmp_18_i = sitofp i32 %total_gray to float" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 265 'sitofp' 'tmp_18_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 14> <Delay = 8.08>
ST_22 : Operation 266 [1/4] (8.08ns)   --->   "%tmp_14_i = sitofp i32 %front_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 266 'sitofp' 'tmp_14_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 267 [1/4] (8.08ns)   --->   "%tmp_15_i = sitofp i32 %back_pixel_count_i to float" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 267 'sitofp' 'tmp_15_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 268 [1/4] (8.08ns)   --->   "%tmp_16_i = sitofp i32 %front_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 268 'sitofp' 'tmp_16_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 269 [1/4] (8.08ns)   --->   "%tmp_17_i = sitofp i32 %back_gray_count_i to float" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 269 'sitofp' 'tmp_17_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 270 [1/4] (8.08ns)   --->   "%tmp_18_i = sitofp i32 %total_gray to float" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 270 'sitofp' 'tmp_18_i' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 15> <Delay = 7.19>
ST_23 : Operation 271 [12/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 271 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [12/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 272 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [12/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 273 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 274 [12/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 274 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [12/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 275 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 16> <Delay = 7.19>
ST_24 : Operation 276 [11/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 276 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 277 [11/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 277 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 278 [11/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 278 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [11/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 279 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [11/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 280 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 17> <Delay = 7.19>
ST_25 : Operation 281 [10/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 281 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [10/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 282 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [10/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 283 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [10/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 284 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 285 [10/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 285 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 18> <Delay = 7.19>
ST_26 : Operation 286 [9/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 286 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [9/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 287 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [9/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 288 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [9/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 289 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 290 [9/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 290 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 19> <Delay = 7.19>
ST_27 : Operation 291 [8/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 291 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [8/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 292 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [8/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 293 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [8/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 294 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [8/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 295 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 20> <Delay = 7.19>
ST_28 : Operation 296 [7/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 296 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [7/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 297 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [7/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 298 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 299 [7/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 299 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [7/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 300 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 21> <Delay = 7.19>
ST_29 : Operation 301 [6/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 301 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 302 [6/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 302 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [6/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 303 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [6/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 304 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [6/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 305 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 22> <Delay = 7.19>
ST_30 : Operation 306 [5/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 306 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 307 [5/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 307 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 308 [5/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 308 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 309 [5/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 309 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [5/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 310 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 23> <Delay = 7.19>
ST_31 : Operation 311 [4/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 311 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 312 [4/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 312 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 313 [4/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 313 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [4/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 314 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [4/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 315 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 24> <Delay = 7.19>
ST_32 : Operation 316 [3/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 316 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 317 [3/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 317 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 318 [3/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 318 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 319 [3/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 319 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 320 [3/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 320 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 25> <Delay = 7.19>
ST_33 : Operation 321 [2/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 321 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 322 [2/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 322 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [2/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 323 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 324 [2/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 324 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 325 [2/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 325 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 26> <Delay = 7.19>
ST_34 : Operation 326 [1/12] (7.19ns)   --->   "%front_pixel_probabil = fdiv float %tmp_14_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:161]   --->   Operation 326 'fdiv' 'front_pixel_probabil' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 327 [1/12] (7.19ns)   --->   "%back_pixel_probabili = fdiv float %tmp_15_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:163]   --->   Operation 327 'fdiv' 'back_pixel_probabili' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 328 [1/12] (7.19ns)   --->   "%front_gray_average = fdiv float %tmp_16_i, %tmp_14_i" [otsu_threshold/src/otsu_threshold.h:167]   --->   Operation 328 'fdiv' 'front_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 329 [1/12] (7.19ns)   --->   "%back_gray_average = fdiv float %tmp_17_i, %tmp_15_i" [otsu_threshold/src/otsu_threshold.h:169]   --->   Operation 329 'fdiv' 'back_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 330 [1/12] (7.19ns)   --->   "%total_gray_average = fdiv float %tmp_18_i, %tmp_11_i" [otsu_threshold/src/otsu_threshold.h:171]   --->   Operation 330 'fdiv' 'total_gray_average' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 27> <Delay = 8.58>
ST_35 : Operation 331 [4/4] (8.58ns)   --->   "%tmp_19_i = fsub float %front_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 331 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 332 [4/4] (8.58ns)   --->   "%tmp_23_i = fsub float %back_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 332 'fsub' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 28> <Delay = 8.58>
ST_36 : Operation 333 [3/4] (8.58ns)   --->   "%tmp_19_i = fsub float %front_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 333 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 334 [3/4] (8.58ns)   --->   "%tmp_23_i = fsub float %back_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 334 'fsub' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 29> <Delay = 8.58>
ST_37 : Operation 335 [2/4] (8.58ns)   --->   "%tmp_19_i = fsub float %front_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 335 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 336 [2/4] (8.58ns)   --->   "%tmp_23_i = fsub float %back_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 336 'fsub' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 30> <Delay = 8.58>
ST_38 : Operation 337 [1/4] (8.58ns)   --->   "%tmp_19_i = fsub float %front_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 337 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [1/4] (8.58ns)   --->   "%tmp_23_i = fsub float %back_gray_average, %total_gray_average" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 338 'fsub' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 31> <Delay = 8.43>
ST_39 : Operation 339 [3/3] (8.43ns)   --->   "%tmp_20_i = fmul float %front_pixel_probabil, %tmp_19_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 339 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 340 [3/3] (8.43ns)   --->   "%tmp_24_i = fmul float %back_pixel_probabili, %tmp_23_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 340 'fmul' 'tmp_24_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 32> <Delay = 8.43>
ST_40 : Operation 341 [2/3] (8.43ns)   --->   "%tmp_20_i = fmul float %front_pixel_probabil, %tmp_19_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 341 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 342 [2/3] (8.43ns)   --->   "%tmp_24_i = fmul float %back_pixel_probabili, %tmp_23_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 342 'fmul' 'tmp_24_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 8.43>
ST_41 : Operation 343 [1/3] (8.43ns)   --->   "%tmp_20_i = fmul float %front_pixel_probabil, %tmp_19_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 343 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 344 [1/3] (8.43ns)   --->   "%tmp_24_i = fmul float %back_pixel_probabili, %tmp_23_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 344 'fmul' 'tmp_24_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 34> <Delay = 8.43>
ST_42 : Operation 345 [3/3] (8.43ns)   --->   "%tmp_22_i = fmul float %tmp_20_i, %tmp_19_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 345 'fmul' 'tmp_22_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 346 [3/3] (8.43ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %tmp_23_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 346 'fmul' 'tmp_25_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 35> <Delay = 8.43>
ST_43 : Operation 347 [2/3] (8.43ns)   --->   "%tmp_22_i = fmul float %tmp_20_i, %tmp_19_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 347 'fmul' 'tmp_22_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 348 [2/3] (8.43ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %tmp_23_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 348 'fmul' 'tmp_25_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 36> <Delay = 8.43>
ST_44 : Operation 349 [1/3] (8.43ns)   --->   "%tmp_22_i = fmul float %tmp_20_i, %tmp_19_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 349 'fmul' 'tmp_22_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 350 [1/3] (8.43ns)   --->   "%tmp_25_i = fmul float %tmp_24_i, %tmp_23_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 350 'fmul' 'tmp_25_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 37> <Delay = 8.58>
ST_45 : Operation 351 [4/4] (8.58ns)   --->   "%interclass_variance_4 = fadd float %tmp_22_i, %tmp_25_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 351 'fadd' 'interclass_variance_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 38> <Delay = 8.58>
ST_46 : Operation 352 [3/4] (8.58ns)   --->   "%interclass_variance_4 = fadd float %tmp_22_i, %tmp_25_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 352 'fadd' 'interclass_variance_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 39> <Delay = 8.58>
ST_47 : Operation 353 [2/4] (8.58ns)   --->   "%interclass_variance_4 = fadd float %tmp_22_i, %tmp_25_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 353 'fadd' 'interclass_variance_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 40> <Delay = 8.58>
ST_48 : Operation 354 [1/4] (8.58ns)   --->   "%interclass_variance_4 = fadd float %tmp_22_i, %tmp_25_i" [otsu_threshold/src/otsu_threshold.h:174]   --->   Operation 354 'fadd' 'interclass_variance_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 41> <Delay = 6.04>
ST_49 : Operation 355 [1/1] (0.00ns)   --->   "%interclass_variance_1 = load float* %interclass_variance_s" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 355 'load' 'interclass_variance_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%interclass_variance_2 = bitcast float %interclass_variance_4 to i32" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 356 'bitcast' 'interclass_variance_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %interclass_variance_2, i32 23, i32 30)" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 357 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %interclass_variance_2 to i23" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 358 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 359 [1/1] (0.00ns)   --->   "%interclass_variance_3 = bitcast float %interclass_variance_1 to i32" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 359 'bitcast' 'interclass_variance_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %interclass_variance_3, i32 23, i32 30)" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 360 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %interclass_variance_3 to i23" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 361 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 362 [1/1] (1.31ns)   --->   "%notlhs = icmp ne i8 %tmp_5, -1" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 362 'icmp' 'notlhs' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 363 [1/1] (2.02ns)   --->   "%notrhs = icmp eq i23 %tmp_2, 0" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 363 'icmp' 'notrhs' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_9 = or i1 %notrhs, %notlhs" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 364 'or' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 365 [1/1] (1.31ns)   --->   "%notlhs1 = icmp ne i8 %tmp_7, -1" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 365 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 366 [1/1] (2.02ns)   --->   "%notrhs1 = icmp eq i23 %tmp_6, 0" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 366 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_s = or i1 %notrhs1, %notlhs1" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 367 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_8 = and i1 %tmp_9, %tmp_s" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 368 'and' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 369 [1/1] (5.24ns)   --->   "%tmp_10 = fcmp ogt float %interclass_variance_4, %interclass_variance_1" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 369 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.24> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 370 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_11 = and i1 %tmp_8, %tmp_10" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 370 'and' 'tmp_11' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %5, label %.preheader660.i.backedge" [otsu_threshold/src/otsu_threshold.h:177]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i9 %val_assign to i8" [otsu_threshold/src/otsu_threshold.h:179]   --->   Operation 372 'trunc' 'tmp_12' <Predicate = (tmp_11)> <Delay = 0.00>
ST_49 : Operation 373 [1/1] (0.00ns)   --->   "store i8 %tmp_12, i8* @hls_threshold_V, align 1" [otsu_threshold/src/otsu_threshold.h:179]   --->   Operation 373 'store' <Predicate = (tmp_11)> <Delay = 0.00>
ST_49 : Operation 374 [1/1] (0.00ns)   --->   "store float %interclass_variance_4, float* %interclass_variance_s" [otsu_threshold/src/otsu_threshold.h:178]   --->   Operation 374 'store' <Predicate = (tmp_11)> <Delay = 0.00>
ST_49 : Operation 375 [1/1] (0.00ns)   --->   "br label %.preheader660.i.backedge" [otsu_threshold/src/otsu_threshold.h:180]   --->   Operation 375 'br' <Predicate = (tmp_11)> <Delay = 0.00>
ST_49 : Operation 376 [1/1] (0.00ns)   --->   "br label %.preheader660.i"   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hls_threshold_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_50            (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_51            (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V             (alloca           ) [ 00111111111111111111111111111111111111111111111111]
StgValue_53            (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_54            (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
rows                   (read             ) [ 00111111111000000000000000000000000000000000000000]
cols                   (read             ) [ 00111111111000000000000000000000000000000000000000]
StgValue_57            (br               ) [ 01100000000000000000000000000000000000000000000000]
i1_i                   (phi              ) [ 00100000000000000000000000000000000000000000000000]
exitcond2_i            (icmp             ) [ 00100000000000000000000000000000000000000000000000]
StgValue_60            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i                      (add              ) [ 01100000000000000000000000000000000000000000000000]
StgValue_62            (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_5_i                (zext             ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_65            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_66            (br               ) [ 01100000000000000000000000000000000000000000000000]
p_0341_i               (alloca           ) [ 00011111100000000000000000000000000000000000000000]
p_0338_i               (alloca           ) [ 00011111100000000000000000000000000000000000000000]
addr_win_val_0_V_2     (alloca           ) [ 00111111110000000000000000000000000000000000000000]
addr_win_val_0_V_1     (alloca           ) [ 00111111110000000000000000000000000000000000000000]
addr_win_val_0_V_3     (alloca           ) [ 00111111100000000000000000000000000000000000000000]
addr_last_V            (alloca           ) [ 00111111100000000000000000000000000000000000000000]
hist_win_val_0_V_1_1   (alloca           ) [ 00111111110000000000000000000000000000000000000000]
hist_win_val_V_0_0_i   (alloca           ) [ 00111111110000000000000000000000000000000000000000]
hist_win_val_0_V_2_1   (alloca           ) [ 00111111100000000000000000000000000000000000000000]
hist_win_val_0_V_3_1   (alloca           ) [ 00111111100000000000000000000000000000000000000000]
StgValue_77            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_78            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_79            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_80            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_81            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_82            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_83            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_84            (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_85            (br               ) [ 00111111100000000000000000000000000000000000000000]
i2_i                   (phi              ) [ 00010000000000000000000000000000000000000000000000]
i2_cast_i              (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_7_i                (icmp             ) [ 00011111110000000000000000000000000000000000000000]
StgValue_89            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
i_1                    (add              ) [ 00111111100000000000000000000000000000000000000000]
StgValue_91            (br               ) [ 00000000000000000000000000000000000000000000000000]
StgValue_92            (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
tmp_i                  (specregionbegin  ) [ 00001111100000000000000000000000000000000000000000]
StgValue_94            (br               ) [ 00011111100000000000000000000000000000000000000000]
StgValue_95            (br               ) [ 00011111110000000000000000000000000000000000000000]
j_i                    (phi              ) [ 00001000000000000000000000000000000000000000000000]
j_cast_i               (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_8_i                (icmp             ) [ 00001111000000000000000000000000000000000000000000]
j                      (add              ) [ 00011111100000000000000000000000000000000000000000]
StgValue_100           (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_13                 (read             ) [ 00001010000000000000000000000000000000000000000000]
addr_win_val_0_V_1_1   (load             ) [ 00000000000000000000000000000000000000000000000000]
StgValue_103           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
p_0338_i_load          (load             ) [ 00000000000000000000000000000000000000000000000000]
addr_win_val_0_V_2_1   (load             ) [ 00001001000000000000000000000000000000000000000000]
addr_win_val_0_V_3_1   (load             ) [ 00000000000000000000000000000000000000000000000000]
addr_last_V_load       (load             ) [ 00000000000000000000000000000000000000000000000000]
hls_threshold_V_loa    (load             ) [ 00000000000000000000000000000000000000000000000000]
tmp_9_i                (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tempdst                (select           ) [ 00000000000000000000000000000000000000000000000000]
StgValue_111           (write            ) [ 00000000000000000000000000000000000000000000000000]
tmp_21_i               (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_21_1_i             (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_21_2_i             (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_21_3_i             (icmp             ) [ 00000000000000000000000000000000000000000000000000]
p_i_cast               (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_3                  (or               ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp                (select           ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp1               (xor              ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp2               (and              ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp6_demorgan      (or               ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp6               (xor              ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp7               (and              ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp3_cast          (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_4                  (or               ) [ 00000000000000000000000000000000000000000000000000]
p_2_i                  (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_30_i               (specregionbegin  ) [ 00001001000000000000000000000000000000000000000000]
ret_V                  (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_51_i               (icmp             ) [ 00001001000000000000000000000000000000000000000000]
p_0338_2_be_i          (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_49_1_i             (icmp             ) [ 00001001000000000000000000000000000000000000000000]
addr_V_1_0338_2_be_s   (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_51_2_i             (icmp             ) [ 00001001000000000000000000000000000000000000000000]
p_0338_2_be_2_i        (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_31_i               (icmp             ) [ 00001001000000000000000000000000000000000000000000]
tmp_34_i               (zext             ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V_addr_2      (getelementptr    ) [ 00001001000000000000000000000000000000000000000000]
tmp_36_i               (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_1                  (partselect       ) [ 00000000000000000000000000000000000000000000000000]
icmp                   (icmp             ) [ 00001001000000000000000000000000000000000000000000]
storemerge_i           (select           ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp4               (xor              ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp5               (and              ) [ 00001001000000000000000000000000000000000000000000]
sel_tmp8               (select           ) [ 00000000000000000000000000000000000000000000000000]
addr_win_val_V_0_0_2   (select           ) [ 00000000000000000000000000000000000000000000000000]
StgValue_147           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_148           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_149           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_150           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_151           (store            ) [ 00000000000000000000000000000000000000000000000000]
p_0341_i_load          (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_V_0_0_i_1 (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_2_2   (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_3_2   (load             ) [ 00000000000000000000000000000000000000000000000000]
StgValue_157           (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
tmp_4_i                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
StgValue_159           (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
StgValue_160           (speclatency      ) [ 00000000000000000000000000000000000000000000000000]
hist_last_V            (add              ) [ 00000000000000000000000000000000000000000000000000]
hist_flag_V_i          (add              ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_3     (select           ) [ 00000000000000000000000000000000000000000000000000]
p_0341_2_be_i          (select           ) [ 00000000000000000000000000000000000000000000000000]
hist_w_V_i             (add              ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_2     (select           ) [ 00000000000000000000000000000000000000000000000000]
hist_w_V_171_0341_2    (select           ) [ 00000000000000000000000000000000000000000000000000]
hist_flag_V_2_i        (add              ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_1     (select           ) [ 00000000000000000000000000000000000000000000000000]
p_0341_2_be_2_i        (select           ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V_load        (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_0     (add              ) [ 00000000000000000000000000000000000000000000000000]
storemerge1_i          (select           ) [ 00000000000000000000000000000000000000000000000000]
sel_tmp9               (select           ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_V_0_0_2   (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_38_i               (zext             ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_178           (store            ) [ 00000000000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
empty_53               (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_181           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_182           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_183           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_184           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_185           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_186           (br               ) [ 00011111100000000000000000000000000000000000000000]
empty_54               (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_188           (br               ) [ 00111111100000000000000000000000000000000000000000]
col_assign             (phi              ) [ 00000000010000000000000000000000000000000000000000]
exitcond3_i            (icmp             ) [ 00000000010000000000000000000000000000000000000000]
StgValue_191           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
m                      (add              ) [ 00010000010000000000000000000000000000000000000000]
StgValue_193           (br               ) [ 00000000000000000000000000000000000000000000000000]
addr_win_val_0_V_2_2   (load             ) [ 00000000000000000000000000000000000000000000000000]
addr_win_val_0_V_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_0_V_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_V_0_0_i_2 (load             ) [ 00000000000000000000000000000000000000000000000000]
tmp_3_i                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
StgValue_199           (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
cond_i                 (icmp             ) [ 00000000000000000000000000000000000000000000000000]
addr_win_val_V_load_s  (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_i_55               (zext             ) [ 00000000000000000000000000000000000000000000000000]
hist_win_val_V_load_s  (select           ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_205           (store            ) [ 00000000000000000000000000000000000000000000000000]
empty_56               (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_207           (br               ) [ 00010000010000000000000000000000000000000000000000]
interclass_variance_s  (alloca           ) [ 00000000000111111111111111111111111111111111111111]
tmp_10_i               (mul              ) [ 00000000000111100000000000000000000000000000000000]
tmp_11_i               (sitofp           ) [ 00000000000000011111111111111111111111111111111111]
StgValue_214           (br               ) [ 00000000000000111111111111111111111111111111111111]
val_assign             (phi              ) [ 00000000000000011111111111111111111111111111111111]
exitcond5_i            (icmp             ) [ 00000000000000011111111111111111111111111111111111]
StgValue_217           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
threshold_tmp          (add              ) [ 00000000000000111111111111111111111111111111111111]
StgValue_219           (br               ) [ 00000000000000000000000000000000000000000000000000]
StgValue_220           (br               ) [ 00000000000000011111111111111111111111111111111111]
StgValue_221           (ret              ) [ 00000000000000000000000000000000000000000000000000]
front_pixel_count_i    (phi              ) [ 00000000000000001101111000000000000000000000000000]
back_pixel_count_i     (phi              ) [ 00000000000000001101111000000000000000000000000000]
front_gray_count_i     (phi              ) [ 00000000000000001111111000000000000000000000000000]
back_gray_count_i      (phi              ) [ 00000000000000001111111000000000000000000000000000]
i_op_assign            (phi              ) [ 00000000000000001000000000000000000000000000000000]
i_op_assign_cast7_i    (zext             ) [ 00000000000000000100000000000000000000000000000000]
exitcond_i             (icmp             ) [ 00000000000000011111111111111111111111111111111111]
StgValue_229           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
j_1                    (add              ) [ 00000000000000011111111111111111111111111111111111]
StgValue_231           (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_27_i               (icmp             ) [ 00000000000000000110000000000000000000000000000000]
tmp_28_i               (zext             ) [ 00000000000000000000000000000000000000000000000000]
hist_out_V_addr_3      (getelementptr    ) [ 00000000000000000100000000000000000000000000000000]
total_gray             (add              ) [ 00000000000000000001111000000000000000000000000000]
hist_out_V_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000]
tmp_29_i               (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_29_cast_i          (zext             ) [ 00000000000000000000000000000000000000000000000000]
back_pixel_count       (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_32_i               (mul              ) [ 00000000000000000010000000000000000000000000000000]
front_pixel_count      (add              ) [ 00000000000000000000000000000000000000000000000000]
front_pixel_count_1    (select           ) [ 00000000000000011011111111111111111111111111111111]
back_pixel_count_1     (select           ) [ 00000000000000011011111111111111111111111111111111]
tmp_32_cast_i          (zext             ) [ 00000000000000000000000000000000000000000000000000]
back_gray_count        (add              ) [ 00000000000000000000000000000000000000000000000000]
front_gray_count       (add              ) [ 00000000000000000000000000000000000000000000000000]
front_gray_count_1     (select           ) [ 00000000000000011111111111111111111111111111111111]
back_gray_count_1      (select           ) [ 00000000000000011111111111111111111111111111111111]
StgValue_250           (br               ) [ 00000000000000011111111111111111111111111111111111]
tmp_14_i               (sitofp           ) [ 00000000000000000000000111111111111000000000000000]
tmp_15_i               (sitofp           ) [ 00000000000000000000000111111111111000000000000000]
tmp_16_i               (sitofp           ) [ 00000000000000000000000111111111111000000000000000]
tmp_17_i               (sitofp           ) [ 00000000000000000000000111111111111000000000000000]
tmp_18_i               (sitofp           ) [ 00000000000000000000000111111111111000000000000000]
front_pixel_probabil   (fdiv             ) [ 00000000000000000000000000000000000111111100000000]
back_pixel_probabili   (fdiv             ) [ 00000000000000000000000000000000000111111100000000]
front_gray_average     (fdiv             ) [ 00000000000000000000000000000000000111100000000000]
back_gray_average      (fdiv             ) [ 00000000000000000000000000000000000111100000000000]
total_gray_average     (fdiv             ) [ 00000000000000000000000000000000000111100000000000]
tmp_19_i               (fsub             ) [ 00000000000000000000000000000000000000011111100000]
tmp_23_i               (fsub             ) [ 00000000000000000000000000000000000000011111100000]
tmp_20_i               (fmul             ) [ 00000000000000000000000000000000000000000011100000]
tmp_24_i               (fmul             ) [ 00000000000000000000000000000000000000000011100000]
tmp_22_i               (fmul             ) [ 00000000000000000000000000000000000000000000011110]
tmp_25_i               (fmul             ) [ 00000000000000000000000000000000000000000000011110]
interclass_variance_4  (fadd             ) [ 00000000000000000000000000000000000000000000000001]
interclass_variance_1  (load             ) [ 00000000000000000000000000000000000000000000000000]
interclass_variance_2  (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
tmp_5                  (partselect       ) [ 00000000000000000000000000000000000000000000000000]
tmp_2                  (trunc            ) [ 00000000000000000000000000000000000000000000000000]
interclass_variance_3  (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
tmp_7                  (partselect       ) [ 00000000000000000000000000000000000000000000000000]
tmp_6                  (trunc            ) [ 00000000000000000000000000000000000000000000000000]
notlhs                 (icmp             ) [ 00000000000000000000000000000000000000000000000000]
notrhs                 (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_9                  (or               ) [ 00000000000000000000000000000000000000000000000000]
notlhs1                (icmp             ) [ 00000000000000000000000000000000000000000000000000]
notrhs1                (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_s                  (or               ) [ 00000000000000000000000000000000000000000000000000]
tmp_8                  (and              ) [ 00000000000000000000000000000000000000000000000000]
tmp_10                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_11                 (and              ) [ 00000000000000011111111111111111111111111111111111]
StgValue_371           (br               ) [ 00000000000000000000000000000000000000000000000000]
tmp_12                 (trunc            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_373           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_374           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_375           (br               ) [ 00000000000000000000000000000000000000000000000000]
StgValue_376           (br               ) [ 00000000000000111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hls_threshold_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_threshold_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="hist_out_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_out_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_0341_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0341_i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_0338_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0338_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="addr_win_val_0_V_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_win_val_0_V_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="addr_win_val_0_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_win_val_0_V_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="addr_win_val_0_V_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_win_val_0_V_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="addr_last_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_last_V/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="hist_win_val_0_V_1_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_win_val_0_V_1_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="hist_win_val_V_0_0_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_win_val_V_0_0_i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="hist_win_val_0_V_2_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_win_val_0_V_2_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="hist_win_val_0_V_3_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hist_win_val_0_V_3_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="interclass_variance_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="interclass_variance_s/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rows_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cols_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_13_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="StgValue_111_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_111/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="hist_out_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_out_V_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="20" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="0"/>
<pin id="261" dir="0" index="4" bw="8" slack="0"/>
<pin id="262" dir="0" index="5" bw="20" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="20" slack="0"/>
<pin id="264" dir="1" index="7" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_65/2 hist_out_V_load/6 StgValue_178/7 StgValue_205/9 hist_out_V_load_1/16 "/>
</bind>
</comp>

<comp id="248" class="1004" name="hist_out_V_addr_2_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_out_V_addr_2/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="hist_out_V_addr_4_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_out_V_addr_4/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="hist_out_V_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_out_V_addr_1/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="hist_out_V_addr_3_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_out_V_addr_3/16 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i1_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="1"/>
<pin id="282" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1_i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i1_i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_i/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i2_i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="1"/>
<pin id="293" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i2_i (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="i2_i_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_i/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="1"/>
<pin id="304" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_i_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="31" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="col_assign_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="1"/>
<pin id="315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="col_assign_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="val_assign_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="val_assign_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/15 "/>
</bind>
</comp>

<comp id="336" class="1005" name="front_pixel_count_i_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="front_pixel_count_i (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="front_pixel_count_i_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="front_pixel_count_i/16 "/>
</bind>
</comp>

<comp id="348" class="1005" name="back_pixel_count_i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="back_pixel_count_i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="back_pixel_count_i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="back_pixel_count_i/16 "/>
</bind>
</comp>

<comp id="360" class="1005" name="front_gray_count_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="front_gray_count_i (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="front_gray_count_i_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="front_gray_count_i/16 "/>
</bind>
</comp>

<comp id="372" class="1005" name="back_gray_count_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="back_gray_count_i (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="back_gray_count_i_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="back_gray_count_i/16 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_op_assign_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_op_assign_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/16 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_19_i/35 interclass_variance_4/45 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_23_i/35 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20_i/39 tmp_22_i/42 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_24_i/39 tmp_25_i/42 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="7"/>
<pin id="414" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="front_pixel_probabil/23 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="7"/>
<pin id="418" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="back_pixel_probabili/23 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="front_gray_average/23 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="1"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="back_gray_average/23 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="7"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="total_gray_average/23 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_11_i/11 tmp_14_i/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_15_i/19 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_16_i/19 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_17_i/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_18_i/19 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_10_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/49 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_win_val_0_V_1_1/6 addr_win_val_0_V_1_2/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_win_val_0_V_2_1/6 addr_win_val_0_V_2_2/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="20" slack="2"/>
<pin id="462" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_win_val_0_V_1_2/7 hist_win_val_0_V_1_3/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="20" slack="2"/>
<pin id="465" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_win_val_V_0_0_i_1/7 hist_win_val_V_0_0_i_2/9 "/>
</bind>
</comp>

<comp id="466" class="1005" name="reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i interclass_variance_4 "/>
</bind>
</comp>

<comp id="472" class="1005" name="reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i tmp_22_i "/>
</bind>
</comp>

<comp id="478" class="1005" name="reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i tmp_25_i "/>
</bind>
</comp>

<comp id="484" class="1004" name="exitcond2_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_5_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="StgValue_77_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="20" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="StgValue_78_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="20" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="StgValue_79_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="20" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="StgValue_80_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="20" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="StgValue_81_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="StgValue_82_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="StgValue_83_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="StgValue_84_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="i2_cast_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="31" slack="0"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast_i/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_7_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="2"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="i_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="31" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="j_cast_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_8_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="3"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="j_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="31" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_0338_i_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="4"/>
<pin id="573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0338_i_load/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="addr_win_val_0_V_3_1_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="4"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_win_val_0_V_3_1/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="addr_last_V_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="4"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_last_V_load/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="hls_threshold_V_loa_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_threshold_V_loa/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_9_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tempdst_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tempdst/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_21_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_i/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_21_1_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_1_i/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_21_2_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_2_i/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_21_3_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_3_i/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_i_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="3" slack="0"/>
<pin id="621" dir="0" index="2" bw="3" slack="0"/>
<pin id="622" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_cast/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sel_tmp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="0"/>
<pin id="635" dir="0" index="2" bw="3" slack="0"/>
<pin id="636" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sel_tmp1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sel_tmp2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sel_tmp6_demorgan_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sel_tmp6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sel_tmp7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sel_tmp3_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="0" index="2" bw="3" slack="0"/>
<pin id="674" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_cast/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_2_i_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="0" index="2" bw="3" slack="0"/>
<pin id="688" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2_i/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ret_V_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="3" slack="0"/>
<pin id="695" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_51_i_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="0" index="1" bw="3" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51_i/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_0338_2_be_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="0"/>
<pin id="708" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0338_2_be_i/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_49_1_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="0" index="1" bw="3" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49_1_i/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="addr_V_1_0338_2_be_s_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="0" index="2" bw="8" slack="0"/>
<pin id="722" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V_1_0338_2_be_s/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_51_2_i_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51_2_i/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_0338_2_be_2_i_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="0" index="2" bw="8" slack="0"/>
<pin id="736" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0338_2_be_2_i/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_31_i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="0"/>
<pin id="742" dir="0" index="1" bw="3" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31_i/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_34_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_i/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_36_i_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="0"/>
<pin id="752" dir="0" index="1" bw="3" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36_i/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="0" index="3" bw="3" slack="0"/>
<pin id="761" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="storemerge_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="8" slack="0"/>
<pin id="776" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sel_tmp4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sel_tmp5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sel_tmp8_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="1"/>
<pin id="795" dir="0" index="2" bw="8" slack="0"/>
<pin id="796" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="addr_win_val_V_0_0_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="0" index="2" bw="8" slack="0"/>
<pin id="803" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_win_val_V_0_0_2/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="StgValue_147_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="4"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="StgValue_148_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="4"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="StgValue_149_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="4"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="StgValue_150_store_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="4"/>
<pin id="825" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="StgValue_151_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="4"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_0341_i_load_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="20" slack="5"/>
<pin id="834" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0341_i_load/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="hist_win_val_0_V_2_2_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="20" slack="5"/>
<pin id="837" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_win_val_0_V_2_2/7 "/>
</bind>
</comp>

<comp id="838" class="1004" name="hist_win_val_0_V_3_2_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="20" slack="5"/>
<pin id="840" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_win_val_0_V_3_2/7 "/>
</bind>
</comp>

<comp id="841" class="1004" name="hist_last_V_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="20" slack="0"/>
<pin id="844" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hist_last_V/7 "/>
</bind>
</comp>

<comp id="847" class="1004" name="hist_flag_V_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="20" slack="0"/>
<pin id="850" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hist_flag_V_i/7 "/>
</bind>
</comp>

<comp id="853" class="1004" name="hist_win_val_0_V_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="0" index="1" bw="20" slack="0"/>
<pin id="856" dir="0" index="2" bw="20" slack="0"/>
<pin id="857" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hist_win_val_0_V_3/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_0341_2_be_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="0" index="1" bw="20" slack="0"/>
<pin id="863" dir="0" index="2" bw="20" slack="0"/>
<pin id="864" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0341_2_be_i/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="hist_w_V_i_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="20" slack="0"/>
<pin id="870" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hist_w_V_i/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="hist_win_val_0_V_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="0" index="1" bw="20" slack="0"/>
<pin id="876" dir="0" index="2" bw="20" slack="0"/>
<pin id="877" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hist_win_val_0_V_2/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="hist_w_V_171_0341_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="0" index="1" bw="20" slack="0"/>
<pin id="884" dir="0" index="2" bw="20" slack="0"/>
<pin id="885" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hist_w_V_171_0341_2/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="hist_flag_V_2_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="20" slack="0"/>
<pin id="891" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hist_flag_V_2_i/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="hist_win_val_0_V_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="0" index="1" bw="20" slack="0"/>
<pin id="897" dir="0" index="2" bw="20" slack="0"/>
<pin id="898" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hist_win_val_0_V_1/7 "/>
</bind>
</comp>

<comp id="901" class="1004" name="p_0341_2_be_2_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="20" slack="0"/>
<pin id="904" dir="0" index="2" bw="20" slack="0"/>
<pin id="905" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0341_2_be_2_i/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="hist_win_val_0_V_0_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="20" slack="0"/>
<pin id="911" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hist_win_val_0_V_0/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="storemerge1_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="0" index="1" bw="20" slack="0"/>
<pin id="917" dir="0" index="2" bw="20" slack="0"/>
<pin id="918" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_i/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sel_tmp9_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="0" index="1" bw="20" slack="0"/>
<pin id="924" dir="0" index="2" bw="20" slack="0"/>
<pin id="925" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="hist_win_val_V_0_0_2_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="0" index="1" bw="20" slack="0"/>
<pin id="931" dir="0" index="2" bw="20" slack="0"/>
<pin id="932" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hist_win_val_V_0_0_2/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_38_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_i/7 "/>
</bind>
</comp>

<comp id="939" class="1004" name="StgValue_181_store_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="20" slack="0"/>
<pin id="941" dir="0" index="1" bw="20" slack="5"/>
<pin id="942" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="StgValue_182_store_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="20" slack="0"/>
<pin id="946" dir="0" index="1" bw="20" slack="5"/>
<pin id="947" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="StgValue_183_store_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="20" slack="0"/>
<pin id="951" dir="0" index="1" bw="20" slack="5"/>
<pin id="952" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/7 "/>
</bind>
</comp>

<comp id="954" class="1004" name="StgValue_184_store_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="20" slack="0"/>
<pin id="956" dir="0" index="1" bw="20" slack="5"/>
<pin id="957" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/7 "/>
</bind>
</comp>

<comp id="959" class="1004" name="StgValue_185_store_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="20" slack="0"/>
<pin id="961" dir="0" index="1" bw="20" slack="5"/>
<pin id="962" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="exitcond3_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="0" index="1" bw="2" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="m_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="2" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="cond_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="2" slack="0"/>
<pin id="978" dir="0" index="1" bw="2" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="addr_win_val_V_load_s_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="8" slack="0"/>
<pin id="985" dir="0" index="2" bw="8" slack="0"/>
<pin id="986" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_win_val_V_load_s/9 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_i_55_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_55/9 "/>
</bind>
</comp>

<comp id="995" class="1004" name="hist_win_val_V_load_s_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="20" slack="0"/>
<pin id="998" dir="0" index="2" bw="20" slack="0"/>
<pin id="999" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hist_win_val_V_load_s/9 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_10_i_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="4"/>
<pin id="1006" dir="0" index="1" bw="32" slack="4"/>
<pin id="1007" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10_i/10 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="exitcond5_i_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="9" slack="0"/>
<pin id="1010" dir="0" index="1" bw="9" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/15 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="threshold_tmp_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="threshold_tmp/15 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="i_op_assign_cast7_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="0"/>
<pin id="1022" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_cast7_i/16 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="exitcond_i_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="0"/>
<pin id="1026" dir="0" index="1" bw="9" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/16 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="j_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_27_i_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="0"/>
<pin id="1038" dir="0" index="1" bw="9" slack="1"/>
<pin id="1039" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/16 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_28_i_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="9" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_i/16 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="total_gray_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="32" slack="0"/>
<pin id="1050" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total_gray/16 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_29_i_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="20" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i/17 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_29_cast_i_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="20" slack="0"/>
<pin id="1059" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast_i/17 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="back_pixel_count_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="0" index="1" bw="20" slack="0"/>
<pin id="1064" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="back_pixel_count/17 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="front_pixel_count_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="0" index="1" bw="20" slack="0"/>
<pin id="1070" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="front_pixel_count/17 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="front_pixel_count_1_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="0" index="1" bw="32" slack="1"/>
<pin id="1076" dir="0" index="2" bw="32" slack="0"/>
<pin id="1077" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="front_pixel_count_1/17 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="back_pixel_count_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="0" index="2" bw="32" slack="1"/>
<pin id="1084" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="back_pixel_count_1/17 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_32_cast_i_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="29" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast_i/18 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="back_gray_count_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="2"/>
<pin id="1092" dir="0" index="1" bw="29" slack="0"/>
<pin id="1093" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="back_gray_count/18 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="front_gray_count_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="2"/>
<pin id="1098" dir="0" index="1" bw="29" slack="0"/>
<pin id="1099" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="front_gray_count/18 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="front_gray_count_1_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="2"/>
<pin id="1104" dir="0" index="1" bw="32" slack="2"/>
<pin id="1105" dir="0" index="2" bw="32" slack="0"/>
<pin id="1106" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="front_gray_count_1/18 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="back_gray_count_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="2"/>
<pin id="1111" dir="0" index="1" bw="32" slack="0"/>
<pin id="1112" dir="0" index="2" bw="32" slack="2"/>
<pin id="1113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="back_gray_count_1/18 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="interclass_variance_1_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="37"/>
<pin id="1118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="interclass_variance_1/49 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="interclass_variance_2_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="interclass_variance_2/49 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_5_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="0" index="2" bw="6" slack="0"/>
<pin id="1128" dir="0" index="3" bw="6" slack="0"/>
<pin id="1129" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/49 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/49 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="interclass_variance_3_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="interclass_variance_3/49 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_7_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="0" index="2" bw="6" slack="0"/>
<pin id="1146" dir="0" index="3" bw="6" slack="0"/>
<pin id="1147" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/49 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_6_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/49 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="notlhs_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/49 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="notrhs_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="23" slack="0"/>
<pin id="1164" dir="0" index="1" bw="23" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/49 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_9_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/49 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="notlhs1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="0"/>
<pin id="1176" dir="0" index="1" bw="8" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/49 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="notrhs1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="23" slack="0"/>
<pin id="1182" dir="0" index="1" bw="23" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/49 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_s_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/49 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_8_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8/49 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_11_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/49 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_12_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="9" slack="32"/>
<pin id="1206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/49 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="StgValue_373_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="0"/>
<pin id="1210" dir="0" index="1" bw="8" slack="0"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_373/49 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="StgValue_374_store_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="0" index="1" bw="32" slack="37"/>
<pin id="1217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_374/49 "/>
</bind>
</comp>

<comp id="1219" class="1007" name="tmp_32_i_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="20" slack="0"/>
<pin id="1221" dir="0" index="1" bw="9" slack="1"/>
<pin id="1222" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_32_i/17 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="rows_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="2"/>
<pin id="1226" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="1230" class="1005" name="cols_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="3"/>
<pin id="1232" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1239" class="1005" name="i_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="9" slack="0"/>
<pin id="1241" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_0341_i_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="20" slack="5"/>
<pin id="1246" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="p_0341_i "/>
</bind>
</comp>

<comp id="1250" class="1005" name="p_0338_i_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="4"/>
<pin id="1252" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0338_i "/>
</bind>
</comp>

<comp id="1256" class="1005" name="addr_win_val_0_V_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="0"/>
<pin id="1258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="addr_win_val_0_V_2 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="addr_win_val_0_V_1_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="addr_win_val_0_V_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="addr_win_val_0_V_3_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="0"/>
<pin id="1272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="addr_win_val_0_V_3 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="addr_last_V_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="0"/>
<pin id="1279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="addr_last_V "/>
</bind>
</comp>

<comp id="1284" class="1005" name="hist_win_val_0_V_1_1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="20" slack="0"/>
<pin id="1286" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="hist_win_val_0_V_1_1 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="hist_win_val_V_0_0_i_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="20" slack="0"/>
<pin id="1293" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="hist_win_val_V_0_0_i "/>
</bind>
</comp>

<comp id="1298" class="1005" name="hist_win_val_0_V_2_1_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="20" slack="0"/>
<pin id="1300" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="hist_win_val_0_V_2_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="hist_win_val_0_V_3_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="20" slack="0"/>
<pin id="1307" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="hist_win_val_0_V_3_1 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_7_i_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1316" class="1005" name="i_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="31" slack="0"/>
<pin id="1318" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_8_i_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="1"/>
<pin id="1323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1325" class="1005" name="j_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="31" slack="0"/>
<pin id="1327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_13_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="1"/>
<pin id="1332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="addr_win_val_0_V_2_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="1"/>
<pin id="1343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr_win_val_0_V_2_1 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_51_i_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_i "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_49_1_i_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49_1_i "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_51_2_i_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_2_i "/>
</bind>
</comp>

<comp id="1364" class="1005" name="tmp_31_i_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i "/>
</bind>
</comp>

<comp id="1369" class="1005" name="hist_out_V_addr_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="8" slack="1"/>
<pin id="1371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hist_out_V_addr_2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="icmp_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="1"/>
<pin id="1376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1379" class="1005" name="sel_tmp5_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="m_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="2" slack="0"/>
<pin id="1389" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1392" class="1005" name="interclass_variance_s_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="37"/>
<pin id="1394" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="interclass_variance_s "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp_10_i_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="1"/>
<pin id="1400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_11_i_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="7"/>
<pin id="1405" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="1413" class="1005" name="threshold_tmp_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="9" slack="0"/>
<pin id="1415" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="threshold_tmp "/>
</bind>
</comp>

<comp id="1418" class="1005" name="i_op_assign_cast7_i_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="29" slack="1"/>
<pin id="1420" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_cast7_i "/>
</bind>
</comp>

<comp id="1426" class="1005" name="j_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="9" slack="0"/>
<pin id="1428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="tmp_27_i_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="1"/>
<pin id="1433" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="1439" class="1005" name="hist_out_V_addr_3_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="1"/>
<pin id="1441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hist_out_V_addr_3 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="total_gray_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_gray "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_32_i_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="29" slack="1"/>
<pin id="1451" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_i "/>
</bind>
</comp>

<comp id="1454" class="1005" name="front_pixel_count_1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="1"/>
<pin id="1456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="front_pixel_count_1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="back_pixel_count_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="back_pixel_count_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="front_gray_count_1_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="front_gray_count_1 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="back_gray_count_1_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="back_gray_count_1 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="tmp_14_i_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_15_i_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="1"/>
<pin id="1482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_16_i_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="1"/>
<pin id="1488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="1491" class="1005" name="tmp_17_i_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="1496" class="1005" name="tmp_18_i_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="1501" class="1005" name="front_pixel_probabil_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="5"/>
<pin id="1503" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="front_pixel_probabil "/>
</bind>
</comp>

<comp id="1506" class="1005" name="back_pixel_probabili_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="5"/>
<pin id="1508" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="back_pixel_probabili "/>
</bind>
</comp>

<comp id="1511" class="1005" name="front_gray_average_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="front_gray_average "/>
</bind>
</comp>

<comp id="1516" class="1005" name="back_gray_average_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="back_gray_average "/>
</bind>
</comp>

<comp id="1521" class="1005" name="total_gray_average_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_gray_average "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_23_i_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="32" slack="1"/>
<pin id="1529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="84" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="84" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="84" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="106" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="112" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="80" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="82" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="80" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="94" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="130" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="434"><net_src comp="336" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="348" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="360" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="372" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="469"><net_src comp="395" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="475"><net_src comp="403" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="481"><net_src comp="407" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="488"><net_src comp="284" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="284" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="284" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="82" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="90" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="92" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="295" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="295" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="306" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="306" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="583"><net_src comp="8" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="110" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="589" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="602"><net_src comp="454" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="457" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="574" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="577" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="598" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="116" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="598" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="613" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="618" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="118" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="598" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="120" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="603" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="598" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="603" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="120" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="608" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="122" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="124" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="664" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="646" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="670" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="632" pin="3"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="124" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="684" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="116" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="574" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="571" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="692" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="122" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="457" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="704" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="684" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="114" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="454" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="718" pin="3"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="684" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="118" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="754"><net_src comp="684" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="116" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="128" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="684" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="84" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="24" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="770"><net_src comp="756" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="130" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="732" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="457" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="740" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="120" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="750" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="740" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="772" pin="3"/><net_sink comp="792" pin=2"/></net>

<net id="804"><net_src comp="786" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="577" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="792" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="574" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="457" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="799" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="454" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="732" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="845"><net_src comp="142" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="142" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="835" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="835" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="847" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="832" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="142" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="460" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="460" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="880"><net_src comp="873" pin="3"/><net_sink comp="241" pin=4"/></net>

<net id="886"><net_src comp="867" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="860" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="142" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="463" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="463" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="888" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="881" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="912"><net_src comp="142" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="241" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="901" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="920"><net_src comp="873" pin="3"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="908" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="914" pin="3"/><net_sink comp="921" pin=2"/></net>

<net id="933"><net_src comp="841" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="934"><net_src comp="921" pin="3"/><net_sink comp="928" pin=2"/></net>

<net id="938"><net_src comp="935" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="943"><net_src comp="853" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="948"><net_src comp="873" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="928" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="958"><net_src comp="894" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="901" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="317" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="146" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="317" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="150" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="317" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="130" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="987"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="454" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="457" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="993"><net_src comp="982" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1000"><net_src comp="976" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="463" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="460" pin="1"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="995" pin="3"/><net_sink comp="241" pin=4"/></net>

<net id="1012"><net_src comp="328" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="72" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="328" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="78" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="388" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="388" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="72" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="388" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="78" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="388" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="324" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="388" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1051"><net_src comp="364" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="376" pin="4"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="241" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="241" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="348" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1053" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="336" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1053" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="336" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1079"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="1061" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1086"><net_src comp="348" pin="1"/><net_sink comp="1080" pin=2"/></net>

<net id="1094"><net_src comp="372" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="360" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1087" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1107"><net_src comp="360" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1108"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=2"/></net>

<net id="1114"><net_src comp="1090" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1115"><net_src comp="372" pin="1"/><net_sink comp="1109" pin=2"/></net>

<net id="1119"><net_src comp="1116" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1123"><net_src comp="466" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1130"><net_src comp="154" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1132"><net_src comp="156" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1133"><net_src comp="158" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1137"><net_src comp="1120" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="1116" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1148"><net_src comp="154" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1138" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="156" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="158" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1155"><net_src comp="1138" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1124" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="110" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1134" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="160" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1156" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1142" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="110" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1152" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="160" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1174" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="1168" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1202"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="450" pin="2"/><net_sink comp="1198" pin=1"/></net>

<net id="1207"><net_src comp="324" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1204" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="8" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="466" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1223"><net_src comp="1057" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1227"><net_src comp="210" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1233"><net_src comp="216" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1242"><net_src comp="490" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1247"><net_src comp="166" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1253"><net_src comp="170" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1259"><net_src comp="174" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1266"><net_src comp="178" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1269"><net_src comp="1263" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1273"><net_src comp="182" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1276"><net_src comp="1270" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1280"><net_src comp="186" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1287"><net_src comp="190" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1290"><net_src comp="1284" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1294"><net_src comp="194" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1297"><net_src comp="1291" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1301"><net_src comp="198" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1308"><net_src comp="202" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1311"><net_src comp="1305" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1315"><net_src comp="545" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="550" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1324"><net_src comp="560" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1328"><net_src comp="565" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1333"><net_src comp="222" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1337"><net_src comp="1330" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1338"><net_src comp="1330" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1339"><net_src comp="1330" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1340"><net_src comp="1330" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1344"><net_src comp="457" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1349"><net_src comp="698" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1355"><net_src comp="712" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1361"><net_src comp="726" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1367"><net_src comp="740" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1372"><net_src comp="248" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1377"><net_src comp="766" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1382"><net_src comp="786" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1390"><net_src comp="970" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1395"><net_src comp="206" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1401"><net_src comp="1004" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1406"><net_src comp="431" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1408"><net_src comp="1403" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1409"><net_src comp="1403" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1416"><net_src comp="1014" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1421"><net_src comp="1020" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1429"><net_src comp="1030" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1434"><net_src comp="1036" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1437"><net_src comp="1431" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1438"><net_src comp="1431" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1442"><net_src comp="273" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1447"><net_src comp="1047" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1452"><net_src comp="1219" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1457"><net_src comp="1073" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1462"><net_src comp="1080" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1467"><net_src comp="1102" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1472"><net_src comp="1109" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1477"><net_src comp="431" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1483"><net_src comp="435" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1489"><net_src comp="439" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1494"><net_src comp="443" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1499"><net_src comp="447" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1504"><net_src comp="411" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1509"><net_src comp="415" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1514"><net_src comp="419" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1519"><net_src comp="423" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1524"><net_src comp="427" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1530"><net_src comp="399" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="407" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {6 }
	Port: hls_threshold_V | {49 }
 - Input state : 
	Port: Threshold : p_src_rows_V | {1 }
	Port: Threshold : p_src_cols_V | {1 }
	Port: Threshold : p_src_data_stream_V | {5 }
	Port: Threshold : hls_threshold_V | {6 }
  - Chain level:
	State 1
	State 2
		exitcond2_i : 1
		i : 1
		StgValue_62 : 2
		tmp_5_i : 1
		hist_out_V_addr : 2
		StgValue_65 : 3
		StgValue_77 : 1
		StgValue_78 : 1
		StgValue_79 : 1
		StgValue_80 : 1
		StgValue_81 : 1
		StgValue_82 : 1
		StgValue_83 : 1
		StgValue_84 : 1
	State 3
		i2_cast_i : 1
		tmp_7_i : 2
		i_1 : 1
		StgValue_91 : 3
	State 4
		j_cast_i : 1
		tmp_8_i : 2
		j : 1
	State 5
	State 6
		tmp_9_i : 1
		tempdst : 2
		StgValue_111 : 3
		tmp_21_i : 1
		tmp_21_1_i : 1
		tmp_21_2_i : 1
		tmp_21_3_i : 1
		p_i_cast : 2
		tmp_3 : 2
		sel_tmp : 2
		sel_tmp1 : 2
		sel_tmp2 : 2
		sel_tmp6_demorgan : 2
		sel_tmp6 : 2
		sel_tmp7 : 2
		sel_tmp3_cast : 2
		tmp_4 : 2
		p_2_i : 2
		ret_V : 3
		tmp_51_i : 4
		p_0338_2_be_i : 5
		tmp_49_1_i : 4
		addr_V_1_0338_2_be_s : 6
		tmp_51_2_i : 3
		p_0338_2_be_2_i : 7
		tmp_31_i : 3
		hist_out_V_addr_2 : 1
		hist_out_V_load : 2
		tmp_36_i : 3
		tmp_1 : 3
		icmp : 4
		storemerge_i : 8
		sel_tmp4 : 4
		sel_tmp5 : 4
		sel_tmp8 : 9
		addr_win_val_V_0_0_2 : 10
		StgValue_147 : 1
		StgValue_148 : 1
		StgValue_149 : 11
		StgValue_150 : 1
		StgValue_151 : 8
	State 7
		hist_last_V : 1
		hist_flag_V_i : 1
		hist_win_val_0_V_3 : 2
		p_0341_2_be_i : 2
		hist_w_V_i : 1
		hist_win_val_0_V_2 : 2
		hist_w_V_171_0341_2 : 3
		hist_flag_V_2_i : 1
		hist_win_val_0_V_1 : 2
		p_0341_2_be_2_i : 4
		hist_win_val_0_V_0 : 1
		storemerge1_i : 5
		sel_tmp9 : 6
		hist_win_val_V_0_0_2 : 7
		hist_out_V_addr_4 : 1
		StgValue_178 : 3
		empty_53 : 1
		StgValue_181 : 3
		StgValue_182 : 3
		StgValue_183 : 8
		StgValue_184 : 3
		StgValue_185 : 5
	State 8
	State 9
		exitcond3_i : 1
		m : 1
		StgValue_193 : 2
		cond_i : 1
		addr_win_val_V_load_s : 2
		tmp_i_55 : 3
		hist_win_val_V_load_s : 2
		hist_out_V_addr_1 : 4
		StgValue_205 : 5
		empty_56 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		exitcond5_i : 1
		threshold_tmp : 1
		StgValue_219 : 2
	State 16
		i_op_assign_cast7_i : 1
		exitcond_i : 1
		j_1 : 1
		StgValue_231 : 2
		tmp_27_i : 1
		tmp_28_i : 1
		hist_out_V_addr_3 : 2
		hist_out_V_load_1 : 3
		total_gray : 1
	State 17
		tmp_29_i : 1
		tmp_29_cast_i : 1
		back_pixel_count : 2
		tmp_32_i : 2
		front_pixel_count : 2
		front_pixel_count_1 : 3
		back_pixel_count_1 : 3
	State 18
		back_gray_count : 1
		front_gray_count : 1
		front_gray_count_1 : 2
		back_gray_count_1 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		tmp_5 : 1
		tmp_2 : 1
		interclass_variance_3 : 1
		tmp_7 : 2
		tmp_6 : 2
		notlhs : 2
		notrhs : 2
		tmp_9 : 3
		notlhs1 : 3
		notrhs1 : 3
		tmp_s : 4
		tmp_8 : 4
		tmp_10 : 1
		tmp_11 : 4
		StgValue_371 : 4
		StgValue_373 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_411          |    0    |   563   |   991   |
|          |          grp_fu_415          |    0    |   563   |   991   |
|   fdiv   |          grp_fu_419          |    0    |   563   |   991   |
|          |          grp_fu_423          |    0    |   563   |   991   |
|          |          grp_fu_427          |    0    |   563   |   991   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_431          |    0    |   168   |   534   |
|          |          grp_fu_435          |    0    |   168   |   534   |
|  sitofp  |          grp_fu_439          |    0    |   168   |   534   |
|          |          grp_fu_443          |    0    |   168   |   534   |
|          |          grp_fu_447          |    0    |   168   |   534   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_395          |    2    |   227   |   404   |
|          |          grp_fu_399          |    2    |   227   |   404   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_403          |    3    |   128   |   320   |
|          |          grp_fu_407          |    3    |   128   |   320   |
|----------|------------------------------|---------|---------|---------|
|          |        tempdst_fu_589        |    0    |    0    |    8    |
|          |        p_i_cast_fu_618       |    0    |    0    |    3    |
|          |        sel_tmp_fu_632        |    0    |    0    |    3    |
|          |     sel_tmp3_cast_fu_670     |    0    |    0    |    3    |
|          |         p_2_i_fu_684         |    0    |    0    |    3    |
|          |     p_0338_2_be_i_fu_704     |    0    |    0    |    8    |
|          |  addr_V_1_0338_2_be_s_fu_718 |    0    |    0    |    8    |
|          |    p_0338_2_be_2_i_fu_732    |    0    |    0    |    8    |
|          |      storemerge_i_fu_772     |    0    |    0    |    8    |
|          |        sel_tmp8_fu_792       |    0    |    0    |    8    |
|          |  addr_win_val_V_0_0_2_fu_799 |    0    |    0    |    8    |
|          |   hist_win_val_0_V_3_fu_853  |    0    |    0    |    20   |
|  select  |     p_0341_2_be_i_fu_860     |    0    |    0    |    20   |
|          |   hist_win_val_0_V_2_fu_873  |    0    |    0    |    20   |
|          |  hist_w_V_171_0341_2_fu_881  |    0    |    0    |    20   |
|          |   hist_win_val_0_V_1_fu_894  |    0    |    0    |    20   |
|          |    p_0341_2_be_2_i_fu_901    |    0    |    0    |    20   |
|          |     storemerge1_i_fu_914     |    0    |    0    |    20   |
|          |        sel_tmp9_fu_921       |    0    |    0    |    20   |
|          |  hist_win_val_V_0_0_2_fu_928 |    0    |    0    |    20   |
|          | addr_win_val_V_load_s_fu_982 |    0    |    0    |    8    |
|          | hist_win_val_V_load_s_fu_995 |    0    |    0    |    20   |
|          |  front_pixel_count_1_fu_1073 |    0    |    0    |    32   |
|          |  back_pixel_count_1_fu_1080  |    0    |    0    |    32   |
|          |  front_gray_count_1_fu_1102  |    0    |    0    |    32   |
|          |   back_gray_count_1_fu_1109  |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |           i_fu_490           |    0    |    0    |    9    |
|          |          i_1_fu_550          |    0    |    0    |    31   |
|          |           j_fu_565           |    0    |    0    |    31   |
|          |         ret_V_fu_692         |    0    |    0    |    4    |
|          |      hist_last_V_fu_841      |    0    |    0    |    20   |
|          |     hist_flag_V_i_fu_847     |    0    |    0    |    20   |
|          |       hist_w_V_i_fu_867      |    0    |    0    |    20   |
|          |    hist_flag_V_2_i_fu_888    |    0    |    0    |    20   |
|    add   |   hist_win_val_0_V_0_fu_908  |    0    |    0    |    20   |
|          |           m_fu_970           |    0    |    0    |    3    |
|          |     threshold_tmp_fu_1014    |    0    |    0    |    9    |
|          |          j_1_fu_1030         |    0    |    0    |    9    |
|          |      total_gray_fu_1047      |    0    |    0    |    32   |
|          |   back_pixel_count_fu_1061   |    0    |    0    |    32   |
|          |   front_pixel_count_fu_1067  |    0    |    0    |    32   |
|          |    back_gray_count_fu_1090   |    0    |    0    |    32   |
|          |   front_gray_count_fu_1096   |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |         tmp_10_fu_450        |    0    |    66   |   239   |
|----------|------------------------------|---------|---------|---------|
|          |      exitcond2_i_fu_484      |    0    |    0    |    5    |
|          |        tmp_7_i_fu_545        |    0    |    0    |    12   |
|          |        tmp_8_i_fu_560        |    0    |    0    |    12   |
|          |        tmp_9_i_fu_584        |    0    |    0    |    4    |
|          |        tmp_21_i_fu_598       |    0    |    0    |    4    |
|          |       tmp_21_1_i_fu_603      |    0    |    0    |    4    |
|          |       tmp_21_2_i_fu_608      |    0    |    0    |    4    |
|          |       tmp_21_3_i_fu_613      |    0    |    0    |    4    |
|          |        tmp_51_i_fu_698       |    0    |    0    |    2    |
|          |       tmp_49_1_i_fu_712      |    0    |    0    |    2    |
|          |       tmp_51_2_i_fu_726      |    0    |    0    |    2    |
|   icmp   |        tmp_31_i_fu_740       |    0    |    0    |    2    |
|          |        tmp_36_i_fu_750       |    0    |    0    |    2    |
|          |          icmp_fu_766         |    0    |    0    |    1    |
|          |      exitcond3_i_fu_964      |    0    |    0    |    1    |
|          |         cond_i_fu_976        |    0    |    0    |    1    |
|          |      exitcond5_i_fu_1008     |    0    |    0    |    5    |
|          |      exitcond_i_fu_1024      |    0    |    0    |    5    |
|          |       tmp_27_i_fu_1036       |    0    |    0    |    5    |
|          |        notlhs_fu_1156        |    0    |    0    |    4    |
|          |        notrhs_fu_1162        |    0    |    0    |    9    |
|          |        notlhs1_fu_1174       |    0    |    0    |    4    |
|          |        notrhs1_fu_1180       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    mul   |       tmp_10_i_fu_1004       |    3    |    0    |    21   |
|          |       tmp_32_i_fu_1219       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_626         |    0    |    0    |    1    |
|          |   sel_tmp6_demorgan_fu_652   |    0    |    0    |    1    |
|    or    |         tmp_4_fu_678         |    0    |    0    |    1    |
|          |         tmp_9_fu_1168        |    0    |    0    |    1    |
|          |         tmp_s_fu_1186        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |        sel_tmp2_fu_646       |    0    |    0    |    1    |
|          |        sel_tmp7_fu_664       |    0    |    0    |    1    |
|    and   |        sel_tmp5_fu_786       |    0    |    0    |    1    |
|          |         tmp_8_fu_1192        |    0    |    0    |    1    |
|          |        tmp_11_fu_1198        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |        sel_tmp1_fu_640       |    0    |    0    |    1    |
|    xor   |        sel_tmp6_fu_658       |    0    |    0    |    1    |
|          |        sel_tmp4_fu_780       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |       rows_read_fu_210       |    0    |    0    |    0    |
|   read   |       cols_read_fu_216       |    0    |    0    |    0    |
|          |      tmp_13_read_fu_222      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_111_write_fu_228  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_5_i_fu_496        |    0    |    0    |    0    |
|          |       i2_cast_i_fu_541       |    0    |    0    |    0    |
|          |        j_cast_i_fu_556       |    0    |    0    |    0    |
|          |        tmp_34_i_fu_746       |    0    |    0    |    0    |
|          |        tmp_38_i_fu_935       |    0    |    0    |    0    |
|   zext   |        tmp_i_55_fu_990       |    0    |    0    |    0    |
|          |  i_op_assign_cast7_i_fu_1020 |    0    |    0    |    0    |
|          |       tmp_28_i_fu_1042       |    0    |    0    |    0    |
|          |       tmp_29_i_fu_1053       |    0    |    0    |    0    |
|          |     tmp_29_cast_i_fu_1057    |    0    |    0    |    0    |
|          |     tmp_32_cast_i_fu_1087    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_756         |    0    |    0    |    0    |
|partselect|         tmp_5_fu_1124        |    0    |    0    |    0    |
|          |         tmp_7_fu_1142        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_1134        |    0    |    0    |    0    |
|   trunc  |         tmp_6_fu_1152        |    0    |    0    |    0    |
|          |        tmp_12_fu_1204        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    14   |   4431  |  10209  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|hist_out_V|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     addr_last_V_reg_1277     |    8   |
|  addr_win_val_0_V_1_reg_1263 |    8   |
| addr_win_val_0_V_2_1_reg_1341|    8   |
|  addr_win_val_0_V_2_reg_1256 |    8   |
|  addr_win_val_0_V_3_reg_1270 |    8   |
|  back_gray_average_reg_1516  |   32   |
|  back_gray_count_1_reg_1469  |   32   |
|   back_gray_count_i_reg_372  |   32   |
|  back_pixel_count_1_reg_1459 |   32   |
|  back_pixel_count_i_reg_348  |   32   |
| back_pixel_probabili_reg_1506|   32   |
|      col_assign_reg_313      |    2   |
|         cols_reg_1230        |   32   |
|  front_gray_average_reg_1511 |   32   |
|  front_gray_count_1_reg_1464 |   32   |
|  front_gray_count_i_reg_360  |   32   |
| front_pixel_count_1_reg_1454 |   32   |
|  front_pixel_count_i_reg_336 |   32   |
| front_pixel_probabil_reg_1501|   32   |
|  hist_out_V_addr_2_reg_1369  |    8   |
|  hist_out_V_addr_3_reg_1439  |    8   |
| hist_win_val_0_V_1_1_reg_1284|   20   |
| hist_win_val_0_V_2_1_reg_1298|   20   |
| hist_win_val_0_V_3_1_reg_1305|   20   |
| hist_win_val_V_0_0_i_reg_1291|   20   |
|         i1_i_reg_280         |    9   |
|         i2_i_reg_291         |   31   |
|         i_1_reg_1316         |   31   |
| i_op_assign_cast7_i_reg_1418 |   29   |
|      i_op_assign_reg_384     |    9   |
|          i_reg_1239          |    9   |
|         icmp_reg_1374        |    1   |
|interclass_variance_s_reg_1392|   32   |
|         j_1_reg_1426         |    9   |
|          j_i_reg_302         |   31   |
|          j_reg_1325          |   31   |
|          m_reg_1387          |    2   |
|       p_0338_i_reg_1250      |    8   |
|       p_0341_i_reg_1244      |   20   |
|            reg_466           |   32   |
|            reg_472           |   32   |
|            reg_478           |   32   |
|         rows_reg_1224        |   32   |
|       sel_tmp5_reg_1379      |    1   |
|    threshold_tmp_reg_1413    |    9   |
|       tmp_10_i_reg_1398      |   32   |
|       tmp_11_i_reg_1403      |   32   |
|        tmp_13_reg_1330       |    8   |
|       tmp_14_i_reg_1474      |   32   |
|       tmp_15_i_reg_1480      |   32   |
|       tmp_16_i_reg_1486      |   32   |
|       tmp_17_i_reg_1491      |   32   |
|       tmp_18_i_reg_1496      |   32   |
|       tmp_23_i_reg_1527      |   32   |
|       tmp_27_i_reg_1431      |    1   |
|       tmp_31_i_reg_1364      |    1   |
|       tmp_32_i_reg_1449      |   29   |
|      tmp_49_1_i_reg_1352     |    1   |
|      tmp_51_2_i_reg_1358     |    1   |
|       tmp_51_i_reg_1346      |    1   |
|       tmp_7_i_reg_1312       |    1   |
|       tmp_8_i_reg_1321       |    1   |
|  total_gray_average_reg_1521 |   32   |
|      total_gray_reg_1444     |   32   |
|      val_assign_reg_324      |    9   |
+------------------------------+--------+
|             Total            |  1317  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_241      |  p0  |   5  |   8  |   40   ||    4    |
|      grp_access_fu_241      |  p2  |   2  |   0  |    0   ||    3    |
|      grp_access_fu_241      |  p4  |   2  |   8  |   16   ||    3    |
|      val_assign_reg_324     |  p0  |   2  |   9  |   18   ||    3    |
| front_pixel_count_i_reg_336 |  p0  |   2  |  32  |   64   ||    3    |
|  back_pixel_count_i_reg_348 |  p0  |   2  |  32  |   64   ||    3    |
|  front_gray_count_i_reg_360 |  p0  |   2  |  32  |   64   ||    3    |
|  back_gray_count_i_reg_372  |  p0  |   2  |  32  |   64   ||    3    |
|          grp_fu_395         |  p0  |   2  |  32  |   64   ||    3    |
|          grp_fu_395         |  p1  |   2  |  32  |   64   ||    3    |
|          grp_fu_403         |  p0  |   2  |  32  |   64   ||    3    |
|          grp_fu_407         |  p0  |   2  |  32  |   64   ||    3    |
|          grp_fu_431         |  p0  |   2  |  32  |   64   ||    3    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   650  ||  7.076  ||    40   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    -   |  4431  |  10209 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   40   |
|  Register |    -   |    -   |    -   |  1317  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   14   |    7   |  5748  |  10249 |
+-----------+--------+--------+--------+--------+--------+
