# FPGAMiner
An open-source FPGA framework for prototyping and testing custom hardware â€” starting with LED blinking and ramping up to **crypto mining experiments** on the Lattice iCE40HX8K.

Built for portability (via Docker), modularity, and fast iteration, **FPGAMiner** is your digital sandbox to tinker, design, and potentially mine some coinsâ€¦ just donâ€™t expect to retire on an 8K gate budget. ğŸ˜…

---

## ğŸ’¡ Project Overview

VeriMiner is:
- A Verilog-based FPGA project using the Alchitry Cu (iCE40HX8K)
- Designed with an open-source toolchain (Yosys, NextPNR, IceStorm)
- Packaged in a cross-platform Docker container
- Capable of testing hardware **crypto mining cores** (e.g., Bitcoin SHA256 pipelines or other PoW designs)

Whether you're just learning FPGA design or experimenting with application-specific hardware like crypto accelerators, this repo has a clean structure and build flow to get you moving.

---

## ğŸ—‚ï¸ Project Structure

```bash
FPGAMiner/
â”œâ”€â”€ docker/            # Dockerfile and Docker build context
â”œâ”€â”€ scripts/           # Helper scripts for build/flash/sim
â”œâ”€â”€ src/               # Verilog source files
â”‚   â”œâ”€â”€ top.v          # Top-level design
â”‚   â”œâ”€â”€ miner_core.v   # SHA256-based miner core (WIP)
â”‚   â””â”€â”€ ...
â”œâ”€â”€ sim/               # Testbenches for miner core and other logic
â”œâ”€â”€ constraints/       # PCF/ACF constraint files
â”œâ”€â”€ build/             # Output: JSON, ASC, BIN
â”œâ”€â”€ Makefile           # Build and flash automation
â””â”€â”€ README.md
```
## ğŸ› ï¸ Toolchain
- yosys: Verilog synthesis
- nextpnr-ice40: Placement and routing
- icepack: Bitstream generation
- alchitry-loader: Flashing to Cu board
- Optional: iverilog/verilator for simulation
- Containerized using Docker