// Seed: 895781337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_9;
  assign id_4 = 1'b0;
  assign id_8 = id_5.id_6[1];
  assign id_9 = 1'd0;
  supply1 id_10 = 1;
  initial assume #1  (id_2) id_7 = 1'h0 !=? id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_3, id_4 = !1;
  logic [7:0] id_5;
  assign id_5[1] = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_5,
      id_5,
      id_4,
      id_3
  );
  genvar id_6;
  wire id_7;
endmodule
