#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145604a00 .scope module, "fsm_pos_edge" "fsm_pos_edge" 2 2;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout_mealy";
    .port_info 1 /OUTPUT 1 "dout_moore";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "din";
o0x148040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000020199e0_0 .net "clk", 0 0, o0x148040190;  0 drivers
o0x1480401c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002019a70_0 .net "din", 0 0, o0x1480401c0;  0 drivers
v0x600002019b00_0 .net "dout_mealy", 0 0, L_0x600003918cb0;  1 drivers
v0x600002019b90_0 .net "dout_moore", 0 0, L_0x6000023183c0;  1 drivers
o0x148040220 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002019c20_0 .net "rst", 0 0, o0x148040220;  0 drivers
S_0x145605ed0 .scope module, "mealy" "fsm_pos_edge_mealy" 2 28, 3 2 0, S_0x145604a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x600003c19300 .param/l "s0" 1 3 16, C4<00000000000000000000000000000000>;
P_0x600003c19340 .param/l "s1" 1 3 17, C4<00000000000000000000000000000001>;
L_0x600003918cb0 .functor AND 1, L_0x6000023188c0, L_0x600002318a00, C4<1>, C4<1>;
v0x600002018d80_0 .net *"_ivl_0", 31 0, L_0x600002318000;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002018ea0_0 .net *"_ivl_11", 30 0, L_0x1480780e8;  1 drivers
L_0x148078130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600002018f30_0 .net/2u *"_ivl_12", 31 0, L_0x148078130;  1 drivers
v0x600002018fc0_0 .net *"_ivl_14", 0 0, L_0x600002318a00;  1 drivers
L_0x148078058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002019050_0 .net *"_ivl_3", 30 0, L_0x148078058;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020190e0_0 .net/2u *"_ivl_4", 31 0, L_0x1480780a0;  1 drivers
v0x600002019170_0 .net *"_ivl_6", 0 0, L_0x6000023188c0;  1 drivers
v0x600002019200_0 .net *"_ivl_8", 31 0, L_0x600002318960;  1 drivers
v0x600002019290_0 .net "clk", 0 0, o0x148040190;  alias, 0 drivers
v0x600002019320_0 .net "din", 0 0, o0x1480401c0;  alias, 0 drivers
v0x6000020193b0_0 .net "dout", 0 0, L_0x600003918cb0;  alias, 1 drivers
v0x600002019440_0 .net "rst", 0 0, o0x148040220;  alias, 0 drivers
v0x6000020194d0_0 .var "st_nxt", 0 0;
v0x600002019560_0 .var "st_reg", 0 0;
E_0x60000071b7c0 .event anyedge, v0x600002019560_0, v0x600002019320_0;
E_0x60000071b800 .event posedge, v0x600002019290_0;
L_0x600002318000 .concat [ 1 31 0 0], v0x600002019560_0, L_0x148078058;
L_0x6000023188c0 .cmp/eq 32, L_0x600002318000, L_0x1480780a0;
L_0x600002318960 .concat [ 1 31 0 0], o0x1480401c0, L_0x1480780e8;
L_0x600002318a00 .cmp/eq 32, L_0x600002318960, L_0x148078130;
S_0x145606040 .scope module, "moore" "fsm_pos_edge_moore" 2 21, 4 2 0, S_0x145604a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x600002719200 .param/l "s0" 1 4 16, C4<00>;
P_0x600002719240 .param/l "s1" 1 4 17, C4<01>;
P_0x600002719280 .param/l "s2" 1 4 18, C4<10>;
L_0x148078010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000020195f0_0 .net/2u *"_ivl_0", 1 0, L_0x148078010;  1 drivers
v0x600002019680_0 .net "clk", 0 0, o0x148040190;  alias, 0 drivers
v0x600002019710_0 .net "din", 0 0, o0x1480401c0;  alias, 0 drivers
v0x6000020197a0_0 .net "dout", 0 0, L_0x6000023183c0;  alias, 1 drivers
v0x600002019830_0 .net "rst", 0 0, o0x148040220;  alias, 0 drivers
v0x6000020198c0_0 .var "st_nxt", 1 0;
v0x600002019950_0 .var "st_reg", 1 0;
E_0x60000071b900 .event anyedge, v0x600002019950_0, v0x600002019320_0;
L_0x6000023183c0 .cmp/eq 2, v0x600002019950_0, L_0x148078010;
S_0x145604b70 .scope module, "tb_fsm_pos_edge" "tb_fsm_pos_edge" 5 2;
 .timescale -9 -9;
P_0x60000071b6c0 .param/l "t" 1 5 3, +C4<00000000000000000000000000001010>;
v0x60000201a880_0 .var "clk", 0 0;
v0x60000201a910_0 .var "din", 0 0;
v0x60000201a9a0_0 .net "dout_mealy", 0 0, L_0x6000039193b0;  1 drivers
v0x60000201aa30_0 .net "dout_moore", 0 0, L_0x600002318aa0;  1 drivers
v0x60000201aac0_0 .var/i "k", 31 0;
v0x60000201ab50_0 .var "rst", 0 0;
v0x60000201abe0_0 .var "seq", 0 20;
E_0x60000071ba80 .event negedge, v0x60000201a130_0;
E_0x60000071bac0 .event anyedge, v0x60000201a2e0_0;
S_0x14560b5d0 .scope module, "DUT_MEALY" "fsm_pos_edge_mealy" 5 23, 3 2 0, S_0x145604b70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x600003c19480 .param/l "s0" 1 3 16, C4<00000000000000000000000000000000>;
P_0x600003c194c0 .param/l "s1" 1 3 17, C4<00000000000000000000000000000001>;
L_0x6000039193b0 .functor AND 1, L_0x600002318be0, L_0x600002318d20, C4<1>, C4<1>;
v0x600002019cb0_0 .net *"_ivl_0", 31 0, L_0x600002318b40;  1 drivers
L_0x148078250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002019d40_0 .net *"_ivl_11", 30 0, L_0x148078250;  1 drivers
L_0x148078298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600002019dd0_0 .net/2u *"_ivl_12", 31 0, L_0x148078298;  1 drivers
v0x600002019e60_0 .net *"_ivl_14", 0 0, L_0x600002318d20;  1 drivers
L_0x1480781c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002019ef0_0 .net *"_ivl_3", 30 0, L_0x1480781c0;  1 drivers
L_0x148078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002019f80_0 .net/2u *"_ivl_4", 31 0, L_0x148078208;  1 drivers
v0x60000201a010_0 .net *"_ivl_6", 0 0, L_0x600002318be0;  1 drivers
v0x60000201a0a0_0 .net *"_ivl_8", 31 0, L_0x600002318c80;  1 drivers
v0x60000201a130_0 .net "clk", 0 0, v0x60000201a880_0;  1 drivers
v0x60000201a1c0_0 .net "din", 0 0, v0x60000201a910_0;  1 drivers
v0x60000201a250_0 .net "dout", 0 0, L_0x6000039193b0;  alias, 1 drivers
v0x60000201a2e0_0 .net "rst", 0 0, v0x60000201ab50_0;  1 drivers
v0x60000201a370_0 .var "st_nxt", 0 0;
v0x60000201a400_0 .var "st_reg", 0 0;
E_0x60000071bb80 .event anyedge, v0x60000201a400_0, v0x60000201a1c0_0;
E_0x60000071bbc0 .event posedge, v0x60000201a130_0;
L_0x600002318b40 .concat [ 1 31 0 0], v0x60000201a400_0, L_0x1480781c0;
L_0x600002318be0 .cmp/eq 32, L_0x600002318b40, L_0x148078208;
L_0x600002318c80 .concat [ 1 31 0 0], v0x60000201a910_0, L_0x148078250;
L_0x600002318d20 .cmp/eq 32, L_0x600002318c80, L_0x148078298;
S_0x14560b740 .scope module, "DUT_MOORE" "fsm_pos_edge_moore" 5 16, 4 2 0, S_0x145604b70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x6000027192c0 .param/l "s0" 1 4 16, C4<00>;
P_0x600002719300 .param/l "s1" 1 4 17, C4<01>;
P_0x600002719340 .param/l "s2" 1 4 18, C4<10>;
L_0x148078178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000201a490_0 .net/2u *"_ivl_0", 1 0, L_0x148078178;  1 drivers
v0x60000201a520_0 .net "clk", 0 0, v0x60000201a880_0;  alias, 1 drivers
v0x60000201a5b0_0 .net "din", 0 0, v0x60000201a910_0;  alias, 1 drivers
v0x60000201a640_0 .net "dout", 0 0, L_0x600002318aa0;  alias, 1 drivers
v0x60000201a6d0_0 .net "rst", 0 0, v0x60000201ab50_0;  alias, 1 drivers
v0x60000201a760_0 .var "st_nxt", 1 0;
v0x60000201a7f0_0 .var "st_reg", 1 0;
E_0x60000071bcc0 .event anyedge, v0x60000201a7f0_0, v0x60000201a1c0_0;
L_0x600002318aa0 .cmp/eq 2, v0x60000201a7f0_0, L_0x148078178;
    .scope S_0x145606040;
T_0 ;
    %wait E_0x60000071b800;
    %load/vec4 v0x600002019830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002019950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000020198c0_0;
    %assign/vec4 v0x600002019950_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x145606040;
T_1 ;
    %wait E_0x60000071b900;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
    %load/vec4 v0x600002019950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x600002019710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x600002019710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020198c0_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x145605ed0;
T_2 ;
    %wait E_0x60000071b800;
    %load/vec4 v0x600002019440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002019560_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000020194d0_0;
    %assign/vec4 v0x600002019560_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x145605ed0;
T_3 ;
    %wait E_0x60000071b7c0;
    %load/vec4 v0x600002019560_0;
    %store/vec4 v0x6000020194d0_0, 0, 1;
    %load/vec4 v0x600002019560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x600002019320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020194d0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020194d0_0, 0, 1;
T_3.4 ;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x600002019320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020194d0_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020194d0_0, 0, 1;
T_3.6 ;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14560b740;
T_4 ;
    %wait E_0x60000071bbc0;
    %load/vec4 v0x60000201a6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000201a7f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000201a760_0;
    %assign/vec4 v0x60000201a7f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14560b740;
T_5 ;
    %wait E_0x60000071bcc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
    %load/vec4 v0x60000201a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x60000201a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x60000201a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000201a760_0, 0, 2;
T_5.8 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14560b5d0;
T_6 ;
    %wait E_0x60000071bbc0;
    %load/vec4 v0x60000201a2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201a400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000201a370_0;
    %assign/vec4 v0x60000201a400_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14560b5d0;
T_7 ;
    %wait E_0x60000071bb80;
    %load/vec4 v0x60000201a400_0;
    %store/vec4 v0x60000201a370_0, 0, 1;
    %load/vec4 v0x60000201a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x60000201a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201a370_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201a370_0, 0, 1;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x60000201a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201a370_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201a370_0, 0, 1;
T_7.6 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x145604b70;
T_8 ;
    %pushi/vec4 415898, 0, 21;
    %store/vec4 v0x60000201abe0_0, 0, 21;
    %end;
    .thread T_8;
    .scope S_0x145604b70;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201a880_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x145604b70;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x60000201a880_0;
    %inv;
    %store/vec4 v0x60000201a880_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x145604b70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201ab50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201ab50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x145604b70;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201a910_0, 0, 1;
T_12.0 ;
    %load/vec4 v0x60000201ab50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.1, 6;
    %wait E_0x60000071bac0;
    %jmp T_12.0;
T_12.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000201aac0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x60000201aac0_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_12.3, 5;
    %wait E_0x60000071ba80;
    %load/vec4 v0x60000201abe0_0;
    %pushi/vec4 20, 0, 34;
    %load/vec4 v0x60000201aac0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x60000201a910_0, 0, 1;
    %load/vec4 v0x60000201aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000201aac0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %delay 20, 0;
    %vpi_call 5 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x145604b70;
T_13 ;
    %vpi_call 5 53 "$dumpfile", "tb_fsm_pos_edge.vcd" {0 0 0};
    %vpi_call 5 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145604b70 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_pos_edge/fsm_pos_edge.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_pos_edge/fsm_pos_edge_mealy.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_pos_edge/fsm_pos_edge_moore.v";
    "tb_fsm_pos_edge.v";
