EDA Netlist Writer report for logical_RTL
Fri Nov 03 14:22:02 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Legal Notice
  4. Flow Summary
  5. Flow Settings
  6. Flow Non-Default Global Settings
  7. Flow Elapsed Time
  8. Flow OS Summary
  9. Flow Log
 10. Analysis & Synthesis Summary
 11. Analysis & Synthesis Settings
 12. Parallel Compilation
 13. Analysis & Synthesis Source Files Read
 14. Analysis & Synthesis Resource Usage Summary
 15. Analysis & Synthesis Resource Utilization by Entity
 16. Analysis & Synthesis RAM Summary
 17. Analysis & Synthesis IP Cores Summary
 18. State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state
 19. State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state
 20. State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state
 21. State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for sld_signaltap:auto_signaltap_0
 28. Parameter Settings for User Entity Instance: Clock_Process:generate_100M_clock|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_U
 30. Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_V
 31. Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_W
 32. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_A
 33. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_B
 34. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_C
 35. Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:CHG
 36. Parameter Settings for User Entity Instance: fan_pwm_process:fan_pwmdo
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. altpll Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "IMC_Bus:IMC_Signal_Process"
 40. Port Connectivity Checks: "fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate"
 41. Port Connectivity Checks: "rec_spi_process:rec_spi_signal"
 42. Port Connectivity Checks: "inv_spi_process:inv_spi_signal"
 43. Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process"
 44. Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process"
 45. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess"
 46. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess"
 47. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce"
 48. Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce"
 49. Port Connectivity Checks: "Clock_Process:generate_100M_clock"
 50. SignalTap II Logic Analyzer Settings
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 53. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 54. Elapsed Time Per Partition
 55. Connections to In-System Debugging Instance "auto_signaltap_0"
 56. Analysis & Synthesis Messages
 57. Fitter Summary
 58. Fitter Settings
 59. Parallel Compilation
 60. Incremental Compilation Preservation Summary
 61. Incremental Compilation Partition Settings
 62. Incremental Compilation Placement Preservation
 63. Pin-Out File
 64. Fitter Resource Usage Summary
 65. Fitter Partition Statistics
 66. Input Pins
 67. Output Pins
 68. Dual Purpose and Dedicated Pins
 69. I/O Bank Usage
 70. All Package Pins
 71. PLL Summary
 72. PLL Usage
 73. I/O Assignment Warnings
 74. Fitter Resource Utilization by Entity
 75. Delay Chain Summary
 76. Pad To Core Delay Chain Fanout
 77. Control Signals
 78. Global & Other Fast Signals
 79. Non-Global High Fan-Out Signals
 80. Fitter RAM Summary
 81. Routing Usage Summary
 82. LAB Logic Elements
 83. LAB-wide Signals
 84. LAB Signals Sourced
 85. LAB Signals Sourced Out
 86. LAB Distinct Inputs
 87. I/O Rules Summary
 88. I/O Rules Details
 89. I/O Rules Matrix
 90. Fitter Device Options
 91. Operating Settings and Conditions
 92. Estimated Delay Added for Hold Timing Summary
 93. Estimated Delay Added for Hold Timing Details
 94. Fitter Messages
 95. Fitter Suppressed Messages
 96. Assembler Summary
 97. Assembler Settings
 98. Assembler Encrypted IP Cores Summary
 99. Assembler Generated Files
100. Assembler Device Options: G:/verlog/logical_RTL/output_files/logical_RTL.sof
101. Assembler Messages
102. Parallel Compilation
103. PowerPlay Power Analyzer Summary
104. PowerPlay Power Analyzer Settings
105. Indeterminate Toggle Rates
106. Operating Conditions Used
107. Thermal Power Dissipation by Block
108. Thermal Power Dissipation by Block Type
109. Thermal Power Dissipation by Hierarchy
110. Core Dynamic Thermal Power Dissipation by Clock Domain
111. Current Drawn from Voltage Supplies Summary
112. VCCIO Supply Current Drawn by I/O Bank
113. VCCIO Supply Current Drawn by Voltage
114. Confidence Metric Details
115. Signal Activities
116. PowerPlay Power Analyzer Messages
117. Legal Notice
118. TimeQuest Timing Analyzer Summary
119. Parallel Compilation
120. SDC File List
121. Clocks
122. Slow 1200mV 100C Model Fmax Summary
123. Slow 1200mV 100C Model Setup Summary
124. Slow 1200mV 100C Model Hold Summary
125. Slow 1200mV 100C Model Recovery Summary
126. Slow 1200mV 100C Model Removal Summary
127. Slow 1200mV 100C Model Minimum Pulse Width Summary
128. Slow 1200mV 100C Model Metastability Summary
129. Slow 1200mV -40C Model Fmax Summary
130. Slow 1200mV -40C Model Setup Summary
131. Slow 1200mV -40C Model Hold Summary
132. Slow 1200mV -40C Model Recovery Summary
133. Slow 1200mV -40C Model Removal Summary
134. Slow 1200mV -40C Model Minimum Pulse Width Summary
135. Slow 1200mV -40C Model Metastability Summary
136. Fast 1200mV -40C Model Setup Summary
137. Fast 1200mV -40C Model Hold Summary
138. Fast 1200mV -40C Model Recovery Summary
139. Fast 1200mV -40C Model Removal Summary
140. Fast 1200mV -40C Model Minimum Pulse Width Summary
141. Fast 1200mV -40C Model Metastability Summary
142. Multicorner Timing Analysis Summary
143. Board Trace Model Assignments
144. Input Transition Times
145. Signal Integrity Metrics (Slow 1200mv n40c Model)
146. Signal Integrity Metrics (Slow 1200mv 100c Model)
147. Signal Integrity Metrics (Fast 1200mv n40c Model)
148. Setup Transfers
149. Hold Transfers
150. Recovery Transfers
151. Removal Transfers
152. Report TCCS
153. Report RSKM
154. Unconstrained Paths Summary
155. Clock Status Summary
156. Unconstrained Input Ports
157. Unconstrained Output Ports
158. Unconstrained Input Ports
159. Unconstrained Output Ports
160. TimeQuest Timing Analyzer Messages
161. EDA Netlist Writer Messages
162. Simulation Settings
163. Simulation Generated Files
164. Board-Level Settings
165. Board-Level Generated Files
166. Flow Messages
167. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Fri Nov 03 14:22:02 2017 ;
; Revision Name                         ; logical_RTL                           ;
; Top-level Entity Name                 ; logical_RTL                           ;
; Family                                ; MAX 10                                ;
; Simulation Files Creation             ; Successful                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
; Board Timing Analysis Files Creation  ; Successful                            ;
+---------------------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Nov 03 14:22:02 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; logical_RTL                                 ;
; Top-level Entity Name              ; logical_RTL                                 ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M04SCE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,299 / 4,032 ( 57 % )                      ;
;     Total combinational functions  ; 1,636 / 4,032 ( 41 % )                      ;
;     Dedicated logic registers      ; 1,715 / 4,032 ( 43 % )                      ;
; Total registers                    ; 1715                                        ;
; Total pins                         ; 87 / 101 ( 86 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456 / 193,536 ( 76 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 40 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/03/2017 14:21:00 ;
; Main task         ; Compilation         ;
; Revision Name     ; logical_RTL         ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                       ;
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                                              ; Value                                                                                                 ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                                        ; 141812758374627.150969005909088                                                                       ; --            ; --          ; --                                ;
; EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL                       ; IBIS (Signal Integrity)                                                                               ; <None>        ; --          ; --                                ;
; EDA_BOARD_DESIGN_SYMBOL_TOOL                                 ; ViewDraw (Symbol)                                                                                     ; <None>        ; --          ; --                                ;
; EDA_BOARD_DESIGN_TIMING_TOOL                                 ; Stamp (Timing)                                                                                        ; <None>        ; --          ; --                                ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                              ; Custom                                                                                                ; <None>        ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME                                     ; NA                                                                                                    ; --            ; --          ; --                                ;
; EDA_FLATTEN_BUSES                                            ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                              ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT            ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT                   ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_INPUT_DATA_FORMAT                                        ; Verilog Hdl                                                                                           ; --            ; --          ; eda_design_synthesis              ;
; EDA_LAUNCH_CMD_LINE_TOOL                                     ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_MAINTAIN_DESIGN_HIERARCHY                                ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_GENERATE_SCRIPT_ONLY                          ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_PORTABLE_FILE_PATHS                           ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH                         ; logical_RTL                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Stamp                                                                                                 ; --            ; --          ; eda_board_design_timing           ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Verilog Hdl                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Ibis                                                                                                  ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Viewdraw                                                                                              ; --            ; --          ; eda_board_design_symbol           ;
; EDA_RUN_TOOL_AUTOMATICALLY                                   ; Off                                                                                                   ; --            ; --          ; eda_simulation                    ;
; EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                                          ; ModelSim-Altera (Verilog)                                                                             ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS                                 ; TEST_BENCH_MODE                                                                                       ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                                          ; simulation/modelsim/logical_RTL.vt                                                                    ; --            ; --          ; --                                ;
; EDA_TEST_BENCH_MODULE_NAME                                   ; logical_RTL_simulation                                                                                ; --            ; --          ; --                                ;
; EDA_TEST_BENCH_NAME                                          ; logical_RTL                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_RUN_SIM_FOR                                   ; 1 us                                                                                                  ; --            ; --          ; --                                ;
; EDA_TIME_SCALE                                               ; 1 ps                                                                                                  ; --            ; --          ; eda_simulation                    ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS                            ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY               ; G:\verlog\logical_RTL\simulation                                                                      ; --            ; --          ; eda_simulation                    ;
; EDA_WRITER_DONT_WRITE_TOP_ENTITY                             ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_WRITE_DEVICE_CONTROL_PORTS                               ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                                             ; On                                                                                                    ; --            ; --          ; --                                ;
; FLOW_ENABLE_POWER_ANALYZER                                   ; On                                                                                                    ; Off           ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP                                       ; 100                                                                                                   ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                                       ; -40                                                                                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                                              ; -- (Not supported for targeted family)                                                                ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL                          ; -- (Not supported for targeted family)                                                                ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE                                       ; -- (Not supported for targeted family)                                                                ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL                                    ; None (CONSERVATIVE)                                                                                   ; --            ; --          ; --                                ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE                           ; 12.5 %                                                                                                ; 12.5%         ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                                ; No Heat Sink With Still Air                                                                           ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                                     ; output_files                                                                                          ; --            ; --          ; --                                ;
; SLD_FILE                                                     ; db/stp1_auto_stripped.stp                                                                             ; --            ; --          ; --                                ;
; SLD_NODE_CREATOR_ID                                          ; 110                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                                         ; sld_signaltap                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_RAM_BLOCK_TYPE=AUTO                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_NODE_INFO=805334528                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_POWER_UP_TRIGGER=0                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STATE_FLOW_USE_GENERATED=0                                                                        ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STATE_BITS=11                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_BUFFER_FULL_STOP=1                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_INCREMENTAL_ROUTING=1                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_IN_ENABLED=0                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_PIPELINE=0                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_COUNTER_PIPELINE=0                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_RAM_PIPELINE=5                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_LEVEL=2                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,basic,1,                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_SEGMENT_SIZE=16384                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_SAMPLE_DEPTH=16384                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_DATA_BITS=9                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_BITS=9                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STORAGE_QUALIFIER_BITS=9                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_INVERSION_MASK_LENGTH=82                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; USE_SIGNALTAP_FILE                                           ; output_files/stp1.stp                                                                                 ; --            ; --          ; --                                ;
; VCCA_USER_VOLTAGE                                            ; 3.3V                                                                                                  ; --            ; --          ; --                                ;
; VHDL_INPUT_VERSION                                           ; VHDL_2008                                                                                             ; VHDL_1993     ; --          ; --                                ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES                               ; Off                                                                                                   ; --            ; --          ; --                                ;
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:30     ; 1.0                     ; 737 MB              ; 00:00:59                           ;
; Fitter                    ; 00:00:10     ; 1.4                     ; 1467 MB             ; 00:00:15                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 572 MB              ; 00:00:02                           ;
; PowerPlay Power Analyzer  ; 00:00:03     ; 1.7                     ; 717 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.7                     ; 686 MB              ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:07     ; 1.0                     ; 585 MB              ; 00:00:06                           ;
; Total                     ; 00:00:55     ; --                      ; --                  ; 00:01:32                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; PowerPlay Power Analyzer  ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off logical_RTL -c logical_RTL
quartus_fit --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
quartus_asm --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
quartus_pow --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
quartus_sta logical_RTL -c logical_RTL
quartus_eda --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 03 14:21:31 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; logical_RTL                                 ;
; Top-level Entity Name              ; logical_RTL                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,386                                       ;
;     Total combinational functions  ; 1,632                                       ;
;     Dedicated logic registers      ; 1,715                                       ;
; Total registers                    ; 1715                                        ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M04SCE144I7G     ;                    ;
; Top-level entity name                                                      ; logical_RTL        ; logical_RTL        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; rec_spi_process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/rec_spi_process.v                                                            ;             ;
; inv_spi_process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/inv_spi_process.v                                                            ;             ;
; IMC_Bus.v                                                          ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/IMC_Bus.v                                                                    ;             ;
; series_module/tx_module.v                                          ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/tx_module.v                                                    ;             ;
; series_module/tx_control_module.v                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/tx_control_module.v                                            ;             ;
; series_module/tx_bps_module.v                                      ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/tx_bps_module.v                                                ;             ;
; series_module/rx_module.v                                          ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_module.v                                                    ;             ;
; series_module/rx_detect_module.v                                   ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_detect_module.v                                             ;             ;
; series_module/rx_control_module.v                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_control_module.v                                            ;             ;
; series_module/rx_bps_module.v                                      ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/series_module/rx_bps_module.v                                                ;             ;
; Clock_Process.v                                                    ; yes             ; User Wizard-Generated File                   ; G:/verlog/logical_RTL/Clock_Process.v                                                              ;             ;
; SPI_Slaver.v                                                       ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/SPI_Slaver.v                                                                 ;             ;
; logical_RTL.v                                                      ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/logical_RTL.v                                                                ;             ;
; PWM_DeadTime_Produce.v                                             ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/PWM_DeadTime_Produce.v                                                       ;             ;
; INV_PWM_Process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/INV_PWM_Process.v                                                            ;             ;
; REC_PWM_Process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/REC_PWM_Process.v                                                            ;             ;
; fan_pwm_process.v                                                  ; yes             ; User Verilog HDL File                        ; G:/verlog/logical_RTL/fan_pwm_process.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/clock_process_altpll.v                                          ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/clock_process_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_gm14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/altsyncram_gm14.tdf                                                       ;             ;
; db/decode_97a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/decode_97a.tdf                                                            ;             ;
; db/mux_q1b.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/mux_q1b.tdf                                                               ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_n7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/mux_n7c.tdf                                                               ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/decode_3af.tdf                                                            ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_nph.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_nph.tdf                                                              ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cmpr_grb.tdf                                                              ;             ;
; db/cntr_1mi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_1mi.tdf                                                              ;             ;
; db/cntr_arh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_arh.tdf                                                              ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cmpr_hrb.tdf                                                              ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cntr_odi.tdf                                                              ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/verlog/logical_RTL/db/cmpr_drb.tdf                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldc55d48de/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/verlog/logical_RTL/db/ip/sldc55d48de/alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab ;
; db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,386                                                                                                          ;
;                                             ;                                                                                                                ;
; Total combinational functions               ; 1632                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                ;
;     -- 4 input functions                    ; 731                                                                                                            ;
;     -- 3 input functions                    ; 250                                                                                                            ;
;     -- <=2 input functions                  ; 651                                                                                                            ;
;                                             ;                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                ;
;     -- normal mode                          ; 1166                                                                                                           ;
;     -- arithmetic mode                      ; 466                                                                                                            ;
;                                             ;                                                                                                                ;
; Total registers                             ; 1715                                                                                                           ;
;     -- Dedicated logic registers            ; 1715                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 87                                                                                                             ;
; Total memory bits                           ; 147456                                                                                                         ;
;                                             ;                                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; Total PLLs                                  ; 1                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                              ;
;                                             ;                                                                                                                ;
; Maximum fan-out node                        ; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 826                                                                                                            ;
; Total fan-out                               ; 11362                                                                                                          ;
; Average fan-out                             ; 3.20                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |logical_RTL                                                                                                                            ; 1632 (1)            ; 1715 (0)                  ; 147456      ; 0          ; 0            ; 0       ; 0         ; 87   ; 0            ; 0          ; |logical_RTL                                                                                                                                                                                                                                                                                                                                            ; logical_RTL                       ; work         ;
;    |Clock_Process:generate_100M_clock|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock                                                                                                                                                                                                                                                                                                          ; Clock_Process                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |Clock_Process_altpll:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated                                                                                                                                                                                                                                              ; Clock_Process_altpll              ; work         ;
;    |IMC_Bus:IMC_Signal_Process|                                                                                                         ; 414 (170)           ; 349 (245)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process                                                                                                                                                                                                                                                                                                                 ; IMC_Bus                           ; work         ;
;       |PWM_DeadTimeProduce:Tx_Dispatch|                                                                                                 ; 23 (23)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch                                                                                                                                                                                                                                                                                 ; PWM_DeadTimeProduce               ; work         ;
;       |rx_module:rx_process|                                                                                                            ; 134 (0)             ; 60 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process                                                                                                                                                                                                                                                                                            ; rx_module                         ; work         ;
;          |detect_module:U1|                                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1                                                                                                                                                                                                                                                                           ; detect_module                     ; work         ;
;          |rx_bps_module:U2|                                                                                                             ; 23 (23)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2                                                                                                                                                                                                                                                                           ; rx_bps_module                     ; work         ;
;          |rx_control_module:U3|                                                                                                         ; 109 (109)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3                                                                                                                                                                                                                                                                       ; rx_control_module                 ; work         ;
;       |tx_module:tx_process|                                                                                                            ; 87 (0)              ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process                                                                                                                                                                                                                                                                                            ; tx_module                         ; work         ;
;          |tx_bps_module:U1|                                                                                                             ; 24 (24)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1                                                                                                                                                                                                                                                                           ; tx_bps_module                     ; work         ;
;          |tx_control_module:U2|                                                                                                         ; 63 (63)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2                                                                                                                                                                                                                                                                       ; tx_control_module                 ; work         ;
;    |Pwm_Process_From_RECDSP:CHG|                                                                                                        ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG                                                                                                                                                                                                                                                                                                                ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_A|                                                                                                      ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_B|                                                                                                      ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_C|                                                                                                      ; 50 (16)             ; 36 (4)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |fan_pwm_process:fan_pwmdo|                                                                                                          ; 48 (26)             ; 26 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo                                                                                                                                                                                                                                                                                                                  ; fan_pwm_process                   ; work         ;
;       |PWM_DeadTimeProduce:fan_pwm_generate|                                                                                            ; 22 (22)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;    |inv_spi_process:inv_spi_signal|                                                                                                     ; 73 (25)             ; 90 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal                                                                                                                                                                                                                                                                                                             ; inv_spi_process                   ; work         ;
;       |spi:Inv_SPI_Process|                                                                                                             ; 48 (48)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |pwm_deal_frominvdsp:INV_U|                                                                                                          ; 87 (36)             ; 57 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_V|                                                                                                          ; 87 (36)             ; 57 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_W|                                                                                                          ; 87 (36)             ; 57 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |rec_spi_process:rec_spi_signal|                                                                                                     ; 63 (16)             ; 87 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal                                                                                                                                                                                                                                                                                                             ; rec_spi_process                   ; work         ;
;       |spi:Rec_SPI_Process|                                                                                                             ; 47 (47)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 445 (2)             ; 757 (18)                  ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 443 (0)             ; 739 (0)                   ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 443 (90)            ; 739 (329)                 ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ; mux_n7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gm14:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 147456      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated                                                                                                                                                 ; altsyncram_gm14                   ; work         ;
;                   |decode_97a:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2                                                                                                                              ; decode_97a                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 48 (1)              ; 99 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 36 (0)              ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 18 (0)              ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 13 (3)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 107 (10)            ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nph:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated                                                             ; cntr_nph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_1mi:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                      ; cntr_1mi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                            ; cntr_arh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; txd_state.1111 ; txd_state.1110 ; txd_state.1101 ; txd_state.1100 ; txd_state.1011 ; txd_state.1010 ; txd_state.1001 ; txd_state.1000 ; txd_state.0111 ; txd_state.0110 ; txd_state.0101 ; txd_state.0100 ; txd_state.0011 ; txd_state.0010 ; txd_state.0001 ; txd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; txd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; txd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; txd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; txd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; txd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; rxd_state.1111 ; rxd_state.1110 ; rxd_state.1101 ; rxd_state.1100 ; rxd_state.1011 ; rxd_state.1010 ; rxd_state.1001 ; rxd_state.1000 ; rxd_state.0111 ; rxd_state.0110 ; rxd_state.0101 ; rxd_state.0100 ; rxd_state.0011 ; rxd_state.0010 ; rxd_state.0001 ; rxd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; rxd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; rxd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; rxd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; rxd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; rxd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; txd_state.1111 ; txd_state.1110 ; txd_state.1101 ; txd_state.1100 ; txd_state.1011 ; txd_state.1010 ; txd_state.1001 ; txd_state.1000 ; txd_state.0111 ; txd_state.0110 ; txd_state.0101 ; txd_state.0100 ; txd_state.0011 ; txd_state.0010 ; txd_state.0001 ; txd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; txd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; txd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; txd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; txd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; txd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; txd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; rxd_state.1111 ; rxd_state.1110 ; rxd_state.1101 ; rxd_state.1100 ; rxd_state.1011 ; rxd_state.1010 ; rxd_state.1001 ; rxd_state.1000 ; rxd_state.0111 ; rxd_state.0110 ; rxd_state.0101 ; rxd_state.0100 ; rxd_state.0011 ; rxd_state.0010 ; rxd_state.0001 ; rxd_state.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; rxd_state.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; rxd_state.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; rxd_state.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; rxd_state.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; rxd_state.0100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.0111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; rxd_state.1111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fan_pwm_process:fan_pwmdo|fan_pwm_cmp[0,15]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; fan_pwm_process:fan_pwmdo|fan_pwm_cmp[9,10]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; fan_pwm_process:fan_pwmdo|fan_pwm_cmp[1..3]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[15]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[14]                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[12,13]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[9..11]                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[6..8]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[5]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|Tx_SendPeriod[0..4]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; IMC_Bus:IMC_Signal_Process|isTxCount                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; rec_spi_process:rec_spi_signal|rec_txd_data[10..12]                                                                                                                                                                                                                                                                                        ; Merged with rec_spi_process:rec_spi_signal|rec_txd_data[13]                                                                                                                                                                                                                                                                                            ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                        ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                                                                                                                                                                                                                                                          ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                           ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                         ; Merged with pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                                                                                                                                                                                                                                                           ;
; rec_spi_process:rec_spi_signal|rec_txd_data[13]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~4                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~5                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~6                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state~7                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 92                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[13]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[13]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][0]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][15]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[2]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[2]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[3]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[3]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[4]                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[4]                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[13]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[3][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][1]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][16]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][2]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][17]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][3]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][18]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][4]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][19]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][5]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][20]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][6]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][21]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][7]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][22]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][8]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][23]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][9]                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][24]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][10]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][25]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][11]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][26]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][12]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][27]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[4][13]                                                                                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][28]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 116                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1715  ;
; Number of registers using Synchronous Clear  ; 388   ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 1048  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 764   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|rTx                                                                                                                                                                                                                                                        ; 7       ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r1                                                                                                                                                                                                                                                                       ; 3       ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r0                                                                                                                                                                                                                                                                       ; 4       ;
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|Tx_Start                                                                                                                                                                                                                                                   ; 1       ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r1                                                                                                                                                                                                                                                                       ; 3       ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r0                                                                                                                                                                                                                                                                       ; 4       ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F1                                                                                                                                                                                                                                                         ; 2       ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F2                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |logical_RTL|inv_spi_process:inv_spi_signal|inv_txd_data[7]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|inv_spi_process:inv_spi_signal|inv_txd_data[5]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[13]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|bus_idle_count[6]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[26]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[24]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[3]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[17]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[19]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[18]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[28]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[28]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[18]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[18]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[11]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |logical_RTL|rec_spi_process:rec_spi_signal|rec_txd_data[14]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |logical_RTL|rec_spi_process:rec_spi_signal|rec_txd_data[0]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |logical_RTL|rec_spi_process:rec_spi_signal|rec_txd_data[7]                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |logical_RTL|fan_pwm_process:fan_pwmdo|fan_pwm_cmp[6]                                                                                                                                                                                                                                                                                                                 ;
; 226:1              ; 4 bits    ; 600 LEs       ; 44 LEs               ; 556 LEs                ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[3]                                                                                                                                                                                                                                                                                ;
; 226:1              ; 4 bits    ; 600 LEs       ; 48 LEs               ; 552 LEs                ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[4]                                                                                                                                                                                                                                                                                ;
; 228:1              ; 2 bits    ; 304 LEs       ; 24 LEs               ; 280 LEs                ; Yes        ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Process:generate_100M_clock|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------------------+
; Parameter Name                ; Value                           ; Type                                 ;
+-------------------------------+---------------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                              ;
; PLL_TYPE                      ; AUTO                            ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_Process ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 50000                           ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                              ;
; LOCK_HIGH                     ; 1                               ; Untyped                              ;
; LOCK_LOW                      ; 1                               ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                              ;
; SKIP_VCO                      ; OFF                             ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                              ;
; BANDWIDTH                     ; 0                               ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                              ;
; DOWN_SPREAD                   ; 0                               ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 25                              ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 5                               ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 20                              ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                              ;
; DPA_DIVIDER                   ; 0                               ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                              ;
; VCO_MIN                       ; 0                               ; Untyped                              ;
; VCO_MAX                       ; 0                               ; Untyped                              ;
; VCO_CENTER                    ; 0                               ; Untyped                              ;
; PFD_MIN                       ; 0                               ; Untyped                              ;
; PFD_MAX                       ; 0                               ; Untyped                              ;
; M_INITIAL                     ; 0                               ; Untyped                              ;
; M                             ; 0                               ; Untyped                              ;
; N                             ; 1                               ; Untyped                              ;
; M2                            ; 1                               ; Untyped                              ;
; N2                            ; 1                               ; Untyped                              ;
; SS                            ; 1                               ; Untyped                              ;
; C0_HIGH                       ; 0                               ; Untyped                              ;
; C1_HIGH                       ; 0                               ; Untyped                              ;
; C2_HIGH                       ; 0                               ; Untyped                              ;
; C3_HIGH                       ; 0                               ; Untyped                              ;
; C4_HIGH                       ; 0                               ; Untyped                              ;
; C5_HIGH                       ; 0                               ; Untyped                              ;
; C6_HIGH                       ; 0                               ; Untyped                              ;
; C7_HIGH                       ; 0                               ; Untyped                              ;
; C8_HIGH                       ; 0                               ; Untyped                              ;
; C9_HIGH                       ; 0                               ; Untyped                              ;
; C0_LOW                        ; 0                               ; Untyped                              ;
; C1_LOW                        ; 0                               ; Untyped                              ;
; C2_LOW                        ; 0                               ; Untyped                              ;
; C3_LOW                        ; 0                               ; Untyped                              ;
; C4_LOW                        ; 0                               ; Untyped                              ;
; C5_LOW                        ; 0                               ; Untyped                              ;
; C6_LOW                        ; 0                               ; Untyped                              ;
; C7_LOW                        ; 0                               ; Untyped                              ;
; C8_LOW                        ; 0                               ; Untyped                              ;
; C9_LOW                        ; 0                               ; Untyped                              ;
; C0_INITIAL                    ; 0                               ; Untyped                              ;
; C1_INITIAL                    ; 0                               ; Untyped                              ;
; C2_INITIAL                    ; 0                               ; Untyped                              ;
; C3_INITIAL                    ; 0                               ; Untyped                              ;
; C4_INITIAL                    ; 0                               ; Untyped                              ;
; C5_INITIAL                    ; 0                               ; Untyped                              ;
; C6_INITIAL                    ; 0                               ; Untyped                              ;
; C7_INITIAL                    ; 0                               ; Untyped                              ;
; C8_INITIAL                    ; 0                               ; Untyped                              ;
; C9_INITIAL                    ; 0                               ; Untyped                              ;
; C0_MODE                       ; BYPASS                          ; Untyped                              ;
; C1_MODE                       ; BYPASS                          ; Untyped                              ;
; C2_MODE                       ; BYPASS                          ; Untyped                              ;
; C3_MODE                       ; BYPASS                          ; Untyped                              ;
; C4_MODE                       ; BYPASS                          ; Untyped                              ;
; C5_MODE                       ; BYPASS                          ; Untyped                              ;
; C6_MODE                       ; BYPASS                          ; Untyped                              ;
; C7_MODE                       ; BYPASS                          ; Untyped                              ;
; C8_MODE                       ; BYPASS                          ; Untyped                              ;
; C9_MODE                       ; BYPASS                          ; Untyped                              ;
; C0_PH                         ; 0                               ; Untyped                              ;
; C1_PH                         ; 0                               ; Untyped                              ;
; C2_PH                         ; 0                               ; Untyped                              ;
; C3_PH                         ; 0                               ; Untyped                              ;
; C4_PH                         ; 0                               ; Untyped                              ;
; C5_PH                         ; 0                               ; Untyped                              ;
; C6_PH                         ; 0                               ; Untyped                              ;
; C7_PH                         ; 0                               ; Untyped                              ;
; C8_PH                         ; 0                               ; Untyped                              ;
; C9_PH                         ; 0                               ; Untyped                              ;
; L0_HIGH                       ; 1                               ; Untyped                              ;
; L1_HIGH                       ; 1                               ; Untyped                              ;
; G0_HIGH                       ; 1                               ; Untyped                              ;
; G1_HIGH                       ; 1                               ; Untyped                              ;
; G2_HIGH                       ; 1                               ; Untyped                              ;
; G3_HIGH                       ; 1                               ; Untyped                              ;
; E0_HIGH                       ; 1                               ; Untyped                              ;
; E1_HIGH                       ; 1                               ; Untyped                              ;
; E2_HIGH                       ; 1                               ; Untyped                              ;
; E3_HIGH                       ; 1                               ; Untyped                              ;
; L0_LOW                        ; 1                               ; Untyped                              ;
; L1_LOW                        ; 1                               ; Untyped                              ;
; G0_LOW                        ; 1                               ; Untyped                              ;
; G1_LOW                        ; 1                               ; Untyped                              ;
; G2_LOW                        ; 1                               ; Untyped                              ;
; G3_LOW                        ; 1                               ; Untyped                              ;
; E0_LOW                        ; 1                               ; Untyped                              ;
; E1_LOW                        ; 1                               ; Untyped                              ;
; E2_LOW                        ; 1                               ; Untyped                              ;
; E3_LOW                        ; 1                               ; Untyped                              ;
; L0_INITIAL                    ; 1                               ; Untyped                              ;
; L1_INITIAL                    ; 1                               ; Untyped                              ;
; G0_INITIAL                    ; 1                               ; Untyped                              ;
; G1_INITIAL                    ; 1                               ; Untyped                              ;
; G2_INITIAL                    ; 1                               ; Untyped                              ;
; G3_INITIAL                    ; 1                               ; Untyped                              ;
; E0_INITIAL                    ; 1                               ; Untyped                              ;
; E1_INITIAL                    ; 1                               ; Untyped                              ;
; E2_INITIAL                    ; 1                               ; Untyped                              ;
; E3_INITIAL                    ; 1                               ; Untyped                              ;
; L0_MODE                       ; BYPASS                          ; Untyped                              ;
; L1_MODE                       ; BYPASS                          ; Untyped                              ;
; G0_MODE                       ; BYPASS                          ; Untyped                              ;
; G1_MODE                       ; BYPASS                          ; Untyped                              ;
; G2_MODE                       ; BYPASS                          ; Untyped                              ;
; G3_MODE                       ; BYPASS                          ; Untyped                              ;
; E0_MODE                       ; BYPASS                          ; Untyped                              ;
; E1_MODE                       ; BYPASS                          ; Untyped                              ;
; E2_MODE                       ; BYPASS                          ; Untyped                              ;
; E3_MODE                       ; BYPASS                          ; Untyped                              ;
; L0_PH                         ; 0                               ; Untyped                              ;
; L1_PH                         ; 0                               ; Untyped                              ;
; G0_PH                         ; 0                               ; Untyped                              ;
; G1_PH                         ; 0                               ; Untyped                              ;
; G2_PH                         ; 0                               ; Untyped                              ;
; G3_PH                         ; 0                               ; Untyped                              ;
; E0_PH                         ; 0                               ; Untyped                              ;
; E1_PH                         ; 0                               ; Untyped                              ;
; E2_PH                         ; 0                               ; Untyped                              ;
; E3_PH                         ; 0                               ; Untyped                              ;
; M_PH                          ; 0                               ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                              ;
; CLK0_COUNTER                  ; G0                              ; Untyped                              ;
; CLK1_COUNTER                  ; G0                              ; Untyped                              ;
; CLK2_COUNTER                  ; G0                              ; Untyped                              ;
; CLK3_COUNTER                  ; G0                              ; Untyped                              ;
; CLK4_COUNTER                  ; G0                              ; Untyped                              ;
; CLK5_COUNTER                  ; G0                              ; Untyped                              ;
; CLK6_COUNTER                  ; E0                              ; Untyped                              ;
; CLK7_COUNTER                  ; E1                              ; Untyped                              ;
; CLK8_COUNTER                  ; E2                              ; Untyped                              ;
; CLK9_COUNTER                  ; E3                              ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                              ;
; M_TIME_DELAY                  ; 0                               ; Untyped                              ;
; N_TIME_DELAY                  ; 0                               ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                              ;
; VCO_POST_SCALE                ; 0                               ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                              ;
; CBXI_PARAMETER                ; Clock_Process_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                              ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                       ;
+-------------------------------+---------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_U ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; PWM_DEAD_TIME  ; 0000000011001000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_V ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; PWM_DEAD_TIME  ; 0000000011001000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_deal_frominvdsp:INV_W ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; PWM_DEAD_TIME  ; 0000000011001000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_A ;
+-------------------+------------------+-------------------------------------+
; Parameter Name    ; Value            ; Type                                ;
+-------------------+------------------+-------------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                     ;
+-------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_B ;
+-------------------+------------------+-------------------------------------+
; Parameter Name    ; Value            ; Type                                ;
+-------------------+------------------+-------------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                     ;
+-------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:REC_C ;
+-------------------+------------------+-------------------------------------+
; Parameter Name    ; Value            ; Type                                ;
+-------------------+------------------+-------------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                     ;
+-------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pwm_Process_From_RECDSP:CHG ;
+-------------------+------------------+-----------------------------------+
; Parameter Name    ; Value            ; Type                              ;
+-------------------+------------------+-----------------------------------+
; RECPWM_Delay_TIME ; 0000011111010000 ; Unsigned Binary                   ;
+-------------------+------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fan_pwm_process:fan_pwmdo ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; fan_pwm_period ; 0100111000100000 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 9                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 9                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                              ; Untyped        ;
; sld_segment_size                                ; 16384                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 5                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                               ; String         ;
; sld_inversion_mask_length                       ; 82                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 9                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                              ;
+-------------------------------+-----------------------------------------------------------+
; Name                          ; Value                                                     ;
+-------------------------------+-----------------------------------------------------------+
; Number of entity instances    ; 1                                                         ;
; Entity Instance               ; Clock_Process:generate_100M_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                    ;
;     -- PLL_TYPE               ; AUTO                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                         ;
+-------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IMC_Bus:IMC_Signal_Process"                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; From_IMC_Bus[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[15..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[27]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; From_IMC_Bus[5]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; To_IMC_Bus[31..26]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[24..23]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[15..9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[21]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; To_IMC_Bus[5]        ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate" ;
+-----------------------+-------+----------+-------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                         ;
+-----------------------+-------+----------+-------------------------------------------------+
; PWM_DEAD_TIME[11..9]  ; Input ; Info     ; Stuck at VCC                                    ;
; PWM_DEAD_TIME[13..12] ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[8..6]   ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[4..0]   ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[15]     ; Input ; Info     ; Stuck at GND                                    ;
; PWM_DEAD_TIME[14]     ; Input ; Info     ; Stuck at VCC                                    ;
; PWM_DEAD_TIME[5]      ; Input ; Info     ; Stuck at VCC                                    ;
+-----------------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rec_spi_process:rec_spi_signal"                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rec_data_in1[15..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_data_in2[15..13]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_data_in2[3..1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rec_data_out1[13..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out1[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out1[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rec_data_out2[14..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out2[5..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rec_data_out2[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rec_data_out2[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rec_data_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inv_spi_process:inv_spi_signal"                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; inv_data_out1[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[13..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[5..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out2[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out2[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out3[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out3[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_out4[15..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inv_data_out4[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inv_data_in1[15..7]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in2[15..12]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in2[10..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in3[15..14]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inv_data_in3[12..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process" ;
+-----------------------+-------+----------+-----------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                             ;
+-----------------------+-------+----------+-----------------------------------------------------+
; PWM_DEAD_TIME[10..6]  ; Input ; Info     ; Stuck at VCC                                        ;
; PWM_DEAD_TIME[15..11] ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[3..0]   ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[5]      ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[4]      ; Input ; Info     ; Stuck at VCC                                        ;
+-----------------------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process" ;
+-----------------------+-------+----------+-----------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                             ;
+-----------------------+-------+----------+-----------------------------------------------------+
; PWM_DEAD_TIME[10..6]  ; Input ; Info     ; Stuck at VCC                                        ;
; PWM_DEAD_TIME[15..11] ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[3..0]   ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[5]      ; Input ; Info     ; Stuck at GND                                        ;
; PWM_DEAD_TIME[4]      ; Input ; Info     ; Stuck at VCC                                        ;
+-----------------------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess" ;
+----------------------+-------+----------+--------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                          ;
+----------------------+-------+----------+--------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                     ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                     ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                     ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                     ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                     ;
+----------------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:Inv_Pwm_LMTProcess" ;
+----------------------+-------+----------+----------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                            ;
+----------------------+-------+----------+----------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                       ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                       ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                       ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                       ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                       ;
+----------------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce" ;
+----------------------+-------+----------+--------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                ;
+----------------------+-------+----------+--------------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                           ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                           ;
+----------------------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce" ;
+----------------------+-------+----------+--------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                ;
+----------------------+-------+----------+--------------------------------------------------------+
; PWM_DEAD_TIME[7..6]  ; Input ; Info     ; Stuck at VCC                                           ;
; PWM_DEAD_TIME[15..8] ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[5..4]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[2..0]  ; Input ; Info     ; Stuck at GND                                           ;
; PWM_DEAD_TIME[3]     ; Input ; Info     ; Stuck at VCC                                           ;
+----------------------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_Process:generate_100M_clock"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 9                   ; 9                ; 16384        ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 867                         ;
;     CLR               ; 179                         ;
;     CLR SCLR          ; 336                         ;
;     ENA               ; 74                          ;
;     ENA CLR           ; 272                         ;
;     ENA CLR SCLR      ; 4                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 1061                        ;
;     arith             ; 364                         ;
;         2 data inputs ; 362                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 697                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 495                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 129                                                    ;
; cycloneiii_ff         ; 757                                                    ;
;     CLR               ; 65                                                     ;
;     CLR SLD           ; 8                                                      ;
;     ENA               ; 153                                                    ;
;     ENA CLR           ; 146                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 15                                                     ;
;     SLD               ; 9                                                      ;
;     plain             ; 325                                                    ;
; cycloneiii_lcell_comb ; 445                                                    ;
;     arith             ; 94                                                     ;
;         2 data inputs ; 93                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 351                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 24                                                     ;
;         3 data inputs ; 137                                                    ;
;         4 data inputs ; 179                                                    ;
; cycloneiii_ram_block  ; 18                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.10                                                   ;
; Average LUT depth     ; 1.85                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.85                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:02     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                     ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                   ; N/A                                                                                                                                                            ;
; Inv_Pwm_U1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; Inv_Pwm_U4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V3           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; Inv_Pwm_V4           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4 ; N/A                                                                                                                                                            ;
; pulse_limit          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pulse_limit          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC   ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:20:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logical_RTL -c logical_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rec_spi_process.v
    Info (12023): Found entity 1: rec_spi_process File: G:/verlog/logical_RTL/rec_spi_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inv_spi_process.v
    Info (12023): Found entity 1: inv_spi_process File: G:/verlog/logical_RTL/inv_spi_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imc_bus.v
    Info (12023): Found entity 1: IMC_Bus File: G:/verlog/logical_RTL/IMC_Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/tx_module.v
    Info (12023): Found entity 1: tx_module File: G:/verlog/logical_RTL/series_module/tx_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/tx_control_module.v
    Info (12023): Found entity 1: tx_control_module File: G:/verlog/logical_RTL/series_module/tx_control_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/tx_bps_module.v
    Info (12023): Found entity 1: tx_bps_module File: G:/verlog/logical_RTL/series_module/tx_bps_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_module.v
    Info (12023): Found entity 1: rx_module File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_detect_module.v
    Info (12023): Found entity 1: detect_module File: G:/verlog/logical_RTL/series_module/rx_detect_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_control_module.v
    Info (12023): Found entity 1: rx_control_module File: G:/verlog/logical_RTL/series_module/rx_control_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file series_module/rx_bps_module.v
    Info (12023): Found entity 1: rx_bps_module File: G:/verlog/logical_RTL/series_module/rx_bps_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_process.v
    Info (12023): Found entity 1: Clock_Process File: G:/verlog/logical_RTL/Clock_Process.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spi_slaver.v
    Info (12023): Found entity 1: spi File: G:/verlog/logical_RTL/SPI_Slaver.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file logical_rtl.v
    Info (12023): Found entity 1: logical_RTL File: G:/verlog/logical_RTL/logical_RTL.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pwm_deadtime_produce.v
    Info (12023): Found entity 1: PWM_DeadTimeProduce File: G:/verlog/logical_RTL/PWM_DeadTime_Produce.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file inv_pwm_process.v
    Info (12023): Found entity 1: pwm_deal_frominvdsp File: G:/verlog/logical_RTL/INV_PWM_Process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rec_pwm_process.v
    Info (12023): Found entity 1: Pwm_Process_From_RECDSP File: G:/verlog/logical_RTL/REC_PWM_Process.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fan_pwm_process.v
    Info (12023): Found entity 1: fan_pwm_process File: G:/verlog/logical_RTL/fan_pwm_process.v Line: 2
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (12127): Elaborating entity "logical_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at logical_RTL.v(322): object "lbs_status" assigned a value but never read File: G:/verlog/logical_RTL/logical_RTL.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at logical_RTL.v(457): object "rec_runstatus" assigned a value but never read File: G:/verlog/logical_RTL/logical_RTL.v Line: 457
Warning (10034): Output port "LBS_SYNC" at logical_RTL.v(92) has no driver File: G:/verlog/logical_RTL/logical_RTL.v Line: 92
Warning (10034): Output port "Rec_SCITX" at logical_RTL.v(152) has no driver File: G:/verlog/logical_RTL/logical_RTL.v Line: 152
Info (12128): Elaborating entity "Clock_Process" for hierarchy "Clock_Process:generate_100M_clock" File: G:/verlog/logical_RTL/logical_RTL.v Line: 183
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_Process:generate_100M_clock|altpll:altpll_component" File: G:/verlog/logical_RTL/Clock_Process.v Line: 112
Info (12130): Elaborated megafunction instantiation "Clock_Process:generate_100M_clock|altpll:altpll_component" File: G:/verlog/logical_RTL/Clock_Process.v Line: 112
Info (12133): Instantiated megafunction "Clock_Process:generate_100M_clock|altpll:altpll_component" with the following parameter: File: G:/verlog/logical_RTL/Clock_Process.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "50000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_Process"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_process_altpll.v
    Info (12023): Found entity 1: Clock_Process_altpll File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_Process_altpll" for hierarchy "Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated" File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pwm_deal_frominvdsp" for hierarchy "pwm_deal_frominvdsp:INV_U" File: G:/verlog/logical_RTL/logical_RTL.v Line: 200
Info (12128): Elaborating entity "PWM_DeadTimeProduce" for hierarchy "pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce" File: G:/verlog/logical_RTL/INV_PWM_Process.v Line: 30
Info (12128): Elaborating entity "Pwm_Process_From_RECDSP" for hierarchy "Pwm_Process_From_RECDSP:REC_A" File: G:/verlog/logical_RTL/logical_RTL.v Line: 251
Info (12128): Elaborating entity "inv_spi_process" for hierarchy "inv_spi_process:inv_spi_signal" File: G:/verlog/logical_RTL/logical_RTL.v Line: 432
Info (12128): Elaborating entity "spi" for hierarchy "inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process" File: G:/verlog/logical_RTL/inv_spi_process.v Line: 90
Info (12128): Elaborating entity "rec_spi_process" for hierarchy "rec_spi_process:rec_spi_signal" File: G:/verlog/logical_RTL/logical_RTL.v Line: 527
Info (12128): Elaborating entity "fan_pwm_process" for hierarchy "fan_pwm_process:fan_pwmdo" File: G:/verlog/logical_RTL/logical_RTL.v Line: 542
Info (12128): Elaborating entity "IMC_Bus" for hierarchy "IMC_Bus:IMC_Signal_Process" File: G:/verlog/logical_RTL/logical_RTL.v Line: 599
Info (10264): Verilog HDL Case Statement information at IMC_Bus.v(155): all case item expressions in this case statement are onehot File: G:/verlog/logical_RTL/IMC_Bus.v Line: 155
Info (12128): Elaborating entity "rx_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process" File: G:/verlog/logical_RTL/IMC_Bus.v Line: 55
Info (12128): Elaborating entity "detect_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1" File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 33
Info (12128): Elaborating entity "rx_bps_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2" File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 45
Info (12128): Elaborating entity "rx_control_module" for hierarchy "IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3" File: G:/verlog/logical_RTL/series_module/rx_module.v Line: 71
Info (12128): Elaborating entity "tx_module" for hierarchy "IMC_Bus:IMC_Signal_Process|tx_module:tx_process" File: G:/verlog/logical_RTL/IMC_Bus.v Line: 102
Info (12128): Elaborating entity "tx_bps_module" for hierarchy "IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1" File: G:/verlog/logical_RTL/series_module/tx_module.v Line: 31
Info (12128): Elaborating entity "tx_control_module" for hierarchy "IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2" File: G:/verlog/logical_RTL/series_module/tx_module.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm14.tdf
    Info (12023): Found entity 1: altsyncram_gm14 File: G:/verlog/logical_RTL/db/altsyncram_gm14.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: G:/verlog/logical_RTL/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q1b.tdf
    Info (12023): Found entity 1: mux_q1b File: G:/verlog/logical_RTL/db/mux_q1b.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf
    Info (12023): Found entity 1: mux_n7c File: G:/verlog/logical_RTL/db/mux_n7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: G:/verlog/logical_RTL/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nph.tdf
    Info (12023): Found entity 1: cntr_nph File: G:/verlog/logical_RTL/db/cntr_nph.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: G:/verlog/logical_RTL/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf
    Info (12023): Found entity 1: cntr_1mi File: G:/verlog/logical_RTL/db/cntr_1mi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf
    Info (12023): Found entity 1: cntr_arh File: G:/verlog/logical_RTL/db/cntr_arh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: G:/verlog/logical_RTL/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: G:/verlog/logical_RTL/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: G:/verlog/logical_RTL/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.11.03.14:21:17 Progress: Loading sldc55d48de/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: G:/verlog/logical_RTL/db/ip/sldc55d48de/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Warning (12162): EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Custom", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Custom", but GND is not specified
Info (13000): Registers with preset signals will power-up high File: G:/verlog/logical_RTL/series_module/tx_control_module.v Line: 49
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LBS_SYNC" is stuck at GND File: G:/verlog/logical_RTL/logical_RTL.v Line: 92
    Warning (13410): Pin "Rec_SCITX" is stuck at GND File: G:/verlog/logical_RTL/logical_RTL.v Line: 152
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 49 of its 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 51
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Vout_CrossZero" File: G:/verlog/logical_RTL/logical_RTL.v Line: 65
    Warning (15610): No output dependent on input pin "Rec_SCIRX" File: G:/verlog/logical_RTL/logical_RTL.v Line: 153
Info (21057): Implemented 2542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 2431 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 737 megabytes
    Info: Processing ended: Fri Nov 03 14:21:31 2017
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:01:01


+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov 03 14:21:42 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; logical_RTL                                 ;
; Top-level Entity Name              ; logical_RTL                                 ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M04SCE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,299 / 4,032 ( 57 % )                      ;
;     Total combinational functions  ; 1,636 / 4,032 ( 41 % )                      ;
;     Dedicated logic registers      ; 1,715 / 4,032 ( 43 % )                      ;
; Total registers                    ; 1715                                        ;
; Total pins                         ; 87 / 101 ( 86 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456 / 193,536 ( 76 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 40 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M04SCE144I7G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;  14.1%      ;
;     Processor 4            ;  14.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3564 ) ; 0.00 % ( 0 / 3564 )        ; 0.00 % ( 0 / 3564 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3564 ) ; 0.00 % ( 0 / 3564 )        ; 0.00 % ( 0 / 3564 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2115 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1221 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/verlog/logical_RTL/output_files/logical_RTL.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,299 / 4,032 ( 57 % )     ;
;     -- Combinational with no register       ; 584                        ;
;     -- Register only                        ; 663                        ;
;     -- Combinational with a register        ; 1052                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 731                        ;
;     -- 3 input functions                    ; 250                        ;
;     -- <=2 input functions                  ; 655                        ;
;     -- Register only                        ; 663                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1170                       ;
;     -- arithmetic mode                      ; 466                        ;
;                                             ;                            ;
; Total registers*                            ; 1,715 / 4,510 ( 38 % )     ;
;     -- Dedicated logic registers            ; 1,715 / 4,032 ( 43 % )     ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 186 / 252 ( 74 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 87 / 101 ( 86 % )          ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 18 / 21 ( 86 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 147,456 / 193,536 ( 76 % ) ;
; Total block memory implementation bits      ; 165,888 / 193,536 ( 86 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 40 ( 0 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 4                          ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5.5% / 4.9% / 6.2%         ;
; Peak interconnect usage (total/H/V)         ; 9.5% / 8.7% / 10.8%        ;
; Maximum fan-out                             ; 825                        ;
; Highest non-global fan-out                  ; 811                        ;
; Total fan-out                               ; 11843                      ;
; Average fan-out                             ; 2.94                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 1259 / 4032 ( 31 % ) ; 152 / 4032 ( 4 % ) ; 888 / 4032 ( 22 % )            ; 0 / 4032 ( 0 % )               ;
;     -- Combinational with no register       ; 392                  ; 61                 ; 131                            ; 0                              ;
;     -- Register only                        ; 197                  ; 25                 ; 441                            ; 0                              ;
;     -- Combinational with a register        ; 670                  ; 66                 ; 316                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 495                  ; 57                 ; 179                            ; 0                              ;
;     -- 3 input functions                    ; 77                   ; 35                 ; 138                            ; 0                              ;
;     -- <=2 input functions                  ; 490                  ; 35                 ; 130                            ; 0                              ;
;     -- Register only                        ; 197                  ; 25                 ; 441                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 698                  ; 119                ; 353                            ; 0                              ;
;     -- arithmetic mode                      ; 364                  ; 8                  ; 94                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 867                  ; 91                 ; 757                            ; 0                              ;
;     -- Dedicated logic registers            ; 867 / 4032 ( 22 % )  ; 91 / 4032 ( 2 % )  ; 757 / 4032 ( 19 % )            ; 0 / 4032 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 101 / 252 ( 40 % )   ; 13 / 252 ( 5 % )   ; 76 / 252 ( 30 % )              ; 0 / 252 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 87                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 40 ( 0 % )       ; 0 / 40 ( 0 % )     ; 0 / 40 ( 0 % )                 ; 0 / 40 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                  ; 147456                         ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                  ; 165888                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )     ; 18 / 21 ( 85 % )               ; 0 / 21 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 826                  ; 134                ; 1008                           ; 2                              ;
;     -- Registered Input Connections         ; 825                  ; 100                ; 802                            ; 0                              ;
;     -- Output Connections                   ; 941                  ; 170                ; 34                             ; 825                            ;
;     -- Registered Output Connections        ; 16                   ; 170                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 7571                 ; 885                ; 4517                           ; 833                            ;
;     -- Registered Connections               ; 2803                 ; 634                ; 2502                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 0                    ; 123                ; 817                            ; 827                            ;
;     -- sld_hub:auto_hub                     ; 123                  ; 20                 ; 161                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 817                  ; 161                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 827                  ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 51                   ; 45                 ; 96                             ; 2                              ;
;     -- Output Ports                         ; 40                   ; 62                 ; 33                             ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 14                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 19                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 20                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 13                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 27                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                 ; 21                             ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; AUX_Fault           ; 110   ; 7        ; 29           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; CHG_Pwm1            ; 66    ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; CHG_Pwm2            ; 65    ; 4        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; CLK                 ; 27    ; 2        ; 0            ; 7            ; 21           ; 526                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; DCBUS_OV            ; 25    ; 1B       ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; EPO                 ; 114   ; 7        ; 24           ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; FAN_Fault           ; 79    ; 5        ; 31           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IAN_LMT             ; 44    ; 3        ; 9            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IAP_LMT             ; 52    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IBN_LMT             ; 41    ; 3        ; 6            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IBP_LMT             ; 50    ; 3        ; 11           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; ICN_LMT             ; 39    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; ICP_LMT             ; 43    ; 3        ; 6            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IGBT_Temp_OV        ; 30    ; 2        ; 0            ; 5            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IchgN_LMT           ; 29    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IchgP_LMT           ; 38    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_CrossZero_U     ; 132   ; 8        ; 6            ; 10           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_CrossZero_V     ; 131   ; 8        ; 6            ; 10           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_CrossZero_W     ; 127   ; 8        ; 11           ; 25           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_FuseFault       ; 54    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_HeatSink_OVTemp ; 57    ; 3        ; 17           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_LMTU        ; 10    ; 1A       ; 10           ; 21           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_LMTV        ; 8     ; 1A       ; 10           ; 21           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_LMTW        ; 7     ; 1A       ; 10           ; 22           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_U           ; 135   ; 8        ; 3            ; 10           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_V           ; 141   ; 8        ; 1            ; 10           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_W           ; 140   ; 8        ; 1            ; 10           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_SPICLK          ; 123   ; 8        ; 13           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_SPISIMO         ; 120   ; 8        ; 15           ; 25           ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_SPISTE          ; 124   ; 8        ; 11           ; 25           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Module_Ready        ; 80    ; 5        ; 31           ; 4            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; RSTn                ; 111   ; 7        ; 29           ; 25           ; 7            ; 811                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; RecCharger_OV       ; 48    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_BoostSCR_OVTemp ; 55    ; 3        ; 15           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Charger_OVTemp  ; 22    ; 1B       ; 10           ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_HeatSink_OVTemp ; 56    ; 3        ; 15           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm1            ; 60    ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm2            ; 58    ; 3        ; 17           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm3            ; 59    ; 3        ; 17           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm4            ; 61    ; 4        ; 22           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm5            ; 62    ; 4        ; 22           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm6            ; 64    ; 4        ; 27           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SCIRX           ; 130   ; 8        ; 11           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SPICLK          ; 32    ; 2        ; 0            ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SPISIMO         ; 45    ; 3        ; 9            ; 0            ; 21           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SPISTE          ; 33    ; 2        ; 0            ; 2            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SER_BUS_RX          ; 119   ; 7        ; 19           ; 25           ; 7            ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Vout_CrossZero      ; 6     ; 1A       ; 10           ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BAT_SCR          ; 24    ; 1B       ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGN_SCR         ; 76    ; 5        ; 31           ; 1            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGP_SCR         ; 75    ; 5        ; 31           ; 1            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGPwm_N         ; 74    ; 5        ; 31           ; 1            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGPwm_P         ; 70    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FAN_Pwm          ; 69    ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_KM_DR        ; 77    ; 5        ; 31           ; 1            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U1       ; 106   ; 6        ; 31           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U2       ; 105   ; 6        ; 31           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U3       ; 102   ; 6        ; 31           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U4       ; 101   ; 6        ; 31           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V1       ; 98    ; 6        ; 31           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V2       ; 97    ; 6        ; 31           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V3       ; 96    ; 6        ; 31           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V4       ; 93    ; 6        ; 31           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W1       ; 89    ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W2       ; 88    ; 6        ; 31           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W3       ; 87    ; 5        ; 31           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W4       ; 86    ; 5        ; 31           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_SPISOMI      ; 112   ; 7        ; 27           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_STS_DR       ; 78    ; 5        ; 31           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LBS_SYNC         ; 113   ; 7        ; 27           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ModuleOK_LED     ; 90    ; 6        ; 31           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Module_Alarm_LED ; 81    ; 5        ; 31           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_AN        ; 14    ; 1A       ; 10           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_AP        ; 21    ; 1B       ; 10           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_BN        ; 17    ; 1B       ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_BP        ; 13    ; 1A       ; 10           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_CN        ; 11    ; 1A       ; 10           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_CP        ; 12    ; 1A       ; 10           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_AN       ; 99    ; 6        ; 31           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_AP       ; 100   ; 6        ; 31           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_BN       ; 91    ; 6        ; 31           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_BP       ; 92    ; 6        ; 31           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_CN       ; 84    ; 5        ; 31           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_CP       ; 85    ; 5        ; 31           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_SCITX        ; 46    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_SPISOMI      ; 47    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SER_BUS_TX       ; 118   ; 7        ; 19           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )   ; 3.3V          ; --           ;
; 1B       ; 9 / 10 ( 90 % )   ; 3.3V          ; --           ;
; 2        ; 5 / 7 ( 71 % )    ; 3.3V          ; --           ;
; 3        ; 18 / 18 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 5        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 15 / 15 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 8        ; 14 / 17 ( 82 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; Vout_CrossZero                       ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 2          ; 1A       ; Inv_Pwm_LMTW                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 4          ; 1A       ; Inv_Pwm_LMTV                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; Inv_Pwm_LMTU                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 8          ; 1A       ; RecSCR_CN                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 10         ; 1A       ; RecSCR_CP                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ; 12         ; 1A       ; RecSCR_BP                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 14         ; 1A       ; RecSCR_AN                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 21         ; 1B       ; RecSCR_BN                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RecSCR_AP                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 30         ; 1B       ; Rec_Charger_OVTemp                   ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; BAT_SCR                              ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 34         ; 1B       ; DCBUS_OV                             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; CLK                                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; IchgN_LMT                            ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ; 45         ; 2        ; IGBT_Temp_OV                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; Rec_SPICLK                           ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 58         ; 2        ; Rec_SPISTE                           ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ; --       ; VCCA2                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; IchgP_LMT                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; ICN_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; IBN_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; ICP_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; IAN_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; Rec_SPISIMO                          ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; Rec_SCITX                            ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; Rec_SPISOMI                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; RecCharger_OV                        ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; IBP_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 51       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; IAP_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 53       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; Inv_FuseFault                        ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 84         ; 3        ; Rec_BoostSCR_OVTemp                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 56       ; 86         ; 3        ; Rec_HeatSink_OVTemp                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 88         ; 3        ; Inv_HeatSink_OVTemp                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; Rec_Pwm2                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 92         ; 3        ; Rec_Pwm3                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 94         ; 3        ; Rec_Pwm1                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 101        ; 4        ; Rec_Pwm4                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 62       ; 102        ; 4        ; Rec_Pwm5                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; Rec_Pwm6                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 110        ; 4        ; CHG_Pwm2                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 112        ; 4        ; CHG_Pwm1                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; FAN_Pwm                              ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 118        ; 4        ; CHGPwm_P                             ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; CHGPwm_N                             ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; CHGP_SCR                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; CHGN_SCR                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; Inv_KM_DR                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; Inv_STS_DR                           ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 132        ; 5        ; FAN_Fault                            ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; Module_Ready                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ; 134        ; 5        ; Module_Alarm_LED                     ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; Rec_Pwm_CN                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; Rec_Pwm_CP                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 143        ; 5        ; Inv_Pwm_W4                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 142        ; 5        ; Inv_Pwm_W3                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 6        ; Inv_Pwm_W2                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; Inv_Pwm_W1                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 152        ; 6        ; ModuleOK_LED                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 154        ; 6        ; Rec_Pwm_BN                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 156        ; 6        ; Rec_Pwm_BP                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 93       ; 158        ; 6        ; Inv_Pwm_V4                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; Inv_Pwm_V3                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 173        ; 6        ; Inv_Pwm_V2                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ; 174        ; 6        ; Inv_Pwm_V1                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 176        ; 6        ; Rec_Pwm_AN                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 177        ; 6        ; Rec_Pwm_AP                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 178        ; 6        ; Inv_Pwm_U4                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 179        ; 6        ; Inv_Pwm_U3                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 103      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; Inv_Pwm_U2                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 190        ; 6        ; Inv_Pwm_U1                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; AUX_Fault                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 194        ; 7        ; RSTn                                 ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; Inv_SPISOMI                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 202        ; 7        ; LBS_SYNC                             ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 204        ; 7        ; EPO                                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; SER_BUS_TX                           ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 214        ; 7        ; SER_BUS_RX                           ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 224        ; 8        ; Inv_SPISIMO                          ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; Inv_SPICLK                           ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 124      ; 233        ; 8        ; Inv_SPISTE                           ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 235        ; 8        ; Inv_CrossZero_W                      ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 130      ; 236        ; 8        ; Rec_SCIRX                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 238        ; 8        ; Inv_CrossZero_V                      ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 240        ; 8        ; Inv_CrossZero_U                      ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; Inv_Pwm_U                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 137      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; Inv_Pwm_W                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 250        ; 8        ; Inv_Pwm_V                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 142      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                        ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Name                          ; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; SDC pin name                  ; generate_100M_clock|altpll_component|auto_generated|pll1                                           ;
; PLL mode                      ; Normal                                                                                             ;
; Compensate clock              ; clock0                                                                                             ;
; Compensated input/output pins ; --                                                                                                 ;
; Switchover type               ; --                                                                                                 ;
; Input frequency 0             ; 20.0 MHz                                                                                           ;
; Input frequency 1             ; --                                                                                                 ;
; Nominal PFD frequency         ; 20.0 MHz                                                                                           ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                          ;
; VCO post scale K counter      ; 2                                                                                                  ;
; VCO frequency control         ; Auto                                                                                               ;
; VCO phase shift step          ; 208 ps                                                                                             ;
; VCO multiply                  ; --                                                                                                 ;
; VCO divide                    ; --                                                                                                 ;
; Freq min lock                 ; 10.0 MHz                                                                                           ;
; Freq max lock                 ; 21.67 MHz                                                                                          ;
; M VCO Tap                     ; 0                                                                                                  ;
; M Initial                     ; 1                                                                                                  ;
; M value                       ; 30                                                                                                 ;
; N value                       ; 1                                                                                                  ;
; Charge pump current           ; setting 1                                                                                          ;
; Loop filter resistance        ; setting 24                                                                                         ;
; Loop filter capacitance       ; setting 0                                                                                          ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                 ;
; Bandwidth type                ; Medium                                                                                             ;
; Real time reconfigurable      ; Off                                                                                                ;
; Scan chain MIF file           ; --                                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                                ;
; PLL location                  ; PLL_1                                                                                              ;
; Inclk0 signal                 ; CLK                                                                                                ;
; Inclk1 signal                 ; --                                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                                      ;
; Inclk1 signal type            ; --                                                                                                 ;
+-------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; Name                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                    ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 5    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; Inv_Pwm_U1       ; Missing drive strength ;
; Inv_Pwm_U2       ; Missing drive strength ;
; Inv_Pwm_U3       ; Missing drive strength ;
; Inv_Pwm_U4       ; Missing drive strength ;
; Inv_Pwm_V1       ; Missing drive strength ;
; Inv_Pwm_V2       ; Missing drive strength ;
; Inv_Pwm_V3       ; Missing drive strength ;
; Inv_Pwm_V4       ; Missing drive strength ;
; Inv_Pwm_W1       ; Missing drive strength ;
; Inv_Pwm_W2       ; Missing drive strength ;
; Inv_Pwm_W3       ; Missing drive strength ;
; Inv_Pwm_W4       ; Missing drive strength ;
; Inv_SPISOMI      ; Missing drive strength ;
; ModuleOK_LED     ; Missing drive strength ;
; LBS_SYNC         ; Missing drive strength ;
; SER_BUS_TX       ; Missing drive strength ;
; Inv_STS_DR       ; Missing drive strength ;
; Module_Alarm_LED ; Missing drive strength ;
; Inv_KM_DR        ; Missing drive strength ;
; Rec_SPISOMI      ; Missing drive strength ;
; RecSCR_AP        ; Missing drive strength ;
; RecSCR_AN        ; Missing drive strength ;
; RecSCR_BP        ; Missing drive strength ;
; RecSCR_BN        ; Missing drive strength ;
; RecSCR_CP        ; Missing drive strength ;
; RecSCR_CN        ; Missing drive strength ;
; CHGP_SCR         ; Missing drive strength ;
; CHGN_SCR         ; Missing drive strength ;
; CHGPwm_P         ; Missing drive strength ;
; CHGPwm_N         ; Missing drive strength ;
; FAN_Pwm          ; Missing drive strength ;
; Rec_SCITX        ; Missing drive strength ;
; Rec_Pwm_AP       ; Missing drive strength ;
; Rec_Pwm_AN       ; Missing drive strength ;
; Rec_Pwm_BP       ; Missing drive strength ;
; Rec_Pwm_BN       ; Missing drive strength ;
; Rec_Pwm_CP       ; Missing drive strength ;
; Rec_Pwm_CN       ; Missing drive strength ;
; BAT_SCR          ; Missing drive strength ;
+------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |logical_RTL                                                                                                                            ; 2299 (2)    ; 1715 (0)                  ; 0 (0)         ; 147456      ; 18   ; 1          ; 0            ; 0       ; 0         ; 87   ; 0            ; 584 (2)      ; 663 (0)           ; 1052 (0)         ; 0          ; |logical_RTL                                                                                                                                                                                                                                                                                                                                            ; logical_RTL                       ; work         ;
;    |Clock_Process:generate_100M_clock|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock                                                                                                                                                                                                                                                                                                          ; Clock_Process                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |Clock_Process_altpll:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated                                                                                                                                                                                                                                              ; Clock_Process_altpll              ; work         ;
;    |IMC_Bus:IMC_Signal_Process|                                                                                                         ; 549 (305)   ; 349 (245)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (60)     ; 135 (135)         ; 222 (110)        ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process                                                                                                                                                                                                                                                                                                                 ; IMC_Bus                           ; work         ;
;       |PWM_DeadTimeProduce:Tx_Dispatch|                                                                                                 ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch                                                                                                                                                                                                                                                                                 ; PWM_DeadTimeProduce               ; work         ;
;       |rx_module:rx_process|                                                                                                            ; 134 (0)     ; 60 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 60 (0)           ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process                                                                                                                                                                                                                                                                                            ; rx_module                         ; work         ;
;          |detect_module:U1|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1                                                                                                                                                                                                                                                                           ; detect_module                     ; work         ;
;          |rx_bps_module:U2|                                                                                                             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2                                                                                                                                                                                                                                                                           ; rx_bps_module                     ; work         ;
;          |rx_control_module:U3|                                                                                                         ; 109 (109)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 42 (42)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3                                                                                                                                                                                                                                                                       ; rx_control_module                 ; work         ;
;       |tx_module:tx_process|                                                                                                            ; 87 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 36 (0)           ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process                                                                                                                                                                                                                                                                                            ; tx_module                         ; work         ;
;          |tx_bps_module:U1|                                                                                                             ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1                                                                                                                                                                                                                                                                           ; tx_bps_module                     ; work         ;
;          |tx_control_module:U2|                                                                                                         ; 63 (63)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 20 (20)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2                                                                                                                                                                                                                                                                       ; tx_control_module                 ; work         ;
;    |Pwm_Process_From_RECDSP:CHG|                                                                                                        ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG                                                                                                                                                                                                                                                                                                                ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_A|                                                                                                      ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_B|                                                                                                      ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_C|                                                                                                      ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |fan_pwm_process:fan_pwmdo|                                                                                                          ; 49 (27)     ; 26 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (12)      ; 0 (0)             ; 31 (15)          ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo                                                                                                                                                                                                                                                                                                                  ; fan_pwm_process                   ; work         ;
;       |PWM_DeadTimeProduce:fan_pwm_generate|                                                                                            ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;    |inv_spi_process:inv_spi_signal|                                                                                                     ; 112 (48)    ; 90 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (9)       ; 31 (15)           ; 59 (24)          ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal                                                                                                                                                                                                                                                                                                             ; inv_spi_process                   ; work         ;
;       |spi:Inv_SPI_Process|                                                                                                             ; 64 (64)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 16 (16)           ; 35 (35)          ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |pwm_deal_frominvdsp:INV_U|                                                                                                          ; 87 (36)     ; 57 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 57 (9)           ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_V|                                                                                                          ; 87 (36)     ; 57 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 57 (9)           ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_W|                                                                                                          ; 87 (36)     ; 57 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 57 (9)           ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |rec_spi_process:rec_spi_signal|                                                                                                     ; 99 (35)     ; 87 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (2)       ; 31 (16)           ; 56 (19)          ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal                                                                                                                                                                                                                                                                                                             ; rec_spi_process                   ; work         ;
;       |spi:Rec_SPI_Process|                                                                                                             ; 64 (64)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 15 (15)           ; 39 (39)          ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 25 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 25 (4)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 21 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (45)      ; 21 (19)           ; 66 (41)          ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 888 (20)    ; 757 (18)                  ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (2)      ; 441 (18)          ; 316 (0)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 868 (0)     ; 739 (0)                   ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (0)      ; 423 (0)           ; 316 (0)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 868 (361)   ; 739 (329)                 ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (33)     ; 423 (268)         ; 316 (58)         ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 90 (88)     ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 59 (59)           ; 31 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (29)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ; mux_n7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gm14:auto_generated|                                                                                         ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated                                                                                                                                                 ; altsyncram_gm14                   ; work         ;
;                   |decode_97a:decode2|                                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2                                                                                                                              ; decode_97a                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 120 (120)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 15 (15)           ; 66 (66)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 115 (1)     ; 99 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 66 (0)            ; 33 (1)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 90 (0)      ; 81 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 54 (0)            ; 27 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 53 (53)           ; 1 (1)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 27 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 17 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (11)     ; 13 (3)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 8 (0)             ; 5 (4)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 109 (10)    ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 0 (0)             ; 91 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nph:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated                                                             ; cntr_nph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_1mi:auto_generated|                                                                                             ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                      ; cntr_1mi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                            ; cntr_arh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 30 (30)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 29 (29)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 30 (30)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 29 (29)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Inv_Pwm_U1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_SPISOMI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ModuleOK_LED        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LBS_SYNC            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SER_BUS_TX          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_STS_DR          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Module_Alarm_LED    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_KM_DR           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Vout_CrossZero      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Rec_SPISOMI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_AP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_AN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_BP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_BN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_CP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_CN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGP_SCR            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGN_SCR            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGPwm_P            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGPwm_N            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FAN_Pwm             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_SCIRX           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Rec_SCITX           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_AP          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_AN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_BP          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_BN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_CP          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_CN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BAT_SCR             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_Pwm_LMTU        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_CrossZero_U     ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RSTn                ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V           ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_LMTV        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_CrossZero_V     ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W           ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_LMTW        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_CrossZero_W     ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_SPISTE          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_SPISTE          ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; CHG_Pwm1            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; CHG_Pwm2            ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; CLK                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Rec_Pwm1            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Pwm2            ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Rec_Pwm3            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Pwm4            ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Rec_Pwm5            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Pwm6            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; AUX_Fault           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IGBT_Temp_OV        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; DCBUS_OV            ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; EPO                 ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_FuseFault       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Module_Ready        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_HeatSink_OVTemp ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_SPICLK          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_SPISIMO         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; SER_BUS_RX          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Charger_OVTemp  ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; RecCharger_OV       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_HeatSink_OVTemp ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; FAN_Fault           ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; Rec_BoostSCR_OVTemp ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_SPICLK          ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; Rec_SPISIMO         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; IchgP_LMT           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IchgN_LMT           ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; IAP_LMT             ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IAN_LMT             ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IBP_LMT             ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; IBN_LMT             ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; ICP_LMT             ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; ICN_LMT             ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Vout_CrossZero                                                                                            ;                   ;         ;
; Rec_SCIRX                                                                                                 ;                   ;         ;
; Inv_Pwm_U                                                                                                 ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1~2                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4~2                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPosedgeCount~0                                                         ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older~1                                                        ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isNegedgeCount~0                                                         ; 1                 ; 6       ;
; Inv_Pwm_LMTU                                                                                              ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPwm_LMTCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPosedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isNegedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isInvOnOffCount~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_CrossZero_U                                                                                           ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; RSTn                                                                                                      ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPosedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X3                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X2                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1                                                              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_N                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_P                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_N                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_P                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_N                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_P                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_N                                                                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_P                                                                 ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[14]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[13]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[12]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[11]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[8]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[7]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[6]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[5]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[4]                                                           ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Tx_En_Sig                                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx[1]                                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[7]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[12]                                                    ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[0]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[1]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[2]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[3]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[4]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[5]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[6]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[7]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[8]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[9]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[10]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[11]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[12]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[13]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[14]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[15]                     ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[0]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[1]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[2]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[3]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[4]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[5]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[6]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[7]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[8]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[9]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[10]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[11]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[12]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[13]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[14]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[15]                                                      ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[0]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[1]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[2]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[3]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[4]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[5]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[6]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[7]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[8]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[9]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[10]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[11]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[12]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[13]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[14]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[15]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|rTx                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isNegedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPwm_LMTCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isInvOnOffCount                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPosedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isNegedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPwm_LMTCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isInvOnOffCount                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPosedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isNegedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPwm_LMTCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isInvOnOffCount                                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[0]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[1]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1110                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1111                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[2]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[3]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1100                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1101                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[4]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[5]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1011                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[6]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[8]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[9]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0110                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0111                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[10]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[11]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0100                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0101                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0011                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[13]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[14]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[15]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r1                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r0                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISOMI~1                                       ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[6]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[14]                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag_r0                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag_r1                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[15]                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|Decoder0~0                                                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[0]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[1]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[3]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[2]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[4]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[5]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[7]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[6]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|Tx_Start                      ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[2]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[5]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[1]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[0]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[1]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[2]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[3]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1101                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[4]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[5]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1010                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[6]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[7]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1001                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[8]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[9]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[14]                                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0001                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[15]                                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r1                                          ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r0                                          ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISOMI~1                                       ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[0]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[14]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_flag_r0                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_flag_r1                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[15]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rrec_data_in1[0]~0                                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[1]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[2]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[3]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[4]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[5]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[8]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[7]                                     ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|isRecPLMTCount                                                         ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|isRecNLMTCount                                                         ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|isfanenCount                                                             ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecPLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecNLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecPLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecNLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecPLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecNLMTCount                                                       ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[6]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[0]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag_r                                      ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|Decoder0~1                                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|Decoder0~2                                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[13]                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[7]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[3]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[4]                                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|isDone                        ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|rTx_Transmit_now              ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rstart_rx                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[0]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[15]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[13]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[12]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[8]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[7]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[6]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[4]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[3]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[2]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[1]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[14]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[11]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[10]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[9]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[5]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rTx_Cancel                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1101                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0101                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0001                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_flag_r                                      ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1101                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1010                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[9]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rrec_data_in2[5]~0                                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[11]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[10]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1111                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[0]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[31]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[15]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[11]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[5]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|isDone                        ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[27]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[21]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rFrom_IMC_Bus[25]~3                                                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[16]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[1]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[17]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[2]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[18]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[3]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[19]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[4]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[20]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[6]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[23]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[7]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[8]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[28]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[26]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[24]                                               ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[12]                                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[25]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[29]                                               ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1100                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1011                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[0]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Rx_En_Sig                                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[7]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[6]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[4]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[2]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[3]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[1]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[5]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F1                            ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F2                            ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[11]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0101                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[0]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[13]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[15]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[14]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[12]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[10]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[9]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[8]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[11]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[4]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[7]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[6]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[5]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[3]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[2]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[1]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[0]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[14]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[13]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[12]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[10]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[9]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[4]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[7]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[6]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[3]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[2]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[8]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[1]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[16]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[17]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[18]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[19]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[20]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[23]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[28]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[26]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[24]                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0011                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[25]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[29]                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0111                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|isCount                       ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0110                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0101                                  ; 0                 ; 6       ;
;      - Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1 ; 0                 ; 6       ;
; Inv_Pwm_V                                                                                                 ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPosedgeCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isNegedgeCount~0                                                         ; 0                 ; 6       ;
; Inv_Pwm_LMTV                                                                                              ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPwm_LMTCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPosedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isNegedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isInvOnOffCount~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_CrossZero_V                                                                                           ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_Pwm_W                                                                                                 ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPosedgeCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isNegedgeCount~0                                                         ; 0                 ; 6       ;
; Inv_Pwm_LMTW                                                                                              ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPwm_LMTCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPosedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isNegedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isInvOnOffCount~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_CrossZero_W                                                                                           ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X2~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X3~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1~3                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4~3                                                            ; 1                 ; 6       ;
; Inv_SPISTE                                                                                                ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISOMI~0                                       ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~24                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|a~0                                             ; 0                 ; 6       ;
; Rec_SPISTE                                                                                                ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISOMI~0                                       ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~24                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|a~0                                             ; 0                 ; 6       ;
; CHG_Pwm1                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_P~0                                                               ; 0                 ; 6       ;
; CHG_Pwm2                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_N~0                                                               ; 1                 ; 6       ;
; CLK                                                                                                       ;                   ;         ;
; Rec_Pwm1                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_P~0                                                             ; 0                 ; 6       ;
; Rec_Pwm2                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_N~0                                                             ; 1                 ; 6       ;
; Rec_Pwm3                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_P~0                                                             ; 0                 ; 6       ;
; Rec_Pwm4                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_N~0                                                             ; 1                 ; 6       ;
; Rec_Pwm5                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_P~0                                                             ; 0                 ; 6       ;
; Rec_Pwm6                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_N~0                                                             ; 0                 ; 6       ;
; AUX_Fault                                                                                                 ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux15~0                                                             ; 1                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~1                                                      ; 1                 ; 6       ;
; IGBT_Temp_OV                                                                                              ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux14~0                                                             ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~3                                                      ; 0                 ; 6       ;
; DCBUS_OV                                                                                                  ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux13~0                                                             ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~4                                                      ; 0                 ; 6       ;
; EPO                                                                                                       ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux12~0                                                             ; 1                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~5                                                      ; 1                 ; 6       ;
; Inv_FuseFault                                                                                             ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux11~0                                                             ; 1                 ; 6       ;
; Module_Ready                                                                                              ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux10~0                                                             ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~7                                                      ; 0                 ; 6       ;
; Inv_HeatSink_OVTemp                                                                                       ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux9~0                                                              ; 1                 ; 6       ;
; Inv_SPICLK                                                                                                ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r0~0                                        ; 1                 ; 6       ;
; Inv_SPISIMO                                                                                               ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[6]~16                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[14]~17                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[15]~18                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[2]~19                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[5]~20                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[1]~21                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[0]~22                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[13]~23                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[7]~24                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[3]~25                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[4]~26                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[11]~27                                 ; 0                 ; 6       ;
; SER_BUS_RX                                                                                                ;                   ;         ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx~0                                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[6]~18                                                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rTx_Cancel~1                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[31]~0                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[15]~1                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[11]~2                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[5]~3                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[27]~4                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[21]~5                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[0]~6                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[14]~7                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[13]~8                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[12]~9                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[10]~10                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[9]~11                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[4]~12                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[7]~13                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[6]~14                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[3]~15                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[2]~16                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[8]~17                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[1]~18                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[16]~19                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[17]~20                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[18]~21                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[19]~22                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[20]~23                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[23]~24                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[28]~25                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[26]~26                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[24]~27                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[25]~28                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[29]~29                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F1~0                          ; 0                 ; 6       ;
; Rec_Charger_OVTemp                                                                                        ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~6                                                      ; 0                 ; 6       ;
; RecCharger_OV                                                                                             ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~8                                                      ; 0                 ; 6       ;
; Rec_HeatSink_OVTemp                                                                                       ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~9                                                      ; 1                 ; 6       ;
; FAN_Fault                                                                                                 ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~10                                                     ; 1                 ; 6       ;
; Rec_BoostSCR_OVTemp                                                                                       ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~11                                                     ; 0                 ; 6       ;
; Rec_SPICLK                                                                                                ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r0~0                                        ; 1                 ; 6       ;
; Rec_SPISIMO                                                                                               ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[0]~16                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[14]~17                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[15]~18                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[1]~19                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[2]~20                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[3]~21                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[4]~22                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[5]~23                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[8]~24                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[7]~25                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[6]~26                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[9]~27                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[11]~28                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[10]~29                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[12]~30                                 ; 0                 ; 6       ;
; IchgP_LMT                                                                                                 ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|isRecPLMTCount~6                                                       ; 1                 ; 6       ;
; IchgN_LMT                                                                                                 ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|isRecNLMTCount~6                                                       ; 1                 ; 0       ;
; IAP_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecPLMTCount~6                                                     ; 1                 ; 6       ;
; IAN_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecNLMTCount~6                                                     ; 1                 ; 6       ;
; IBP_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecPLMTCount~6                                                     ; 0                 ; 6       ;
; IBN_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecNLMTCount~6                                                     ; 0                 ; 6       ;
; ICP_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecPLMTCount~6                                                     ; 0                 ; 6       ;
; ICN_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecNLMTCount~6                                                     ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_27             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_27             ; 525     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                              ; PLL_1              ; 825     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; IMC_Bus:IMC_Signal_Process|bus_idle_count[6]~18                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y14_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rFrom_IMC_Bus[25]~3                                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y16_N22 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[25]~3                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y18_N14 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y17_N28 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[25]~7                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N6  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N18 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N0  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N4  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[25]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N16 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[25]~2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N28 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N18 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[25]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N6  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[11]~20                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y24_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|always0~0                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y16_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[3]~5                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y12_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|isDone                                                                                                                                                                                                                                                                                 ; FF_X22_Y12_N1      ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[3]~18                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y22_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|isDone                                                                                                                                                                                                                                                                                 ; FF_X25_Y20_N17     ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]~18                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y20_N6  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]~18                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y20_N20 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y18_N12 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y18_N18 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y4_N6   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]~20                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y4_N12  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y6_N4   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y6_N26  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RSTn                                                                                                                                                                                                                                                                                                                                                        ; PIN_111            ; 811     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; SER_BUS_RX                                                                                                                                                                                                                                                                                                                                                  ; PIN_119            ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 401     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[13]~44                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y13_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|Decoder0~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|Decoder0~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|Decoder0~2                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|rinv_data_in2[11]                                                                                                                                                                                                                                                                                                            ; FF_X27_Y15_N23     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|a~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y21_N24 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[14]                                                                                                                                                                                                                                                                                             ; FF_X25_Y15_N25     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[15]                                                                                                                                                                                                                                                                                             ; FF_X25_Y15_N15     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y15_N12 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]~24                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y22_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]~18                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y21_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y19_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]~24                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y19_N24 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y21_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y15_N2  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]~24                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y13_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]~18                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y11_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y20_N20 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|rec_txd_data[15]~2                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y10_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|rrec_data_in1[0]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y10_N6  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|rrec_data_in2[5]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y10_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|a~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y10_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X12_Y12_N31     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X14_Y11_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X14_Y11_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X9_Y8_N20   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X11_Y11_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X12_Y7_N16  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X12_Y7_N31      ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X13_Y7_N21      ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X12_Y7_N18  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X14_Y11_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X14_Y11_N20 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X9_Y8_N4    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X14_Y11_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X13_Y11_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X14_Y11_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y8_N1       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X12_Y12_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X11_Y8_N27      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X9_Y8_N9        ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X12_Y12_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X12_Y14_N9      ; 35      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X11_Y11_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X14_Y9_N0   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X14_Y9_N8   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2|eq_node[0]                                                                                                                                    ; LCCOMB_X14_Y9_N12  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2|eq_node[1]                                                                                                                                    ; LCCOMB_X14_Y9_N2   ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X16_Y11_N10 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N28 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N6  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X11_Y9_N11      ; 219     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                                                                              ; LCCOMB_X10_Y9_N12  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                  ; LCCOMB_X13_Y14_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X16_Y11_N0  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X17_Y9_N8   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X18_Y10_N0  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated|counter_reg_bit[3]~0                                                         ; LCCOMB_X18_Y9_N28  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X17_Y9_N28  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X16_Y9_N10  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                               ; LCCOMB_X18_Y9_N2   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X18_Y9_N0   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X15_Y12_N18 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X15_Y12_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X15_Y12_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X12_Y11_N10 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]~34                                                                                                                                                                                                                          ; LCCOMB_X12_Y9_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X11_Y9_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X13_Y10_N0  ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                   ; PIN_27          ; 525     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0]        ; PLL_1           ; 825     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X10_Y11_N0 ; 401     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X11_Y9_N11   ; 219     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+------------+--------------------+
; Name       ; Fan-Out            ;
+------------+--------------------+
; RSTn~input ; 811                ;
+------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 9            ; 16384        ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 147456 ; 16384                       ; 9                           ; 16384                       ; 9                           ; 147456              ; 18   ; None ; M9K_X26_Y15_N0, M9K_X8_Y6_N0, M9K_X26_Y16_N0, M9K_X26_Y17_N0, M9K_X8_Y5_N0, M9K_X8_Y7_N0, M9K_X26_Y13_N0, M9K_X26_Y14_N0, M9K_X26_Y8_N0, M9K_X26_Y7_N0, M9K_X8_Y9_N0, M9K_X8_Y8_N0, M9K_X26_Y12_N0, M9K_X26_Y11_N0, M9K_X26_Y5_N0, M9K_X26_Y6_N0, M9K_X26_Y9_N0, M9K_X26_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,633 / 27,275 ( 10 % ) ;
; C16 interconnects     ; 63 / 1,240 ( 5 % )      ;
; C4 interconnects      ; 1,162 / 20,832 ( 6 % )  ;
; Direct links          ; 626 / 27,275 ( 2 % )    ;
; Global clocks         ; 4 / 10 ( 40 % )         ;
; Local interconnects   ; 1,544 / 8,064 ( 19 % )  ;
; R24 interconnects     ; 52 / 1,320 ( 4 % )      ;
; R4 interconnects      ; 1,268 / 28,560 ( 4 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.36) ; Number of LABs  (Total = 186) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 2                             ;
; 3                                           ; 3                             ;
; 4                                           ; 5                             ;
; 5                                           ; 4                             ;
; 6                                           ; 6                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 4                             ;
; 10                                          ; 11                            ;
; 11                                          ; 5                             ;
; 12                                          ; 10                            ;
; 13                                          ; 8                             ;
; 14                                          ; 12                            ;
; 15                                          ; 15                            ;
; 16                                          ; 84                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.10) ; Number of LABs  (Total = 186) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 109                           ;
; 1 Clock                            ; 146                           ;
; 1 Clock enable                     ; 65                            ;
; 1 Sync. clear                      ; 25                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 24                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.43) ; Number of LABs  (Total = 186) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 5                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 5                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 8                             ;
; 17                                           ; 5                             ;
; 18                                           ; 5                             ;
; 19                                           ; 13                            ;
; 20                                           ; 10                            ;
; 21                                           ; 6                             ;
; 22                                           ; 6                             ;
; 23                                           ; 8                             ;
; 24                                           ; 8                             ;
; 25                                           ; 6                             ;
; 26                                           ; 10                            ;
; 27                                           ; 7                             ;
; 28                                           ; 11                            ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 5                             ;
; 32                                           ; 24                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.16) ; Number of LABs  (Total = 186) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 34                            ;
; 2                                               ; 17                            ;
; 3                                               ; 12                            ;
; 4                                               ; 16                            ;
; 5                                               ; 17                            ;
; 6                                               ; 12                            ;
; 7                                               ; 13                            ;
; 8                                               ; 9                             ;
; 9                                               ; 5                             ;
; 10                                              ; 4                             ;
; 11                                              ; 1                             ;
; 12                                              ; 1                             ;
; 13                                              ; 1                             ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 32                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.08) ; Number of LABs  (Total = 186) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 12                            ;
; 3                                            ; 25                            ;
; 4                                            ; 12                            ;
; 5                                            ; 12                            ;
; 6                                            ; 7                             ;
; 7                                            ; 5                             ;
; 8                                            ; 10                            ;
; 9                                            ; 8                             ;
; 10                                           ; 7                             ;
; 11                                           ; 6                             ;
; 12                                           ; 7                             ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 9                             ;
; 16                                           ; 3                             ;
; 17                                           ; 6                             ;
; 18                                           ; 2                             ;
; 19                                           ; 5                             ;
; 20                                           ; 4                             ;
; 21                                           ; 4                             ;
; 22                                           ; 2                             ;
; 23                                           ; 5                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 3                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 91        ; 0            ; 91        ; 0            ; 0            ; 91        ; 91        ; 0            ; 91        ; 91        ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 91        ; 0            ; 0            ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 91           ; 0         ; 91           ; 91           ; 0         ; 0         ; 91           ; 0         ; 0         ; 91           ; 91           ; 91           ; 91           ; 43           ; 91           ; 91           ; 43           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 0         ; 91           ; 91           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Inv_Pwm_U1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U4          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V4          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W4          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPISOMI         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ModuleOK_LED        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LBS_SYNC            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SER_BUS_TX          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_STS_DR          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Module_Alarm_LED    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_KM_DR           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Vout_CrossZero      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPISOMI         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_AP           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_AN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_BP           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_BN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_CP           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_CN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGP_SCR            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGN_SCR            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGPwm_P            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGPwm_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN_Pwm             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SCIRX           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SCITX           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_AP          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_AN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_BP          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_BN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_CP          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_CN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BAT_SCR             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_LMTU        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_CrossZero_U     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RSTn                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_LMTV        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_CrossZero_V     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_LMTW        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_CrossZero_W     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPISTE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPISTE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHG_Pwm1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHG_Pwm2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm3            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm4            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm5            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm6            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUX_Fault           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IGBT_Temp_OV        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DCBUS_OV            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPO                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_FuseFault       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Module_Ready        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_HeatSink_OVTemp ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPICLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPISIMO         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SER_BUS_RX          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Charger_OVTemp  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecCharger_OV       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_HeatSink_OVTemp ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN_Fault           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_BoostSCR_OVTemp ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPICLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPISIMO         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IchgP_LMT           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IchgN_LMT           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IAP_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IAN_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IBP_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IBN_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ICP_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ICN_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                     ; 0.010             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                     ; 0.010             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 0.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 0.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 0.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 0.010             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M04SCE144I7G for design "logical_RTL"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1" as MAX 10 PLL type File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] port File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SCE144A7G is compatible
    Info (176445): Device 10M08SCE144I7G is compatible
    Info (176445): Device 10M04SCE144A7G is compatible
    Info (176445): Device 10M16SCE144A7G is compatible
    Info (176445): Device 10M16SCE144I7G is compatible
    Info (176445): Device 10M25SCE144A7G is compatible
    Info (176445): Device 10M25SCE144I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'logical_RTL.out.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000      CLK_20M
Info (176353): Automatically promoted node CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: G:/verlog/logical_RTL/logical_RTL.v Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 48 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin Vout_CrossZero uses I/O standard 3.3 V Schmitt Trigger at 6 File: G:/verlog/logical_RTL/logical_RTL.v Line: 65
    Info (169178): Pin Rec_SCIRX uses I/O standard 3.3 V Schmitt Trigger at 130 File: G:/verlog/logical_RTL/logical_RTL.v Line: 153
    Info (169178): Pin Inv_Pwm_U uses I/O standard 3.3 V Schmitt Trigger at 135 File: G:/verlog/logical_RTL/logical_RTL.v Line: 48
    Info (169178): Pin Inv_Pwm_LMTU uses I/O standard 3.3 V Schmitt Trigger at 10 File: G:/verlog/logical_RTL/logical_RTL.v Line: 61
    Info (169178): Pin Inv_CrossZero_U uses I/O standard 3.3 V Schmitt Trigger at 132 File: G:/verlog/logical_RTL/logical_RTL.v Line: 52
    Info (169178): Pin RSTn uses I/O standard 3.3 V Schmitt Trigger at 111 File: G:/verlog/logical_RTL/logical_RTL.v Line: 46
    Info (169178): Pin Inv_Pwm_V uses I/O standard 3.3 V Schmitt Trigger at 141 File: G:/verlog/logical_RTL/logical_RTL.v Line: 49
    Info (169178): Pin Inv_Pwm_LMTV uses I/O standard 3.3 V Schmitt Trigger at 8 File: G:/verlog/logical_RTL/logical_RTL.v Line: 62
    Info (169178): Pin Inv_CrossZero_V uses I/O standard 3.3 V Schmitt Trigger at 131 File: G:/verlog/logical_RTL/logical_RTL.v Line: 53
    Info (169178): Pin Inv_Pwm_W uses I/O standard 3.3 V Schmitt Trigger at 140 File: G:/verlog/logical_RTL/logical_RTL.v Line: 50
    Info (169178): Pin Inv_Pwm_LMTW uses I/O standard 3.3 V Schmitt Trigger at 7 File: G:/verlog/logical_RTL/logical_RTL.v Line: 63
    Info (169178): Pin Inv_CrossZero_W uses I/O standard 3.3 V Schmitt Trigger at 127 File: G:/verlog/logical_RTL/logical_RTL.v Line: 54
    Info (169178): Pin Inv_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 124 File: G:/verlog/logical_RTL/logical_RTL.v Line: 57
    Info (169178): Pin Rec_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 33 File: G:/verlog/logical_RTL/logical_RTL.v Line: 114
    Info (169178): Pin CHG_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 66 File: G:/verlog/logical_RTL/logical_RTL.v Line: 118
    Info (169178): Pin CHG_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 65 File: G:/verlog/logical_RTL/logical_RTL.v Line: 119
    Info (169178): Pin CLK uses I/O standard 3.3 V Schmitt Trigger at 27 File: G:/verlog/logical_RTL/logical_RTL.v Line: 45
    Info (169178): Pin Rec_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 60 File: G:/verlog/logical_RTL/logical_RTL.v Line: 121
    Info (169178): Pin Rec_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 58 File: G:/verlog/logical_RTL/logical_RTL.v Line: 122
    Info (169178): Pin Rec_Pwm3 uses I/O standard 3.3 V Schmitt Trigger at 59 File: G:/verlog/logical_RTL/logical_RTL.v Line: 123
    Info (169178): Pin Rec_Pwm4 uses I/O standard 3.3 V Schmitt Trigger at 61 File: G:/verlog/logical_RTL/logical_RTL.v Line: 124
    Info (169178): Pin Rec_Pwm5 uses I/O standard 3.3 V Schmitt Trigger at 62 File: G:/verlog/logical_RTL/logical_RTL.v Line: 125
    Info (169178): Pin Rec_Pwm6 uses I/O standard 3.3 V Schmitt Trigger at 64 File: G:/verlog/logical_RTL/logical_RTL.v Line: 126
    Info (169178): Pin AUX_Fault uses I/O standard 3.3 V Schmitt Trigger at 110 File: G:/verlog/logical_RTL/logical_RTL.v Line: 74
    Info (169178): Pin IGBT_Temp_OV uses I/O standard 3.3 V Schmitt Trigger at 30 File: G:/verlog/logical_RTL/logical_RTL.v Line: 67
    Info (169178): Pin DCBUS_OV uses I/O standard 3.3 V Schmitt Trigger at 25 File: G:/verlog/logical_RTL/logical_RTL.v Line: 135
    Info (169178): Pin EPO uses I/O standard 3.3 V Schmitt Trigger at 114 File: G:/verlog/logical_RTL/logical_RTL.v Line: 71
    Info (169178): Pin Inv_FuseFault uses I/O standard 3.3 V Schmitt Trigger at 54 File: G:/verlog/logical_RTL/logical_RTL.v Line: 73
    Info (169178): Pin Module_Ready uses I/O standard 3.3 V Schmitt Trigger at 80 File: G:/verlog/logical_RTL/logical_RTL.v Line: 69
    Info (169178): Pin Inv_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 57 File: G:/verlog/logical_RTL/logical_RTL.v Line: 68
    Info (169178): Pin Inv_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 123 File: G:/verlog/logical_RTL/logical_RTL.v Line: 56
    Info (169178): Pin Inv_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 120 File: G:/verlog/logical_RTL/logical_RTL.v Line: 58
    Info (169178): Pin SER_BUS_RX uses I/O standard 3.3 V Schmitt Trigger at 119 File: G:/verlog/logical_RTL/logical_RTL.v Line: 95
    Info (169178): Pin Rec_Charger_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 22 File: G:/verlog/logical_RTL/logical_RTL.v Line: 109
    Info (169178): Pin RecCharger_OV uses I/O standard 3.3 V Schmitt Trigger at 48 File: G:/verlog/logical_RTL/logical_RTL.v Line: 110
    Info (169178): Pin Rec_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 56 File: G:/verlog/logical_RTL/logical_RTL.v Line: 107
    Info (169178): Pin FAN_Fault uses I/O standard 3.3 V Schmitt Trigger at 79 File: G:/verlog/logical_RTL/logical_RTL.v Line: 111
    Info (169178): Pin Rec_BoostSCR_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 55 File: G:/verlog/logical_RTL/logical_RTL.v Line: 108
    Info (169178): Pin Rec_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 32 File: G:/verlog/logical_RTL/logical_RTL.v Line: 113
    Info (169178): Pin Rec_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 45 File: G:/verlog/logical_RTL/logical_RTL.v Line: 115
    Info (169178): Pin IchgP_LMT uses I/O standard 3.3 V Schmitt Trigger at 38 File: G:/verlog/logical_RTL/logical_RTL.v Line: 104
    Info (169178): Pin IchgN_LMT uses I/O standard 3.3 V Schmitt Trigger at 29 File: G:/verlog/logical_RTL/logical_RTL.v Line: 105
    Info (169178): Pin IAP_LMT uses I/O standard 3.3 V Schmitt Trigger at 52 File: G:/verlog/logical_RTL/logical_RTL.v Line: 128
    Info (169178): Pin IAN_LMT uses I/O standard 3.3 V Schmitt Trigger at 44 File: G:/verlog/logical_RTL/logical_RTL.v Line: 129
    Info (169178): Pin IBP_LMT uses I/O standard 3.3 V Schmitt Trigger at 50 File: G:/verlog/logical_RTL/logical_RTL.v Line: 130
    Info (169178): Pin IBN_LMT uses I/O standard 3.3 V Schmitt Trigger at 41 File: G:/verlog/logical_RTL/logical_RTL.v Line: 131
    Info (169178): Pin ICP_LMT uses I/O standard 3.3 V Schmitt Trigger at 43 File: G:/verlog/logical_RTL/logical_RTL.v Line: 132
    Info (169178): Pin ICN_LMT uses I/O standard 3.3 V Schmitt Trigger at 39 File: G:/verlog/logical_RTL/logical_RTL.v Line: 133
Info (144001): Generated suppressed messages file G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1467 megabytes
    Info: Processing ended: Fri Nov 03 14:21:43 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Nov 03 14:21:46 2017 ;
; Revision Name         ; logical_RTL                           ;
; Top-level Entity Name ; logical_RTL                           ;
; Family                ; MAX 10                                ;
; Device                ; 10M04SCE144I7G                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+----------------------------------------------------+
; Assembler Generated Files                          ;
+----------------------------------------------------+
; File Name                                          ;
+----------------------------------------------------+
; G:/verlog/logical_RTL/output_files/logical_RTL.sof ;
+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Assembler Device Options: G:/verlog/logical_RTL/output_files/logical_RTL.sof ;
+----------------+-------------------------------------------------------------+
; Option         ; Setting                                                     ;
+----------------+-------------------------------------------------------------+
; JTAG usercode  ; 0x001BE259                                                  ;
; Checksum       ; 0x001BE259                                                  ;
+----------------+-------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:21:44 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 572 megabytes
    Info: Processing ended: Fri Nov 03 14:21:46 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.69        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  23.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Summary                                                          ;
+----------------------------------------+--------------------------------------------------+
; PowerPlay Power Analyzer Status        ; Successful - Fri Nov 03 14:21:50 2017            ;
; Quartus Prime Version                  ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition      ;
; Revision Name                          ; logical_RTL                                      ;
; Top-level Entity Name                  ; logical_RTL                                      ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M04SCE144I7G                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 272.11 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 75.23 mW                                         ;
; Core Static Thermal Power Dissipation  ; 124.41 mW                                        ;
; I/O Thermal Power Dissipation          ; 72.47 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Settings                                                                                        ;
+----------------------------------------------------------------------------+-----------------------------+---------------+
; Option                                                                     ; Setting                     ; Default Value ;
+----------------------------------------------------------------------------+-----------------------------+---------------+
; Use smart compilation                                                      ; Off                         ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                          ; On            ;
; Enable compact report table                                                ; Off                         ; Off           ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                       ; 12.5%         ;
; Preset Cooling Solution                                                    ; No Heat Sink With Still Air ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)         ;               ;
; VCCA voltage                                                               ; 3.3V                        ;               ;
; Default Power Toggle Rate                                                  ; 12.5%                       ; 12.5%         ;
; Use vectorless estimation                                                  ; On                          ; On            ;
; Use Input Files                                                            ; Off                         ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On                          ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off                         ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off                         ; Off           ;
; Device Power Characteristics                                               ; TYPICAL                     ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                          ; On            ;
; Specified Junction Temperature                                             ; 25                          ; 25            ;
; Ambient Temperature                                                        ; 25                          ; 25            ;
; Use Custom Cooling Solution                                                ; Off                         ; Off           ;
; Board Temperature                                                          ; 25                          ; 25            ;
+----------------------------------------------------------------------------+-----------------------------+---------------+


+----------------------------------------------+
; Indeterminate Toggle Rates                   ;
+----------------+-----------------------------+
; Node           ; Reason                      ;
+----------------+-----------------------------+
; Vout_CrossZero ; No valid clock domain found ;
; Rec_SCIRX      ; No valid clock domain found ;
+----------------+-----------------------------+


+----------------------------------------------------------------------+
; Operating Conditions Used                                            ;
+-----------------------------------------+----------------------------+
; Setting                                 ; Value                      ;
+-----------------------------------------+----------------------------+
; Device power characteristics            ; Typical                    ;
;                                         ;                            ;
; Voltages                                ;                            ;
;     VCCA                                ; 3.30 V                     ;
;     VCC_ONE                             ; 3.00 V                     ;
;     3.3-V LVTTL I/O Standard            ; 3.3 V                      ;
;     3.3-V LVCMOS I/O Standard           ; 3.3 V                      ;
;     3.3 V Schmitt Trigger I/O Standard  ; 3.3 V                      ;
;                                         ;                            ;
; Auto computed junction temperature      ; 32.9 degrees Celsius       ;
;     Ambient temperature                 ; 25.0 degrees Celsius       ;
;     Junction-to-Case thermal resistance ; 10.90 degrees Celsius/Watt ;
;     Case-to-Ambient thermal resistance  ; 18.30 degrees Celsius/Watt ;
;                                         ;                            ;
; Board model used                        ; Typical                    ;
+-----------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    6.875                                                  ;
; PLL                 ; 0.99 mW                           ; 0.99 mW                     ; --                             ; 0.00 mW                       ;    6.250                                                  ;
; M9K                 ; 1.92 mW                           ; 1.91 mW                     ; --                             ; 0.01 mW                       ;    0.625                                                  ;
; Combinational cell  ; 2.82 mW                           ; 2.04 mW                     ; --                             ; 0.78 mW                       ;    7.904                                                  ;
; Clock control block ; 11.52 mW                          ; 0.00 mW                     ; --                             ; 11.52 mW                      ;  110.000                                                  ;
; Register cell       ; 12.19 mW                          ; 8.37 mW                     ; --                             ; 3.82 mW                       ;    9.856                                                  ;
; I/O                 ; 25.71 mW                          ; 20.68 mW                    ; 4.27 mW                        ; 0.76 mW                       ;   12.951                                                  ;
; Voltage Regulator   ; 45.79 mW                          ; 45.02 mW                    ; 0.77 mW                        ; --                            ; --                                                        ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |logical_RTL                                                                                                                             ; 100.95 mW (77.54 mW)                 ; 79.02 mW (65.70 mW)             ; 5.04 mW (5.04 mW)                 ; 16.89 mW (6.80 mW)                ; |logical_RTL                                                                                                                                                                                                                                                                                                                                            ;
;     |Pwm_Process_From_RECDSP:CHG                                                                                                         ; 0.39 mW (0.09 mW)                    ; 0.29 mW (0.07 mW)               ; --                                ; 0.10 mW (0.02 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:CHG                                                                                                                                                                                                                                                                                                                ;
;         |PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                           ;
;         |PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                            ; 0.14 mW (0.14 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                           ;
;     |IMC_Bus:IMC_Signal_Process                                                                                                          ; 3.68 mW (1.93 mW)                    ; 2.38 mW (1.13 mW)               ; --                                ; 1.29 mW (0.80 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process                                                                                                                                                                                                                                                                                                                 ;
;         |PWM_DeadTimeProduce:Tx_Dispatch                                                                                                 ; 0.21 mW (0.21 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch                                                                                                                                                                                                                                                                                 ;
;         |rx_module:rx_process                                                                                                            ; 1.00 mW (0.00 mW)                    ; 0.72 mW (0.00 mW)               ; --                                ; 0.27 mW (0.00 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process                                                                                                                                                                                                                                                                                            ;
;             |detect_module:U1                                                                                                            ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1                                                                                                                                                                                                                                                                           ;
;             |rx_bps_module:U2                                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2                                                                                                                                                                                                                                                                           ;
;             |rx_control_module:U3                                                                                                        ; 0.82 mW (0.82 mW)                    ; 0.59 mW (0.59 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3                                                                                                                                                                                                                                                                       ;
;         |tx_module:tx_process                                                                                                            ; 0.53 mW (0.00 mW)                    ; 0.35 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process                                                                                                                                                                                                                                                                                            ;
;             |tx_bps_module:U1                                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1                                                                                                                                                                                                                                                                           ;
;             |tx_control_module:U2                                                                                                        ; 0.37 mW (0.37 mW)                    ; 0.23 mW (0.23 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2                                                                                                                                                                                                                                                                       ;
;     |pwm_deal_frominvdsp:INV_U                                                                                                           ; 0.69 mW (0.24 mW)                    ; 0.48 mW (0.15 mW)               ; --                                ; 0.20 mW (0.09 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_U                                                                                                                                                                                                                                                                                                                  ;
;         |PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ;
;         |PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                      ; 0.14 mW (0.14 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ;
;         |PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                      ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ;
;     |pwm_deal_frominvdsp:INV_V                                                                                                           ; 0.70 mW (0.23 mW)                    ; 0.49 mW (0.15 mW)               ; --                                ; 0.20 mW (0.08 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_V                                                                                                                                                                                                                                                                                                                  ;
;         |PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                            ; 0.17 mW (0.17 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ;
;         |PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                      ; 0.16 mW (0.16 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ;
;         |PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                      ; 0.14 mW (0.14 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ;
;     |pwm_deal_frominvdsp:INV_W                                                                                                           ; 0.70 mW (0.21 mW)                    ; 0.51 mW (0.16 mW)               ; --                                ; 0.19 mW (0.05 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_W                                                                                                                                                                                                                                                                                                                  ;
;         |PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ;
;         |PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                      ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ;
;         |PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                      ; 0.15 mW (0.15 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ;
;     |Pwm_Process_From_RECDSP:REC_A                                                                                                       ; 0.39 mW (0.08 mW)                    ; 0.29 mW (0.07 mW)               ; --                                ; 0.10 mW (0.01 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A                                                                                                                                                                                                                                                                                                              ;
;         |PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                            ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ;
;         |PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ;
;     |Pwm_Process_From_RECDSP:REC_B                                                                                                       ; 0.41 mW (0.08 mW)                    ; 0.29 mW (0.07 mW)               ; --                                ; 0.12 mW (0.01 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B                                                                                                                                                                                                                                                                                                              ;
;         |PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ;
;         |PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                            ; 0.18 mW (0.18 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ;
;     |Pwm_Process_From_RECDSP:REC_C                                                                                                       ; 0.39 mW (0.08 mW)                    ; 0.29 mW (0.07 mW)               ; --                                ; 0.10 mW (0.01 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C                                                                                                                                                                                                                                                                                                              ;
;         |PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ;
;         |PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                            ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                             ;
;     |sld_hub:auto_hub                                                                                                                    ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 0.14 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 0.14 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 0.14 mW (0.10 mW)                    ; 0.09 mW (0.06 mW)               ; --                                ; 0.04 mW (0.03 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                     ;
;     |sld_signaltap:auto_signaltap_0                                                                                                      ; 7.77 mW (0.21 mW)                    ; 5.68 mW (0.19 mW)               ; --                                ; 2.09 mW (0.02 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ;
;         |sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                                                                                                                                                                                                      ;
;         |sld_signaltap_impl:sld_signaltap_body                                                                                           ; 7.55 mW (0.00 mW)                    ; 5.49 mW (0.00 mW)               ; --                                ; 2.07 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ;
;             |sld_signaltap_implb:sld_signaltap_body                                                                                      ; 7.55 mW (3.50 mW)                    ; 5.49 mW (2.13 mW)               ; --                                ; 2.07 mW (1.37 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ;
;                 |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                        ; 0.21 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ;
;                     |lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                           ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ;
;                         |cntr_nph:auto_generated                                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated                                                             ;
;                     |lpm_shiftreg:info_data_shift_out                                                                                    ; 0.06 mW (0.06 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ;
;                     |lpm_shiftreg:ram_data_shift_out                                                                                     ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ;
;                     |lpm_counter:read_pointer_counter                                                                                    ; 0.08 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ;
;                         |cntr_1mi:auto_generated                                                                                         ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                      ;
;                     |lpm_counter:status_advance_pointer_counter                                                                          ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ;
;                         |cntr_arh:auto_generated                                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                            ;
;                     |lpm_shiftreg:status_data_shift_out                                                                                  ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ;
;                     |lpm_counter:status_read_pointer_counter                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ;
;                         |cntr_odi:auto_generated                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ;
;                 |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                          ; 0.48 mW (0.44 mW)                    ; 0.37 mW (0.33 mW)               ; --                                ; 0.12 mW (0.11 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ;
;                     |lpm_mux:mux                                                                                                         ; 0.04 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ;
;                         |mux_n7c:auto_generated                                                                                          ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ;
;                     |lpm_decode:wdecoder                                                                                                 ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ;
;                         |decode_3af:auto_generated                                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ;
;                 |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                         ; 1.97 mW (0.00 mW)                    ; 1.92 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ;
;                     |altsyncram_gm14:auto_generated                                                                                      ; 1.97 mW (1.92 mW)                    ; 1.92 mW (1.92 mW)               ; --                                ; 0.05 mW (0.01 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated                                                                                                                                                 ;
;                         |decode_97a:decode2                                                                                              ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2                                                                                                                              ;
;                 |serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                 ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ;
;                 |sld_rom_sr:crc_rom_sr                                                                                                   ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ;
;                 |sld_ela_control:ela_control                                                                                             ; 0.50 mW (0.01 mW)                    ; 0.43 mW (0.01 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ;
;                     |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                              ; 0.39 mW (0.00 mW)                    ; 0.33 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                  ; 0.12 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ;
;                         |sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                                  ; 0.22 mW (0.00 mW)                    ; 0.19 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ;
;                         |lpm_shiftreg:trigger_condition_deserialize                                                                      ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ;
;                     |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                       ; 0.10 mW (0.09 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ;
;                         |lpm_shiftreg:trigger_config_deserialize                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ;
;                     |lpm_shiftreg:trigger_config_deserialize                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ;
;                 |lpm_shiftreg:segment_offset_config_deserialize                                                                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ;
;                 |sld_buffer_manager:sld_buffer_manager_inst                                                                              ; 0.84 mW (0.84 mW)                    ; 0.48 mW (0.48 mW)               ; --                                ; 0.36 mW (0.36 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ;
;                 |lpm_shiftreg:status_register                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ;
;     |fan_pwm_process:fan_pwmdo                                                                                                           ; 0.34 mW (0.18 mW)                    ; 0.28 mW (0.16 mW)               ; --                                ; 0.06 mW (0.02 mW)                 ; |logical_RTL|fan_pwm_process:fan_pwmdo                                                                                                                                                                                                                                                                                                                  ;
;         |PWM_DeadTimeProduce:fan_pwm_generate                                                                                            ; 0.16 mW (0.16 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate                                                                                                                                                                                                                                                                             ;
;     |Clock_Process:generate_100M_clock                                                                                                   ; 6.06 mW (0.00 mW)                    ; 0.99 mW (0.00 mW)               ; --                                ; 5.07 mW (0.00 mW)                 ; |logical_RTL|Clock_Process:generate_100M_clock                                                                                                                                                                                                                                                                                                          ;
;         |altpll:altpll_component                                                                                                         ; 6.06 mW (0.00 mW)                    ; 0.99 mW (0.00 mW)               ; --                                ; 5.07 mW (0.00 mW)                 ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component                                                                                                                                                                                                                                                                                  ;
;             |Clock_Process_altpll:auto_generated                                                                                         ; 6.06 mW (6.06 mW)                    ; 0.99 mW (0.99 mW)               ; --                                ; 5.07 mW (5.07 mW)                 ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated                                                                                                                                                                                                                                              ;
;     |inv_spi_process:inv_spi_signal                                                                                                      ; 0.94 mW (0.35 mW)                    ; 0.68 mW (0.22 mW)               ; --                                ; 0.27 mW (0.13 mW)                 ; |logical_RTL|inv_spi_process:inv_spi_signal                                                                                                                                                                                                                                                                                                             ;
;         |spi:Inv_SPI_Process                                                                                                             ; 0.59 mW (0.59 mW)                    ; 0.45 mW (0.45 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process                                                                                                                                                                                                                                                                                         ;
;     |rec_spi_process:rec_spi_signal                                                                                                      ; 0.81 mW (0.28 mW)                    ; 0.56 mW (0.13 mW)               ; --                                ; 0.25 mW (0.15 mW)                 ; |logical_RTL|rec_spi_process:rec_spi_signal                                                                                                                                                                                                                                                                                                             ;
;         |spi:Rec_SPI_Process                                                                                                             ; 0.52 mW (0.52 mW)                    ; 0.43 mW (0.43 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                 ;
+---------------------+-----------------------+--------------------------+
; Clock Domain        ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+---------------------+-----------------------+--------------------------+
; CLK                 ; 100.00                ; 26.88                    ;
; altera_reserved_tck ; 10.00                 ; 3.33                     ;
; No clock domain     ; 0.00                  ; 0.00                     ;
+---------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO          ; 22.05 mA                ; 6.08 mA                   ; 15.97 mA                 ; 22.05 mA                         ;
; VCCA           ; 3.68 mA                 ; 0.18 mA                   ; 3.50 mA                  ; 3.68 mA                          ;
; VCC_ONE        ; 62.64 mA                ; 25.01 mA                  ; 37.63 mA                 ; 62.64 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 3.3V          ; 2.32 mA             ; 0.59 mA               ; 1.73 mA              ;
; 1B       ; 3.3V          ; 2.29 mA             ; 0.54 mA               ; 1.75 mA              ;
; 2        ; 3.3V          ; 2.03 mA             ; 0.35 mA               ; 1.68 mA              ;
; 3        ; 3.3V          ; 2.31 mA             ; 0.42 mA               ; 1.89 mA              ;
; 4        ; 3.3V          ; 1.97 mA             ; 0.25 mA               ; 1.71 mA              ;
; 5        ; 3.3V          ; 3.23 mA             ; 1.43 mA               ; 1.80 mA              ;
; 6        ; 3.3V          ; 3.87 mA             ; 2.02 mA               ; 1.85 mA              ;
; 7        ; 3.3V          ; 2.04 mA             ; 0.32 mA               ; 1.72 mA              ;
; 8        ; 3.3V          ; 1.99 mA             ; 0.16 mA               ; 1.83 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 3.3V          ; 22.05 mA                ; 6.08 mA                   ; 15.97 mA                 ; 22.05 mA                         ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                          ;
+----------------------------------------------------------------------------------------+--------------+------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin        ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;            ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 6 (0.1%)     ; 2 (2.1%)   ; 0 (0.0%)      ; 4 (0.1%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 6 (0.1%)     ; 2 (2.1%)   ; 0 (0.0%)      ; 4 (0.1%)      ;
;                                                                                        ;              ;            ;               ;               ;
; Vectorless estimation                                                                  ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 4419 (98.7%) ; 41 (43.2%) ; 1715 (100.0%) ; 2663 (99.8%)  ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 37 (0.8%)    ; 2 (2.1%)   ; 17 (1.0%)     ; 18 (0.7%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 4419 (98.7%) ; 41 (43.2%) ; 1715 (100.0%) ; 2663 (99.8%)  ;
;                                                                                        ;              ;            ;               ;               ;
; Default assignment                                                                     ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 47 (1.0%)    ; 46 (48.4%) ; 0 (0.0%)      ; 1 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 53 (1.2%)    ; 52 (54.7%) ; 0 (0.0%)      ; 1 (0.0%)      ;
;                                                                                        ;              ;            ;               ;               ;
; Assumed 0                                                                              ;              ;            ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 6 (0.1%)     ; 6 (6.3%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+--------------+------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------+
; PowerPlay Power Analyzer Messages ;
+-----------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime PowerPlay Power Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:21:47 2017
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'logical_RTL.out.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 8.838 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 272.11 mW
Info: Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 717 megabytes
    Info: Processing ended: Fri Nov 03 14:21:50 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:06


----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; logical_RTL                                         ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M04SCE144I7G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.73        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.9%      ;
;     Processors 3-4         ;  24.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; logical_RTL.out.sdc ; OK     ; Fri Nov 03 14:21:52 2017 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLK_20M             ; Base ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                      ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 68.53 MHz ; 68.53 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 100C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.704 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 100C Model Hold Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.346 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 96.761 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 100C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.437 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; CLK_20M             ; 4.492  ; 0.000               ;
; altera_reserved_tck ; 49.462 ; 0.000               ;
+---------------------+--------+---------------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 341.265 ns




+----------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                      ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 77.56 MHz ; 77.56 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV -40C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.553 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV -40C Model Hold Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.297 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.205 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV -40C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.251 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; CLK_20M             ; 4.506  ; 0.000               ;
; altera_reserved_tck ; 49.472 ; 0.000               ;
+---------------------+--------+---------------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 342.230 ns




+----------------------------------------------+
; Fast 1200mV -40C Model Setup Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.154 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV -40C Model Hold Summary         ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.144 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 98.532 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV -40C Model Removal Summary      ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.589 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+---------------------+--------+---------------------+
; Clock               ; Slack  ; End Point TNS       ;
+---------------------+--------+---------------------+
; CLK_20M             ; 4.265  ; 0.000               ;
; altera_reserved_tck ; 49.249 ; 0.000               ;
+---------------------+--------+---------------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 346.624 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 42.704 ; 0.144 ; 96.761   ; 0.589   ; 4.265               ;
;  CLK_20M             ; N/A    ; N/A   ; N/A      ; N/A     ; 4.265               ;
;  altera_reserved_tck ; 42.704 ; 0.144 ; 96.761   ; 0.589   ; 49.249              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_20M             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Inv_Pwm_U1          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_U2          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_U3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_U4          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_V1          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_V2          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_V4          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_W1          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_W2          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_W3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_Pwm_W4          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_SPISOMI         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ModuleOK_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LBS_SYNC            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SER_BUS_TX          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_STS_DR          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Module_Alarm_LED    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Inv_KM_DR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_SPISOMI         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RecSCR_AP           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RecSCR_AN           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RecSCR_BP           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RecSCR_BN           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RecSCR_CP           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RecSCR_CN           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CHGP_SCR            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CHGN_SCR            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CHGPwm_P            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CHGPwm_N            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_Pwm             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_SCITX           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_Pwm_AP          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_Pwm_AN          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_Pwm_BP          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_Pwm_BN          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_Pwm_CP          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rec_Pwm_CN          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAT_SCR             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; Vout_CrossZero      ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_SCIRX           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_Pwm_U           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_Pwm_LMTU        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_CrossZero_U     ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; RSTn                ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_Pwm_V           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_Pwm_LMTV        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_CrossZero_V     ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_Pwm_W           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_Pwm_LMTW        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_CrossZero_W     ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_SPISTE          ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_SPISTE          ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; CHG_Pwm1            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; CHG_Pwm2            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; CLK                 ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Pwm1            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Pwm2            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Pwm3            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Pwm4            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Pwm5            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Pwm6            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; AUX_Fault           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IGBT_Temp_OV        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; DCBUS_OV            ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; EPO                 ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_FuseFault       ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Module_Ready        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_HeatSink_OVTemp ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_SPICLK          ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Inv_SPISIMO         ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; SER_BUS_RX          ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_Charger_OVTemp  ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; RecCharger_OV       ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_HeatSink_OVTemp ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; FAN_Fault           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_BoostSCR_OVTemp ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_SPICLK          ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; Rec_SPISIMO         ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IchgP_LMT           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IchgN_LMT           ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IAP_LMT             ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IAN_LMT             ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IBP_LMT             ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; IBN_LMT             ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ICP_LMT             ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ICN_LMT             ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_nCONFIG~    ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_nSTATUS~    ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_CONF_DONE~  ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Inv_Pwm_U1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_U2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_U3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_U4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_V1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_V2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.09 V              ; -0.00236 V          ; 0.295 V                              ; 0.29 V                               ; 7.41e-09 s                  ; 7.47e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.09 V             ; -0.00236 V         ; 0.295 V                             ; 0.29 V                              ; 7.41e-09 s                 ; 7.47e-09 s                 ; No                        ; No                        ;
; Inv_Pwm_V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_V4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_W1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_W2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_W3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_Pwm_W4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Inv_SPISOMI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.09 V              ; -0.00237 V          ; 0.296 V                              ; 0.29 V                               ; 7.41e-09 s                  ; 7.47e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.09 V             ; -0.00237 V         ; 0.296 V                             ; 0.29 V                              ; 7.41e-09 s                 ; 7.47e-09 s                 ; No                        ; No                        ;
; ModuleOK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.165 V            ; 0.415 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.165 V           ; 0.415 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; LBS_SYNC            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; SER_BUS_TX          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Inv_STS_DR          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.165 V            ; 0.415 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.165 V           ; 0.415 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; Module_Alarm_LED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.168 V            ; 0.414 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.168 V           ; 0.414 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; Inv_KM_DR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.168 V            ; 0.414 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.168 V           ; 0.414 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; Rec_SPISOMI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.14 V              ; -0.0535 V           ; 0.216 V                              ; 0.246 V                              ; 8.51e-10 s                  ; 8.41e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.14 V             ; -0.0535 V          ; 0.216 V                             ; 0.246 V                             ; 8.51e-10 s                 ; 8.41e-10 s                 ; No                        ; No                        ;
; RecSCR_AP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; RecSCR_AN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; RecSCR_BP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; RecSCR_BN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.09 V              ; -0.00237 V          ; 0.296 V                              ; 0.29 V                               ; 7.41e-09 s                  ; 7.47e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.09 V             ; -0.00237 V         ; 0.296 V                             ; 0.29 V                              ; 7.41e-09 s                 ; 7.47e-09 s                 ; No                        ; No                        ;
; RecSCR_CP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; RecSCR_CN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; CHGP_SCR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.165 V            ; 0.415 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.165 V           ; 0.415 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; CHGN_SCR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.168 V            ; 0.414 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.168 V           ; 0.414 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; CHGPwm_P            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.14 V              ; -0.0535 V           ; 0.216 V                              ; 0.246 V                              ; 8.51e-10 s                  ; 8.41e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.14 V             ; -0.0535 V          ; 0.216 V                             ; 0.246 V                             ; 8.51e-10 s                 ; 8.41e-10 s                 ; No                        ; No                        ;
; CHGPwm_N            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; FAN_Pwm             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.14 V              ; -0.0537 V           ; 0.217 V                              ; 0.247 V                              ; 8.52e-10 s                  ; 8.41e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.14 V             ; -0.0537 V          ; 0.217 V                             ; 0.247 V                             ; 8.52e-10 s                 ; 8.41e-10 s                 ; No                        ; No                        ;
; Rec_SCITX           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.14 V              ; -0.0537 V           ; 0.217 V                              ; 0.247 V                              ; 8.52e-10 s                  ; 8.41e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.14 V             ; -0.0537 V          ; 0.217 V                             ; 0.247 V                             ; 8.52e-10 s                 ; 8.41e-10 s                 ; No                        ; No                        ;
; Rec_Pwm_AP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Rec_Pwm_AN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Rec_Pwm_BP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Rec_Pwm_BN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0624 V           ; 0.288 V                              ; 0.364 V                              ; 6.7e-10 s                   ; 6.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0624 V          ; 0.288 V                             ; 0.364 V                             ; 6.7e-10 s                  ; 6.89e-10 s                 ; No                        ; No                        ;
; Rec_Pwm_CP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; Rec_Pwm_CN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.9e-08 V                    ; 3.15 V              ; -0.0617 V           ; 0.288 V                              ; 0.363 V                              ; 6.7e-10 s                   ; 7.06e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.9e-08 V                   ; 3.15 V             ; -0.0617 V          ; 0.288 V                             ; 0.363 V                             ; 6.7e-10 s                  ; 7.06e-10 s                 ; No                        ; No                        ;
; BAT_SCR             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.168 V            ; 0.414 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.168 V           ; 0.414 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.24 V              ; -0.165 V            ; 0.415 V                              ; 0.315 V                              ; 2.89e-10 s                  ; 4.38e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.63e-08 V                  ; 3.24 V             ; -0.165 V           ; 0.415 V                             ; 0.315 V                             ; 2.89e-10 s                 ; 4.38e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Inv_Pwm_U1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_U2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_U3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_U4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_V1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_V2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.08 V              ; 1.19e-05 V          ; 0.199 V                              ; 0.11 V                               ; 1e-08 s                     ; 1.06e-08 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.08 V             ; 1.19e-05 V         ; 0.199 V                             ; 0.11 V                              ; 1e-08 s                    ; 1.06e-08 s                 ; Yes                       ; Yes                       ;
; Inv_Pwm_V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_V4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_SPISOMI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.08 V              ; 1.19e-05 V          ; 0.172 V                              ; 0.094 V                              ; 1e-08 s                     ; 1.06e-08 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.08 V             ; 1.19e-05 V         ; 0.172 V                             ; 0.094 V                             ; 1e-08 s                    ; 1.06e-08 s                 ; Yes                       ; Yes                       ;
; ModuleOK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0629 V           ; 0.27 V                               ; 0.22 V                               ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0629 V          ; 0.27 V                              ; 0.22 V                              ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; LBS_SYNC            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; SER_BUS_TX          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Inv_STS_DR          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0629 V           ; 0.27 V                               ; 0.22 V                               ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0629 V          ; 0.27 V                              ; 0.22 V                              ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; Module_Alarm_LED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0632 V           ; 0.27 V                               ; 0.221 V                              ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0632 V          ; 0.27 V                              ; 0.221 V                             ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; Inv_KM_DR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0632 V           ; 0.27 V                               ; 0.221 V                              ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0632 V          ; 0.27 V                              ; 0.221 V                             ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; Rec_SPISOMI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0157 V           ; 0.26 V                               ; 0.199 V                              ; 1.09e-09 s                  ; 1.21e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0157 V          ; 0.26 V                              ; 0.199 V                             ; 1.09e-09 s                 ; 1.21e-09 s                 ; Yes                       ; Yes                       ;
; RecSCR_AP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; RecSCR_AN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; RecSCR_BP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; RecSCR_BN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.08 V              ; 1.19e-05 V          ; 0.172 V                              ; 0.094 V                              ; 1e-08 s                     ; 1.06e-08 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.08 V             ; 1.19e-05 V         ; 0.172 V                             ; 0.094 V                             ; 1e-08 s                    ; 1.06e-08 s                 ; Yes                       ; Yes                       ;
; RecSCR_CP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; RecSCR_CN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; CHGP_SCR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0629 V           ; 0.27 V                               ; 0.22 V                               ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0629 V          ; 0.27 V                              ; 0.22 V                              ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; CHGN_SCR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0632 V           ; 0.27 V                               ; 0.221 V                              ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0632 V          ; 0.27 V                              ; 0.221 V                             ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; CHGPwm_P            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0157 V           ; 0.26 V                               ; 0.199 V                              ; 1.09e-09 s                  ; 1.21e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0157 V          ; 0.26 V                              ; 0.199 V                             ; 1.09e-09 s                 ; 1.21e-09 s                 ; Yes                       ; Yes                       ;
; CHGPwm_N            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; FAN_Pwm             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0165 V           ; 0.26 V                               ; 0.201 V                              ; 1.09e-09 s                  ; 1.21e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0165 V          ; 0.26 V                              ; 0.201 V                             ; 1.09e-09 s                 ; 1.21e-09 s                 ; Yes                       ; Yes                       ;
; Rec_SCITX           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0165 V           ; 0.26 V                               ; 0.201 V                              ; 1.09e-09 s                  ; 1.21e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0165 V          ; 0.26 V                              ; 0.201 V                             ; 1.09e-09 s                 ; 1.21e-09 s                 ; Yes                       ; Yes                       ;
; Rec_Pwm_AP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Rec_Pwm_AN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Rec_Pwm_BP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Rec_Pwm_BN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.018 V            ; 0.182 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.018 V           ; 0.182 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Rec_Pwm_CP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; Rec_Pwm_CN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-05 V                   ; 3.1 V               ; -0.0179 V           ; 0.183 V                              ; 0.242 V                              ; 1.02e-09 s                  ; 1.04e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.19e-05 V                  ; 3.1 V              ; -0.0179 V          ; 0.183 V                             ; 0.242 V                             ; 1.02e-09 s                 ; 1.04e-09 s                 ; No                        ; Yes                       ;
; BAT_SCR             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0632 V           ; 0.27 V                               ; 0.221 V                              ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0632 V          ; 0.27 V                              ; 0.221 V                             ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.72e-06 V                   ; 3.15 V              ; -0.0629 V           ; 0.27 V                               ; 0.22 V                               ; 4.76e-10 s                  ; 6.26e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.72e-06 V                  ; 3.15 V             ; -0.0629 V          ; 0.27 V                              ; 0.22 V                              ; 4.76e-10 s                 ; 6.26e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Inv_Pwm_U1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_U2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_U3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_U4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_V1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_V2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.47 V              ; -0.00343 V          ; 0.324 V                              ; 0.306 V                              ; 6.2e-09 s                   ; 6.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.2e-07 V                   ; 3.47 V             ; -0.00343 V         ; 0.324 V                             ; 0.306 V                             ; 6.2e-09 s                  ; 6.46e-09 s                 ; No                        ; No                        ;
; Inv_Pwm_V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_V4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_Pwm_W4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_SPISOMI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.47 V              ; -0.00348 V          ; 0.323 V                              ; 0.308 V                              ; 6.2e-09 s                   ; 6.53e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.47 V             ; -0.00348 V         ; 0.323 V                             ; 0.308 V                             ; 6.2e-09 s                  ; 6.53e-09 s                 ; No                        ; Yes                       ;
; ModuleOK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.67 V              ; -0.0271 V           ; 0.366 V                              ; 0.061 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.67 V             ; -0.0271 V          ; 0.366 V                             ; 0.061 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; LBS_SYNC            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; SER_BUS_TX          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Inv_STS_DR          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.67 V              ; -0.0271 V           ; 0.366 V                              ; 0.061 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.67 V             ; -0.0271 V          ; 0.366 V                             ; 0.061 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; Module_Alarm_LED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.68 V              ; -0.0267 V           ; 0.364 V                              ; 0.059 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.68 V             ; -0.0267 V          ; 0.364 V                             ; 0.059 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; Inv_KM_DR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.68 V              ; -0.0267 V           ; 0.364 V                              ; 0.059 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.68 V             ; -0.0267 V          ; 0.364 V                             ; 0.059 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; Rec_SPISOMI         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.54 V              ; -0.0393 V           ; 0.274 V                              ; 0.26 V                               ; 6.65e-10 s                  ; 6.77e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.54 V             ; -0.0393 V          ; 0.274 V                             ; 0.26 V                              ; 6.65e-10 s                 ; 6.77e-10 s                 ; No                        ; Yes                       ;
; RecSCR_AP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; RecSCR_AN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; RecSCR_BP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; RecSCR_BN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.47 V              ; -0.00348 V          ; 0.323 V                              ; 0.308 V                              ; 6.2e-09 s                   ; 6.53e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.47 V             ; -0.00348 V         ; 0.323 V                             ; 0.308 V                             ; 6.2e-09 s                  ; 6.53e-09 s                 ; No                        ; Yes                       ;
; RecSCR_CP           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; RecSCR_CN           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; CHGP_SCR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.67 V              ; -0.0271 V           ; 0.366 V                              ; 0.061 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.67 V             ; -0.0271 V          ; 0.366 V                             ; 0.061 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; CHGN_SCR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.68 V              ; -0.0267 V           ; 0.364 V                              ; 0.059 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.68 V             ; -0.0267 V          ; 0.364 V                             ; 0.059 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; CHGPwm_P            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.54 V              ; -0.0393 V           ; 0.274 V                              ; 0.26 V                               ; 6.65e-10 s                  ; 6.77e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.54 V             ; -0.0393 V          ; 0.274 V                             ; 0.26 V                              ; 6.65e-10 s                 ; 6.77e-10 s                 ; No                        ; Yes                       ;
; CHGPwm_N            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; FAN_Pwm             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.54 V              ; -0.0388 V           ; 0.276 V                              ; 0.262 V                              ; 6.65e-10 s                  ; 6.77e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.54 V             ; -0.0388 V          ; 0.276 V                             ; 0.262 V                             ; 6.65e-10 s                 ; 6.77e-10 s                 ; No                        ; Yes                       ;
; Rec_SCITX           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.54 V              ; -0.0388 V           ; 0.276 V                              ; 0.262 V                              ; 6.65e-10 s                  ; 6.77e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.54 V             ; -0.0388 V          ; 0.276 V                             ; 0.262 V                             ; 6.65e-10 s                 ; 6.77e-10 s                 ; No                        ; Yes                       ;
; Rec_Pwm_AP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Rec_Pwm_AN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Rec_Pwm_BP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Rec_Pwm_BN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0394 V           ; 0.416 V                              ; 0.176 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0394 V          ; 0.416 V                             ; 0.176 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Rec_Pwm_CP          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; Rec_Pwm_CN          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.2e-07 V                    ; 3.55 V              ; -0.0395 V           ; 0.418 V                              ; 0.177 V                              ; 5.01e-10 s                  ; 6.35e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.2e-07 V                   ; 3.55 V             ; -0.0395 V          ; 0.418 V                             ; 0.177 V                             ; 5.01e-10 s                 ; 6.35e-10 s                 ; No                        ; Yes                       ;
; BAT_SCR             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.68 V              ; -0.0267 V           ; 0.364 V                              ; 0.059 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.68 V             ; -0.0267 V          ; 0.364 V                             ; 0.059 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.75e-08 V                   ; 3.67 V              ; -0.0271 V           ; 0.366 V                              ; 0.061 V                              ; 2.67e-10 s                  ; 3.36e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.75e-08 V                  ; 3.67 V             ; -0.0271 V          ; 0.366 V                             ; 0.061 V                             ; 2.67e-10 s                 ; 3.36e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5686       ; 0        ; 64       ; 0        ;
; CLK_20M             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLK_20M             ; false path ; 0        ; 0        ; 0        ;
; CLK_20M             ; CLK_20M             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5686       ; 0        ; 64       ; 0        ;
; CLK_20M             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLK_20M             ; false path ; 0        ; 0        ; 0        ;
; CLK_20M             ; CLK_20M             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 188        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLK_20M             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 188        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLK_20M             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 47    ; 47   ;
; Unconstrained Input Port Paths  ; 1186  ; 1186 ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 58    ; 58   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; CLK                 ; CLK_20M             ; Base ; Constrained ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUX_Fault           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHG_Pwm1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHG_Pwm2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DCBUS_OV            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPO                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FAN_Fault           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IAN_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IAP_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IBN_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IBP_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ICN_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ICP_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IGBT_Temp_OV        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IchgN_LMT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IchgP_LMT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_CrossZero_U     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_CrossZero_V     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_CrossZero_W     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_FuseFault       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_HeatSink_OVTemp ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_LMTU        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_LMTV        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_LMTW        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPICLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPISIMO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPISTE          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Module_Ready        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RSTn                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecCharger_OV       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_BoostSCR_OVTemp ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Charger_OVTemp  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_HeatSink_OVTemp ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm3            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm4            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm5            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm6            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPICLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPISIMO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPISTE          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SER_BUS_RX          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BAT_SCR             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGN_SCR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGP_SCR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGPwm_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGPwm_P            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FAN_Pwm             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_KM_DR           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPISOMI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_STS_DR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ModuleOK_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Module_Alarm_LED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_AN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_AP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_BN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_BP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_CN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_CP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_AN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_AP          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_BN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_BP          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_CN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_CP          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPISOMI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SER_BUS_TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUX_Fault           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHG_Pwm1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHG_Pwm2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DCBUS_OV            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPO                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FAN_Fault           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IAN_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IAP_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IBN_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IBP_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ICN_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ICP_LMT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IGBT_Temp_OV        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IchgN_LMT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IchgP_LMT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_CrossZero_U     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_CrossZero_V     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_CrossZero_W     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_FuseFault       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_HeatSink_OVTemp ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_LMTU        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_LMTV        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_LMTW        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPICLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPISIMO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPISTE          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Module_Ready        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RSTn                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecCharger_OV       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_BoostSCR_OVTemp ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Charger_OVTemp  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_HeatSink_OVTemp ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm3            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm4            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm5            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm6            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPICLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPISIMO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPISTE          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SER_BUS_RX          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BAT_SCR             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGN_SCR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGP_SCR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGPwm_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CHGPwm_P            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FAN_Pwm             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_KM_DR           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_U4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_V4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_Pwm_W4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_SPISOMI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Inv_STS_DR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ModuleOK_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Module_Alarm_LED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_AN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_AP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_BN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_BP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_CN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RecSCR_CP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_AN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_AP          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_BN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_BP          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_CN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_Pwm_CP          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rec_SPISOMI         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SER_BUS_TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:21:51 2017
Info: Command: quartus_sta logical_RTL -c logical_RTL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'logical_RTL.out.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 42.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    42.704               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 96.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.761               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.437               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.492               0.000 CLK_20M 
    Info (332119):    49.462               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 341.265 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 43.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.553               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.205               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.251               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.506               0.000 CLK_20M 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 342.230 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.154               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 98.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.532               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.265               0.000 CLK_20M 
    Info (332119):    49.249               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 346.624 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 686 megabytes
    Info: Processing ended: Fri Nov 03 14:21:55 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:21:55 2017
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:21:57 2017
Info: Command: quartus_eda -t d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (Verilog)" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation
Info: Quartus(args): logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (Verilog)} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation
Info: Using the specified user compiled library directory G:/verlog/logical_RTL/simulation
Info: Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used
Warning: Warning: File logical_RTL_run_msim_rtl_verilog.do already exists - backing up current file as logical_RTL_run_msim_rtl_verilog.do.bak11
Info: Info: Generated ModelSim-Altera script file G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_rtl_verilog.do File: G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_rtl_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Fri Nov 03 14:21:58 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 03 14:21:58 2017
Info: Command: quartus_eda -t d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (Verilog)" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation
Info: Quartus(args): logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (Verilog)} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation
Info: Using the specified user compiled library directory G:/verlog/logical_RTL/simulation
Warning: Warning: File logical_RTL_run_msim_gate_verilog.do already exists - backing up current file as logical_RTL_run_msim_gate_verilog.do.bak11
Info: Info: Generated ModelSim-Altera script file G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_gate_verilog.do File: G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_gate_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 466 megabytes
    Info: Processing ended: Fri Nov 03 14:21:59 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (204019): Generated file logical_RTL.vo in folder "G:/verlog/logical_RTL/simulation/modelsim/" for EDA simulation tool
Info (199047): Generated files "G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.mod" and "G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.data"
Info (199047): Generated files "G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.mod" and "G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.data"
Info (199047): Generated files "G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.mod" and "G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.data"
Info (199047): Generated files "G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.mod" and "G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.data"
Warning (199059): Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Warning (16097): Truncated pin name "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT" in IBIS Output File to "3_3_SCHMITT_TRIG" to comply with IBIS 4.2 standard
Info (199050): Generated IBIS Output File G:/verlog/logical_RTL/board/ibis/logical_RTL.ibs for board level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 259 warnings
    Info: Peak virtual memory: 585 megabytes
    Info: Processing ended: Fri Nov 03 14:22:02 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; On                        ;
; Truncate long hierarchy paths                                                                     ; On                        ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; On                        ;
; Maintain hierarchy                                                                                ; On                        ;
; Bring out device-wide set/reset signals as ports                                                  ; On                        ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; On                        ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; On                        ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On                        ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On                        ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------+
; Simulation Generated Files                               ;
+----------------------------------------------------------+
; Generated Files                                          ;
+----------------------------------------------------------+
; G:/verlog/logical_RTL/simulation/modelsim/logical_RTL.vo ;
+----------------------------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; IBIS    ;
; Board Timing Analysis Format  ; STAMP   ;
+-------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                                                 ;
;     G:/verlog/logical_RTL/board/ibis/logical_RTL.ibs                                                                   ;
; Board Timing Analysis                                                                                                  ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.mod    ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.data   ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.mod    ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.data   ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.mod  ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.data ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.mod                       ;
;     G:/verlog/logical_RTL/timing/stamp/G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.data                      ;
+------------------------------------------------------------------------------------------------------------------------+


