# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano Processor.srcs/sources_1/imports/Documents/CS/Computer systems/Lab 6/Lab 6.srcs/sources_1/imports/new/Slow_Clk.vhd" \

# Do not sort compile order
nosort
