

================================================================
== Vitis HLS Report for 'fft_config1_s'
================================================================
* Date:           Fri Jan  9 19:34:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3195|     3195|  31.950 us|  31.950 us|  3196|  3196|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |                      |                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |fft_syn_config1_6_U0  |fft_syn_config1_6  |     3195|     3195|  31.950 us|  31.950 us|  3195|  3195|       no|
        +----------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        3|   12|    9883|    7835|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|       -|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        3|   12|    9883|    7835|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    1|       2|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |fft_syn_config1_6_U0  |fft_syn_config1_6  |        3|  12|  9883|  7835|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |        3|  12|  9883|  7835|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ch3_in_dout     |   in|   32|       ap_fifo|        ch3_in|       pointer|
|ch3_in_empty_n  |   in|    1|       ap_fifo|        ch3_in|       pointer|
|ch3_in_read     |  out|    1|       ap_fifo|        ch3_in|       pointer|
|ch3_out_din     |  out|   32|       ap_fifo|       ch3_out|       pointer|
|ch3_out_full_n  |   in|    1|       ap_fifo|       ch3_out|       pointer|
|ch3_out_write   |  out|    1|       ap_fifo|       ch3_out|       pointer|
|stat3_s_din     |  out|    8|       ap_fifo|       stat3_s|       pointer|
|stat3_s_full_n  |   in|    1|       ap_fifo|       stat3_s|       pointer|
|stat3_s_write   |  out|    1|       ap_fifo|       stat3_s|       pointer|
|cfg3_s_dout     |   in|   16|       ap_fifo|        cfg3_s|       pointer|
|cfg3_s_empty_n  |   in|    1|       ap_fifo|        cfg3_s|       pointer|
|cfg3_s_read     |  out|    1|       ap_fifo|        cfg3_s|       pointer|
|ap_clk          |   in|    1|  ap_ctrl_none|  fft<config1>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|  fft<config1>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_none|  fft<config1>|  return value|
+----------------+-----+-----+--------------+--------------+--------------+

