22:26:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\zbl\Desktop\ov5640\vitis\test2\temp_xsdb_launch_script.tcl
22:26:53 INFO  : Registering command handlers for Vitis TCF services
22:26:55 INFO  : XSCT server has started successfully.
22:26:55 INFO  : plnx-install-location is set to ''
22:26:55 INFO  : Successfully done setting XSCT server connection channel  
22:26:56 INFO  : Successfully done setting workspace for the tool. 
22:26:56 INFO  : Successfully done query RDI_DATADIR 
22:26:56 INFO  : Platform repository initialization has completed.
22:30:43 INFO  : Result from executing command 'getProjects': system_wrapper
22:30:43 INFO  : Result from executing command 'getPlatforms': 
22:30:43 INFO  : Platform 'system_wrapper' is added to custom repositories.
22:30:54 INFO  : Platform 'system_wrapper' is added to custom repositories.
22:32:04 INFO  : Result from executing command 'getProjects': system_wrapper
22:32:04 INFO  : Result from executing command 'getPlatforms': system_wrapper|C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/system_wrapper.xpfm
22:32:04 INFO  : Checking for BSP changes to sync application flags for project 'test_cam_1280_720'...
22:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:36 INFO  : 'jtag frequency' command is executed.
22:32:36 INFO  : Context for 'APU' is selected.
22:32:36 INFO  : System reset is completed.
22:32:39 INFO  : 'after 3000' command is executed.
22:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:32:42 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper.bit"
22:32:42 INFO  : Context for 'APU' is selected.
22:32:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:42 INFO  : Context for 'APU' is selected.
22:32:42 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/_ide/psinit/ps7_init.tcl' is done.
22:32:43 INFO  : 'ps7_init' command is executed.
22:32:43 INFO  : 'ps7_post_config' command is executed.
22:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:43 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/Debug/test_cam_1280_720.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/Debug/test_cam_1280_720.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:43 INFO  : 'con' command is executed.
22:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:43 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test2\.sdk\launch_scripts\single_application_debug\debugger_test_cam_1280_720-default.tcl'
22:32:57 INFO  : Disconnected from the channel tcfchan#2.
22:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:58 INFO  : 'jtag frequency' command is executed.
22:32:58 INFO  : Context for 'APU' is selected.
22:32:58 INFO  : System reset is completed.
22:33:01 INFO  : 'after 3000' command is executed.
22:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:33:03 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper.bit"
22:33:04 INFO  : Context for 'APU' is selected.
22:33:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:04 INFO  : Context for 'APU' is selected.
22:33:04 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/_ide/psinit/ps7_init.tcl' is done.
22:33:04 INFO  : 'ps7_init' command is executed.
22:33:04 INFO  : 'ps7_post_config' command is executed.
22:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:04 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/Debug/test_cam_1280_720.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/Debug/test_cam_1280_720.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:04 INFO  : 'con' command is executed.
22:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:33:04 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test2\.sdk\launch_scripts\single_application_debug\debugger_test_cam_1280_720-default.tcl'
22:33:37 INFO  : Disconnected from the channel tcfchan#3.
22:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:38 INFO  : 'jtag frequency' command is executed.
22:33:38 INFO  : Context for 'APU' is selected.
22:33:38 INFO  : System reset is completed.
22:33:41 INFO  : 'after 3000' command is executed.
22:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:33:43 INFO  : FPGA configured successfully with bitstream "C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper.bit"
22:33:43 INFO  : Context for 'APU' is selected.
22:33:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
22:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:43 INFO  : Context for 'APU' is selected.
22:33:43 INFO  : Sourcing of 'C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/_ide/psinit/ps7_init.tcl' is done.
22:33:44 INFO  : 'ps7_init' command is executed.
22:33:44 INFO  : 'ps7_post_config' command is executed.
22:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:44 INFO  : The application 'C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/Debug/test_cam_1280_720.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/zbl/Desktop/ov5640/vitis/test2/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/zbl/Desktop/ov5640/vitis/test2/test_cam_1280_720/Debug/test_cam_1280_720.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:44 INFO  : 'con' command is executed.
22:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:33:44 INFO  : Launch script is exported to file 'C:\Users\zbl\Desktop\ov5640\vitis\test2\.sdk\launch_scripts\single_application_debug\debugger_test_cam_1280_720-default.tcl'
22:52:48 INFO  : Disconnected from the channel tcfchan#4.
