xst -intstyle ise -ifn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.xst" -ofn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.syr" 
xst -intstyle ise -ifn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.xst" -ofn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.syr" 
xst -intstyle ise -ifn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.xst" -ofn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.syr" 
xst -intstyle ise -ifn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.xst" -ofn "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_FINAL.syr" 
