{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667466264814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667466264815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:04:24 2022 " "Processing started: Thu Nov  3 16:04:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667466264815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466264815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466264815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667466264953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667466264953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/t_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.v 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/displayHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter_8bit.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/counter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4Part1 " "Found entity 1: Lab4Part1" {  } { { "Lab4Part1.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_counter_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_counter_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_counter_16bit " "Found entity 1: inc_counter_16bit" {  } { { "inc_counter_16bit.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/inc_counter_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4Part2 " "Found entity 1: Lab4Part2" {  } { { "Lab4Part2.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Part2.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_counter_26bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_counter_26bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_counter_26bit " "Found entity 1: inc_counter_26bit" {  } { { "inc_counter_26bit.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/inc_counter_26bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "Part3.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50mhz_en_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_50mhz_en_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_50mhz_en_1hz " "Found entity 1: clock_50mhz_en_1hz" {  } { { "clock_50mhz_en_1hz.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/clock_50mhz_en_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4part3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4Part3 " "Found entity 1: Lab4Part3" {  } { { "Lab4Part3.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667466269554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466269554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4Part3 " "Elaborating entity \"Lab4Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667466269566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_50mhz_en_1hz clock_50mhz_en_1hz:inst " "Elaborating entity \"clock_50mhz_en_1hz\" for hierarchy \"clock_50mhz_en_1hz:inst\"" {  } { { "Lab4Part3.bdf" "inst" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab4/Lab4Part3.bdf" { { 256 616 744 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667466269574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_counter_26bit clock_50mhz_en_1hz:inst\|inc_counter_26bit:C0 " "Elaborating entity \"inc_counter_26bit\" for hierarchy \"clock_50mhz_en_1hz:inst\|inc_counter_26bit:C0\"" {  } { { "clock_50mhz_en_1hz.v" "C0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab4/clock_50mhz_en_1hz.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667466269585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667466269862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667466270131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667466270131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667466270147 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667466270147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667466270147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667466270147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667466270154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:04:30 2022 " "Processing ended: Thu Nov  3 16:04:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667466270154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667466270154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667466270154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667466270154 ""}
