<html><body><samp><pre>
<!@TC:1655665806>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-UPLLRGT

# Sun Jun 19 21:10:06 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1655665808> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1655665808> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1655665808> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1655665808> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v" (library work)
Verilog syntax check successful!
File C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:1:8:1:18:@N:CG364:@XP_MSG">Structures.v(1)</a><!@TM:1655665808> | Synthesizing module Structures in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:1:0:1:6:@N:CG364:@XP_MSG">UART_packets.v(1)</a><!@TM:1655665808> | Synthesizing module work_C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v_unit in library work.
Selecting top level module Test
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v:3:7:3:22:@N:CG364:@XP_MSG">WriteController.v(3)</a><!@TM:1655665808> | Synthesizing module WriteController in library work.
Running optimization stage 1 on WriteController .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:3:7:3:21:@N:CG364:@XP_MSG">ReadController.v(3)</a><!@TM:1655665808> | Synthesizing module ReadController in library work.
Running optimization stage 1 on ReadController .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Destination[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL189:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Register bit opTxStream.Length[7] is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v:9:7:9:16:@N:CG364:@XP_MSG">Registers.v(9)</a><!@TM:1655665808> | Synthesizing module Registers in library work.
Running optimization stage 1 on Registers .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:19:7:19:11:@N:CG364:@XP_MSG">UART.v(19)</a><!@TM:1655665808> | Synthesizing module UART in library work.
Running optimization stage 1 on UART .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:4:7:4:19:@N:CG364:@XP_MSG">UART_packets.v(4)</a><!@TM:1655665808> | Synthesizing module UART_Packets in library work.
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:154:5:154:13:@N:CG793:@XP_MSG">UART_packets.v(154)</a><!@TM:1655665808> | Ignoring system task $display
<a name=error3></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:59:14:59:25:@E:CG410:@XP_MSG">UART_packets.v(59)</a><!@TM:1655665808> | Only one assignment is legal on UART_TxBusy</font>
<a name=error4></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:62:14:62:26:@E:CG410:@XP_MSG">UART_packets.v(62)</a><!@TM:1655665808> | Only one assignment is legal on UART_RX_DATA</font>
<a name=error5></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:63:14:63:26:@E:CG410:@XP_MSG">UART_packets.v(63)</a><!@TM:1655665808> | Only one assignment is legal on UART_RxValid</font>
Running optimization stage 1 on UART_Packets .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxBusy. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_RxValid. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_RX_DATA[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@W:CL169:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Pruning unused register UART_TxData_cl[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:84:2:84:6:@W:CL177:@XP_MSG">UART_packets.v(84)</a><!@TM:1655665808> | Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:3:7:3:11:@N:CG364:@XP_MSG">Test.v(3)</a><!@TM:1655665808> | Synthesizing module Test in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:34:17:34:31:@W:CG781:@XP_MSG">Test.v(34)</a><!@TM:1655665808> | Input opTxReady on instance readController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<a name=error6></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.Valid</font>
<a name=error7></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.Data</font>
<a name=error8></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.EoP</font>
<a name=error9></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.SoP</font>
<a name=error10></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.Length</font>
<a name=error11></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.Destination</font>
<a name=error12></a><font color=red>@E:<a href="@E:CG410:@XP_HELP">CG410</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:62:16:62:26:@E:CG410:@XP_MSG">Test.v(62)</a><!@TM:1655665808> | Only one assignment is legal on opRxStream.Source</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v:13:13:13:26:@W:CG360:@XP_MSG">Test.v(13)</a><!@TM:1655665808> | Removing wire opReadAddress, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:13:14:13:20:@W:CG133:@XP_MSG">Structures.v(13)</a><!@TM:1655665808> | Object ipTxStream.Source is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:14:14:14:25:@W:CG133:@XP_MSG">Structures.v(14)</a><!@TM:1655665808> | Object ipTxStream.Destination is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:15:14:15:20:@W:CG133:@XP_MSG">Structures.v(15)</a><!@TM:1655665808> | Object ipTxStream.Length is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:16:10:16:13:@W:CG133:@XP_MSG">Structures.v(16)</a><!@TM:1655665808> | Object ipTxStream.SoP is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:17:10:17:13:@W:CG133:@XP_MSG">Structures.v(17)</a><!@TM:1655665808> | Object ipTxStream.EoP is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:18:14:18:18:@W:CG133:@XP_MSG">Structures.v(18)</a><!@TM:1655665808> | Object ipTxStream.Data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:19:10:19:15:@W:CG133:@XP_MSG">Structures.v(19)</a><!@TM:1655665808> | Object ipTxStream.Valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:3:14:3:24:@W:CG133:@XP_MSG">Structures.v(3)</a><!@TM:1655665808> | Object readRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:4:13:4:20:@W:CG133:@XP_MSG">Structures.v(4)</a><!@TM:1655665808> | Object readRegisters.Buttons is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on Test .......
Running optimization stage 2 on Test .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:3:14:3:24:@A:CL153:@XP_MSG">Structures.v(3)</a><!@TM:1655665808> | *Unassigned bits of readRegisters.ClockTicks[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:4:13:4:20:@A:CL153:@XP_MSG">Structures.v(4)</a><!@TM:1655665808> | *Unassigned bits of readRegisters.Buttons[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:13:14:13:20:@A:CL153:@XP_MSG">Structures.v(13)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.Source[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:14:14:14:25:@A:CL153:@XP_MSG">Structures.v(14)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.Destination[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:15:14:15:20:@A:CL153:@XP_MSG">Structures.v(15)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.Length[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:16:10:16:13:@A:CL153:@XP_MSG">Structures.v(16)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.SoP are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:17:10:17:13:@A:CL153:@XP_MSG">Structures.v(17)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.EoP are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:18:14:18:18:@A:CL153:@XP_MSG">Structures.v(18)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.Data[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v:19:10:19:15:@A:CL153:@XP_MSG">Structures.v(19)</a><!@TM:1655665808> | *Unassigned bits of ipTxStream.Valid are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on UART_Packets .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@N:CL189:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Register bit opRxStream.EoP is always 1.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@N:CL201:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v:66:1:66:7:@N:CL201:@XP_MSG">UART_packets.v(66)</a><!@TM:1655665808> | Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
Running optimization stage 2 on UART .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@N:CL189:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Register bit rxCounter[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@N:CL189:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Register bit txCounter[10] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@W:CL260:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@W:CL260:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@N:CL189:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Register bit rxCounter[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@N:CL189:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Register bit txCounter[9] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@W:CL260:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@W:CL260:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v:53:1:53:7:@N:CL201:@XP_MSG">UART.v(53)</a><!@TM:1655665808> | Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
Running optimization stage 2 on Registers .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v:17:22:17:30:@W:CL246:@XP_MSG">Registers.v(17)</a><!@TM:1655665808> | Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on ReadController .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:30:2:30:8:@N:CL201:@XP_MSG">ReadController.v(30)</a><!@TM:1655665808> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:8:24:8:34:@W:CL246:@XP_MSG">ReadController.v(8)</a><!@TM:1655665808> | Input port bits 18 to 9 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v:7:24:7:33:@N:CL159:@XP_MSG">ReadController.v(7)</a><!@TM:1655665808> | Input opTxReady is unused.
Running optimization stage 2 on WriteController .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v:23:2:23:8:@N:CL189:@XP_MSG">WriteController.v(23)</a><!@TM:1655665808> | Register bit dataLength[3] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v:23:2:23:8:@W:CL260:@XP_MSG">WriteController.v(23)</a><!@TM:1655665808> | Pruning register bit 3 of dataLength[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v:23:2:23:8:@N:CL201:@XP_MSG">WriteController.v(23)</a><!@TM:1655665808> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000011
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v:6:24:6:34:@W:CL246:@XP_MSG">WriteController.v(6)</a><!@TM:1655665808> | Input port bits 26 to 11 of ipTxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</font>

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\layer0.rt.csv

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 19 21:10:08 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 19 21:10:08 2022

###########################################################]

</pre></samp></body></html>
