
#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_


/*
 * Base addresses of FLASH and SAM memories
 * */
#define FLASH_BASE_ADDR			0x08000000UL
#define SRAM_BASE_ADDR			0x20000000UL
#define ROM_BASE_ADDR			0x1FFF0000UL


/*
 * AHBx and APBx Bus Peripheral base addresses
 */
#define APB1_BASE_ADDR			0x40000000UL
#define APB2_BASE_ADDR			0x40010000UL
#define AHB1_BASE_ADDR			0x40020000UL
#define AHB2_BASE_ADDR			0X50000000UL

#endif /* INC_STM32F411XX_H_ */
