ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM3_Init,"ax",%progbits
  20              		.align	2
  21              		.global	MX_TIM3_Init
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM3_Init:
  26              	.LFB65:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * File Name          : TIM.c
   4:Core/Src/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/tim.c ****   *                      of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 2


  32:Core/Src/tim.c **** void MX_TIM3_Init(void)
  33:Core/Src/tim.c **** {
  28              		.loc 1 33 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8DB0     		sub	sp, sp, #52
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 56
  34:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  39              		.loc 1 34 0
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  35:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 35 0
  46 000e 0023     		movs	r3, #0
  47 0010 0193     		str	r3, [sp, #4]
  48 0012 0293     		str	r3, [sp, #8]
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   htim3.Instance = TIM3;
  49              		.loc 1 37 0
  50 0014 1048     		ldr	r0, .L5
  51 0016 114A     		ldr	r2, .L5+4
  52 0018 0260     		str	r2, [r0]
  38:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  53              		.loc 1 38 0
  54 001a 4360     		str	r3, [r0, #4]
  39:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  55              		.loc 1 39 0
  56 001c 8360     		str	r3, [r0, #8]
  40:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  57              		.loc 1 40 0
  58 001e 4FF6FF72 		movw	r2, #65535
  59 0022 C260     		str	r2, [r0, #12]
  41:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  60              		.loc 1 41 0
  61 0024 0361     		str	r3, [r0, #16]
  42:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  62              		.loc 1 42 0
  63 0026 8361     		str	r3, [r0, #24]
  43:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  64              		.loc 1 43 0
  65 0028 0123     		movs	r3, #1
  66 002a 0393     		str	r3, [sp, #12]
  44:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  45:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  67              		.loc 1 45 0
  68 002c 0593     		str	r3, [sp, #20]
  46:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  47:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 3


  48:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  49:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  69              		.loc 1 49 0
  70 002e 0993     		str	r3, [sp, #36]
  50:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  51:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  52:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  71              		.loc 1 52 0
  72 0030 03A9     		add	r1, sp, #12
  73 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  74              	.LVL1:
  75 0036 08B1     		cbz	r0, .L2
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  76              		.loc 1 54 0
  77 0038 FFF7FEFF 		bl	Error_Handler
  78              	.LVL2:
  79              	.L2:
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  80              		.loc 1 56 0
  81 003c 0023     		movs	r3, #0
  82 003e 0193     		str	r3, [sp, #4]
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  83              		.loc 1 57 0
  84 0040 0293     		str	r3, [sp, #8]
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  85              		.loc 1 58 0
  86 0042 01A9     		add	r1, sp, #4
  87 0044 0448     		ldr	r0, .L5
  88 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  89              	.LVL3:
  90 004a 08B1     		cbz	r0, .L1
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  91              		.loc 1 60 0
  92 004c FFF7FEFF 		bl	Error_Handler
  93              	.LVL4:
  94              	.L1:
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** }
  95              		.loc 1 63 0
  96 0050 0DB0     		add	sp, sp, #52
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 4
  99              		@ sp needed
 100 0052 5DF804FB 		ldr	pc, [sp], #4
 101              	.L6:
 102 0056 00BF     		.align	2
 103              	.L5:
 104 0058 00000000 		.word	htim3
 105 005c 00040040 		.word	1073742848
 106              		.cfi_endproc
 107              	.LFE65:
 109              		.section	.text.MX_TIM4_Init,"ax",%progbits
 110              		.align	2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 4


 111              		.global	MX_TIM4_Init
 112              		.thumb
 113              		.thumb_func
 115              	MX_TIM4_Init:
 116              	.LFB66:
  64:Core/Src/tim.c **** /* TIM4 init function */
  65:Core/Src/tim.c **** void MX_TIM4_Init(void)
  66:Core/Src/tim.c **** {
 117              		.loc 1 66 0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 48
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 00B5     		push	{lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 14, -4
 125 0002 8DB0     		sub	sp, sp, #52
 126              	.LCFI4:
 127              		.cfi_def_cfa_offset 56
  67:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 128              		.loc 1 67 0
 129 0004 2422     		movs	r2, #36
 130 0006 0021     		movs	r1, #0
 131 0008 03A8     		add	r0, sp, #12
 132 000a FFF7FEFF 		bl	memset
 133              	.LVL5:
  68:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 134              		.loc 1 68 0
 135 000e 0023     		movs	r3, #0
 136 0010 0193     		str	r3, [sp, #4]
 137 0012 0293     		str	r3, [sp, #8]
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   htim4.Instance = TIM4;
 138              		.loc 1 70 0
 139 0014 1048     		ldr	r0, .L11
 140 0016 114A     		ldr	r2, .L11+4
 141 0018 0260     		str	r2, [r0]
  71:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 142              		.loc 1 71 0
 143 001a 4360     		str	r3, [r0, #4]
  72:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 144              		.loc 1 72 0
 145 001c 8360     		str	r3, [r0, #8]
  73:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 146              		.loc 1 73 0
 147 001e 4FF6FF72 		movw	r2, #65535
 148 0022 C260     		str	r2, [r0, #12]
  74:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 149              		.loc 1 74 0
 150 0024 0361     		str	r3, [r0, #16]
  75:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 151              		.loc 1 75 0
 152 0026 8361     		str	r3, [r0, #24]
  76:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 153              		.loc 1 76 0
 154 0028 0123     		movs	r3, #1
 155 002a 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 5


  77:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 156              		.loc 1 78 0
 157 002c 0593     		str	r3, [sp, #20]
  79:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 158              		.loc 1 82 0
 159 002e 0993     		str	r3, [sp, #36]
  83:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  84:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  85:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 160              		.loc 1 85 0
 161 0030 03A9     		add	r1, sp, #12
 162 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 163              	.LVL6:
 164 0036 08B1     		cbz	r0, .L8
  86:Core/Src/tim.c ****   {
  87:Core/Src/tim.c ****     Error_Handler();
 165              		.loc 1 87 0
 166 0038 FFF7FEFF 		bl	Error_Handler
 167              	.LVL7:
 168              	.L8:
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 169              		.loc 1 89 0
 170 003c 0023     		movs	r3, #0
 171 003e 0193     		str	r3, [sp, #4]
  90:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 172              		.loc 1 90 0
 173 0040 0293     		str	r3, [sp, #8]
  91:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 174              		.loc 1 91 0
 175 0042 01A9     		add	r1, sp, #4
 176 0044 0448     		ldr	r0, .L11
 177 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 178              	.LVL8:
 179 004a 08B1     		cbz	r0, .L7
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
 180              		.loc 1 93 0
 181 004c FFF7FEFF 		bl	Error_Handler
 182              	.LVL9:
 183              	.L7:
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c **** }
 184              		.loc 1 96 0
 185 0050 0DB0     		add	sp, sp, #52
 186              	.LCFI5:
 187              		.cfi_def_cfa_offset 4
 188              		@ sp needed
 189 0052 5DF804FB 		ldr	pc, [sp], #4
 190              	.L12:
 191 0056 00BF     		.align	2
 192              	.L11:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 6


 193 0058 00000000 		.word	htim4
 194 005c 00080040 		.word	1073743872
 195              		.cfi_endproc
 196              	.LFE66:
 198              		.section	.text.MX_TIM5_Init,"ax",%progbits
 199              		.align	2
 200              		.global	MX_TIM5_Init
 201              		.thumb
 202              		.thumb_func
 204              	MX_TIM5_Init:
 205              	.LFB67:
  97:Core/Src/tim.c **** /* TIM5 init function */
  98:Core/Src/tim.c **** void MX_TIM5_Init(void)
  99:Core/Src/tim.c **** {
 206              		.loc 1 99 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 48
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210 0000 00B5     		push	{lr}
 211              	.LCFI6:
 212              		.cfi_def_cfa_offset 4
 213              		.cfi_offset 14, -4
 214 0002 8DB0     		sub	sp, sp, #52
 215              	.LCFI7:
 216              		.cfi_def_cfa_offset 56
 100:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 217              		.loc 1 100 0
 218 0004 2422     		movs	r2, #36
 219 0006 0021     		movs	r1, #0
 220 0008 03A8     		add	r0, sp, #12
 221 000a FFF7FEFF 		bl	memset
 222              	.LVL10:
 101:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 223              		.loc 1 101 0
 224 000e 0023     		movs	r3, #0
 225 0010 0193     		str	r3, [sp, #4]
 226 0012 0293     		str	r3, [sp, #8]
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   htim5.Instance = TIM5;
 227              		.loc 1 103 0
 228 0014 1048     		ldr	r0, .L17
 229 0016 114A     		ldr	r2, .L17+4
 230 0018 0260     		str	r2, [r0]
 104:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 231              		.loc 1 104 0
 232 001a 4360     		str	r3, [r0, #4]
 105:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 233              		.loc 1 105 0
 234 001c 8360     		str	r3, [r0, #8]
 106:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 235              		.loc 1 106 0
 236 001e 4FF6FF72 		movw	r2, #65535
 237 0022 C260     		str	r2, [r0, #12]
 107:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 238              		.loc 1 107 0
 239 0024 0361     		str	r3, [r0, #16]
 108:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 7


 240              		.loc 1 108 0
 241 0026 8361     		str	r3, [r0, #24]
 109:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 242              		.loc 1 109 0
 243 0028 0123     		movs	r3, #1
 244 002a 0393     		str	r3, [sp, #12]
 110:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 111:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 245              		.loc 1 111 0
 246 002c 0593     		str	r3, [sp, #20]
 112:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 113:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 114:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 115:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 247              		.loc 1 115 0
 248 002e 0993     		str	r3, [sp, #36]
 116:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 117:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 118:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 249              		.loc 1 118 0
 250 0030 03A9     		add	r1, sp, #12
 251 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 252              	.LVL11:
 253 0036 08B1     		cbz	r0, .L14
 119:Core/Src/tim.c ****   {
 120:Core/Src/tim.c ****     Error_Handler();
 254              		.loc 1 120 0
 255 0038 FFF7FEFF 		bl	Error_Handler
 256              	.LVL12:
 257              	.L14:
 121:Core/Src/tim.c ****   }
 122:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 258              		.loc 1 122 0
 259 003c 0023     		movs	r3, #0
 260 003e 0193     		str	r3, [sp, #4]
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 261              		.loc 1 123 0
 262 0040 0293     		str	r3, [sp, #8]
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 263              		.loc 1 124 0
 264 0042 01A9     		add	r1, sp, #4
 265 0044 0448     		ldr	r0, .L17
 266 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 267              	.LVL13:
 268 004a 08B1     		cbz	r0, .L13
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 269              		.loc 1 126 0
 270 004c FFF7FEFF 		bl	Error_Handler
 271              	.LVL14:
 272              	.L13:
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c **** }
 273              		.loc 1 129 0
 274 0050 0DB0     		add	sp, sp, #52
 275              	.LCFI8:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 8


 276              		.cfi_def_cfa_offset 4
 277              		@ sp needed
 278 0052 5DF804FB 		ldr	pc, [sp], #4
 279              	.L18:
 280 0056 00BF     		.align	2
 281              	.L17:
 282 0058 00000000 		.word	htim5
 283 005c 000C0040 		.word	1073744896
 284              		.cfi_endproc
 285              	.LFE67:
 287              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 288              		.align	2
 289              		.global	HAL_TIM_Encoder_MspInit
 290              		.thumb
 291              		.thumb_func
 293              	HAL_TIM_Encoder_MspInit:
 294              	.LFB68:
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 132:Core/Src/tim.c **** {
 295              		.loc 1 132 0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 40
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              	.LVL15:
 300 0000 00B5     		push	{lr}
 301              	.LCFI9:
 302              		.cfi_def_cfa_offset 4
 303              		.cfi_offset 14, -4
 304 0002 8BB0     		sub	sp, sp, #44
 305              	.LCFI10:
 306              		.cfi_def_cfa_offset 48
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 307              		.loc 1 134 0
 308 0004 0023     		movs	r3, #0
 309 0006 0693     		str	r3, [sp, #24]
 310 0008 0793     		str	r3, [sp, #28]
 311 000a 0893     		str	r3, [sp, #32]
 312 000c 0993     		str	r3, [sp, #36]
 135:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 313              		.loc 1 135 0
 314 000e 0368     		ldr	r3, [r0]
 315 0010 314A     		ldr	r2, .L24
 316 0012 9342     		cmp	r3, r2
 317 0014 21D1     		bne	.L20
 318              	.LBB2:
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 140:Core/Src/tim.c ****     /* TIM3 clock enable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 319              		.loc 1 141 0
 320 0016 314B     		ldr	r3, .L24+4
 321 0018 DA69     		ldr	r2, [r3, #28]
 322 001a 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 9


 323 001e DA61     		str	r2, [r3, #28]
 324 0020 DA69     		ldr	r2, [r3, #28]
 325 0022 02F00202 		and	r2, r2, #2
 326 0026 0092     		str	r2, [sp]
 327 0028 009A     		ldr	r2, [sp]
 328              	.LBE2:
 329              	.LBB3:
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 330              		.loc 1 143 0
 331 002a 9A69     		ldr	r2, [r3, #24]
 332 002c 42F01002 		orr	r2, r2, #16
 333 0030 9A61     		str	r2, [r3, #24]
 334 0032 9B69     		ldr	r3, [r3, #24]
 335 0034 03F01003 		and	r3, r3, #16
 336 0038 0193     		str	r3, [sp, #4]
 337 003a 019B     		ldr	r3, [sp, #4]
 338              	.LBE3:
 144:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 145:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 146:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 147:Core/Src/tim.c ****     */
 148:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 339              		.loc 1 148 0
 340 003c 0AA9     		add	r1, sp, #40
 341 003e C023     		movs	r3, #192
 342 0040 41F8103D 		str	r3, [r1, #-16]!
 149:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 150:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 343              		.loc 1 151 0
 344 0044 2648     		ldr	r0, .L24+8
 345              	.LVL16:
 346 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL17:
 348              	.LBB4:
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 349              		.loc 1 153 0
 350 004a 264A     		ldr	r2, .L24+12
 351 004c 5368     		ldr	r3, [r2, #4]
 352              	.LVL18:
 353 004e 43F0E063 		orr	r3, r3, #117440512
 354              	.LVL19:
 355 0052 43F44063 		orr	r3, r3, #3072
 356              	.LVL20:
 357 0056 5360     		str	r3, [r2, #4]
 358              	.LBE4:
 359 0058 3AE0     		b	.L19
 360              	.LVL21:
 361              	.L20:
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 158:Core/Src/tim.c ****   }
 159:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 10


 362              		.loc 1 159 0
 363 005a 234A     		ldr	r2, .L24+16
 364 005c 9342     		cmp	r3, r2
 365 005e 1AD1     		bne	.L22
 366              	.LBB5:
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 164:Core/Src/tim.c ****     /* TIM4 clock enable */
 165:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 367              		.loc 1 165 0
 368 0060 1E4B     		ldr	r3, .L24+4
 369 0062 DA69     		ldr	r2, [r3, #28]
 370 0064 42F00402 		orr	r2, r2, #4
 371 0068 DA61     		str	r2, [r3, #28]
 372 006a DA69     		ldr	r2, [r3, #28]
 373 006c 02F00402 		and	r2, r2, #4
 374 0070 0292     		str	r2, [sp, #8]
 375 0072 029A     		ldr	r2, [sp, #8]
 376              	.LBE5:
 377              	.LBB6:
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 378              		.loc 1 167 0
 379 0074 9A69     		ldr	r2, [r3, #24]
 380 0076 42F00802 		orr	r2, r2, #8
 381 007a 9A61     		str	r2, [r3, #24]
 382 007c 9B69     		ldr	r3, [r3, #24]
 383 007e 03F00803 		and	r3, r3, #8
 384 0082 0393     		str	r3, [sp, #12]
 385 0084 039B     		ldr	r3, [sp, #12]
 386              	.LBE6:
 168:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 169:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 170:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 171:Core/Src/tim.c ****     */
 172:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 387              		.loc 1 172 0
 388 0086 0AA9     		add	r1, sp, #40
 389 0088 C023     		movs	r3, #192
 390 008a 41F8103D 		str	r3, [r1, #-16]!
 173:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 174:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 391              		.loc 1 175 0
 392 008e 1748     		ldr	r0, .L24+20
 393              	.LVL22:
 394 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 395              	.LVL23:
 396 0094 1CE0     		b	.L19
 397              	.LVL24:
 398              	.L22:
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 11


 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 399              		.loc 1 181 0
 400 0096 164A     		ldr	r2, .L24+24
 401 0098 9342     		cmp	r3, r2
 402 009a 19D1     		bne	.L19
 403              	.LBB7:
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 186:Core/Src/tim.c ****     /* TIM5 clock enable */
 187:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 404              		.loc 1 187 0
 405 009c 0F4B     		ldr	r3, .L24+4
 406 009e DA69     		ldr	r2, [r3, #28]
 407 00a0 42F00802 		orr	r2, r2, #8
 408 00a4 DA61     		str	r2, [r3, #28]
 409 00a6 DA69     		ldr	r2, [r3, #28]
 410 00a8 02F00802 		and	r2, r2, #8
 411 00ac 0492     		str	r2, [sp, #16]
 412 00ae 049A     		ldr	r2, [sp, #16]
 413              	.LBE7:
 414              	.LBB8:
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 415              		.loc 1 189 0
 416 00b0 9A69     		ldr	r2, [r3, #24]
 417 00b2 42F00402 		orr	r2, r2, #4
 418 00b6 9A61     		str	r2, [r3, #24]
 419 00b8 9B69     		ldr	r3, [r3, #24]
 420 00ba 03F00403 		and	r3, r3, #4
 421 00be 0593     		str	r3, [sp, #20]
 422 00c0 059B     		ldr	r3, [sp, #20]
 423              	.LBE8:
 190:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 191:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 192:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 193:Core/Src/tim.c ****     */
 194:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 424              		.loc 1 194 0
 425 00c2 0AA9     		add	r1, sp, #40
 426 00c4 0323     		movs	r3, #3
 427 00c6 41F8103D 		str	r3, [r1, #-16]!
 195:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 196:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 428              		.loc 1 197 0
 429 00ca 0A48     		ldr	r0, .L24+28
 430              	.LVL25:
 431 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL26:
 433              	.L19:
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 12


 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c **** }
 434              		.loc 1 203 0
 435 00d0 0BB0     		add	sp, sp, #44
 436              	.LCFI11:
 437              		.cfi_def_cfa_offset 4
 438              		@ sp needed
 439 00d2 5DF804FB 		ldr	pc, [sp], #4
 440              	.L25:
 441 00d6 00BF     		.align	2
 442              	.L24:
 443 00d8 00040040 		.word	1073742848
 444 00dc 00100240 		.word	1073876992
 445 00e0 00100140 		.word	1073811456
 446 00e4 00000140 		.word	1073807360
 447 00e8 00080040 		.word	1073743872
 448 00ec 000C0140 		.word	1073810432
 449 00f0 000C0040 		.word	1073744896
 450 00f4 00080140 		.word	1073809408
 451              		.cfi_endproc
 452              	.LFE68:
 454              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 455              		.align	2
 456              		.global	HAL_TIM_Encoder_MspDeInit
 457              		.thumb
 458              		.thumb_func
 460              	HAL_TIM_Encoder_MspDeInit:
 461              	.LFB69:
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 206:Core/Src/tim.c **** {
 462              		.loc 1 206 0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              	.LVL27:
 467 0000 08B5     		push	{r3, lr}
 468              	.LCFI12:
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 3, -8
 471              		.cfi_offset 14, -4
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 472              		.loc 1 208 0
 473 0002 0368     		ldr	r3, [r0]
 474 0004 144A     		ldr	r2, .L31
 475 0006 9342     		cmp	r3, r2
 476 0008 0AD1     		bne	.L27
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 213:Core/Src/tim.c ****     /* Peripheral clock disable */
 214:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 477              		.loc 1 214 0
 478 000a 02F50332 		add	r2, r2, #134144
 479 000e D369     		ldr	r3, [r2, #28]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 13


 480 0010 23F00203 		bic	r3, r3, #2
 481 0014 D361     		str	r3, [r2, #28]
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 217:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 218:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 219:Core/Src/tim.c ****     */
 220:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 482              		.loc 1 220 0
 483 0016 C021     		movs	r1, #192
 484 0018 1048     		ldr	r0, .L31+4
 485              	.LVL28:
 486 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 487              	.LVL29:
 488 001e 08BD     		pop	{r3, pc}
 489              	.LVL30:
 490              	.L27:
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 225:Core/Src/tim.c ****   }
 226:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 491              		.loc 1 226 0
 492 0020 0F4A     		ldr	r2, .L31+8
 493 0022 9342     		cmp	r3, r2
 494 0024 0AD1     		bne	.L29
 227:Core/Src/tim.c ****   {
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 231:Core/Src/tim.c ****     /* Peripheral clock disable */
 232:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 495              		.loc 1 232 0
 496 0026 02F50232 		add	r2, r2, #133120
 497 002a D369     		ldr	r3, [r2, #28]
 498 002c 23F00403 		bic	r3, r3, #4
 499 0030 D361     		str	r3, [r2, #28]
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 235:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 236:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 237:Core/Src/tim.c ****     */
 238:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 500              		.loc 1 238 0
 501 0032 C021     		movs	r1, #192
 502 0034 0B48     		ldr	r0, .L31+12
 503              	.LVL31:
 504 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 505              	.LVL32:
 506 003a 08BD     		pop	{r3, pc}
 507              	.LVL33:
 508              	.L29:
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 14


 243:Core/Src/tim.c ****   }
 244:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 509              		.loc 1 244 0
 510 003c 0A4A     		ldr	r2, .L31+16
 511 003e 9342     		cmp	r3, r2
 512 0040 09D1     		bne	.L26
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 249:Core/Src/tim.c ****     /* Peripheral clock disable */
 250:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 513              		.loc 1 250 0
 514 0042 02F50132 		add	r2, r2, #132096
 515 0046 D369     		ldr	r3, [r2, #28]
 516 0048 23F00803 		bic	r3, r3, #8
 517 004c D361     		str	r3, [r2, #28]
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 253:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 254:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 255:Core/Src/tim.c ****     */
 256:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 518              		.loc 1 256 0
 519 004e 0321     		movs	r1, #3
 520 0050 0648     		ldr	r0, .L31+20
 521              	.LVL34:
 522 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 523              	.LVL35:
 524              	.L26:
 525 0056 08BD     		pop	{r3, pc}
 526              	.L32:
 527              		.align	2
 528              	.L31:
 529 0058 00040040 		.word	1073742848
 530 005c 00100140 		.word	1073811456
 531 0060 00080040 		.word	1073743872
 532 0064 000C0140 		.word	1073810432
 533 0068 000C0040 		.word	1073744896
 534 006c 00080140 		.word	1073809408
 535              		.cfi_endproc
 536              	.LFE69:
 538              		.comm	htim5,64,4
 539              		.comm	htim4,64,4
 540              		.comm	htim3,64,4
 541              		.text
 542              	.Letext0:
 543              		.file 2 "d:\\devtools\\gcc-arm\\arm-none-eabi\\include\\machine\\_default_types.h"
 544              		.file 3 "d:\\devtools\\gcc-arm\\arm-none-eabi\\include\\sys\\_stdint.h"
 545              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 546              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 547              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 548              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 549              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 550              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
 551              		.file 10 "Core/Inc/main.h"
 552              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 15


ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:20     .text.MX_TIM3_Init:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:25     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:104    .text.MX_TIM3_Init:00000058 $d
                            *COM*:00000040 htim3
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:110    .text.MX_TIM4_Init:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:115    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:193    .text.MX_TIM4_Init:00000058 $d
                            *COM*:00000040 htim4
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:199    .text.MX_TIM5_Init:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:204    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:282    .text.MX_TIM5_Init:00000058 $d
                            *COM*:00000040 htim5
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:288    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:293    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:443    .text.HAL_TIM_Encoder_MspInit:000000d8 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:455    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:460    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccAhDGbc.s:529    .text.HAL_TIM_Encoder_MspDeInit:00000058 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
Error_Handler
HAL_TIMEx_MasterConfigSynchronization
HAL_GPIO_Init
HAL_GPIO_DeInit
