0.7
2020.2
Nov  8 2024
22:36:55
/home/user11/work/test_18/test_18.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/user11/work/test_18/test_18.srcs/sources_1/new/clock.v,1755562258,verilog,,/home/user11/work/test_18/test_18.srcs/sources_1/new/test.v,,clock_div_100,,,,,,,,
/home/user11/work/test_18/test_18.srcs/sources_1/new/countre.v,1755840605,verilog,,,,I2C_master;btn_cntr;debounce;dht11_cntr;fnd_cntr;hcsr_cntr;i2c_lcd_send_byte;keypad_cntr;pwm_led_128step,,,,,,,,
/home/user11/work/test_18/test_18.srcs/sources_1/new/test.v,1754963554,verilog,,/home/user11/work/test_18/test_18.srcs/sources_1/new/countre.v,,bin_to_dec;edge_detector_p;ring_counter;ring_counter_led;ring_counter_p;ring_counter_shift,,,,,,,,
