#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bb30c76670 .scope module, "test_r_type" "test_r_type" 2 4;
 .timescale -9 -12;
v000001bb30c9e2f0_0 .net "address", 25 0, v000001bb30c83920_0;  1 drivers
v000001bb30c9ed90_0 .net "alu_control", 3 0, v000001bb30c11510_0;  1 drivers
v000001bb30c9e9d0_0 .net "alu_op", 3 0, v000001bb30c6ca10_0;  1 drivers
v000001bb30c9de90_0 .net "alu_overflow", 0 0, v000001bb30cf43d0_0;  1 drivers
v000001bb30c9d990_0 .net "alu_src", 0 0, v000001bb30cf4470_0;  1 drivers
v000001bb30c9d5d0_0 .net "alu_zero", 0 0, v000001bb30cf4510_0;  1 drivers
v000001bb30c9ea70_0 .net "branch", 0 0, v000001bb30c9cf20_0;  1 drivers
v000001bb30c9e070_0 .var "clk", 0 0;
v000001bb30c9d210_0 .net "current_state", 4 0, L_000001bb30c16080;  1 drivers
v000001bb30c9e4d0_0 .var "div_zero", 0 0;
v000001bb30c9dd50_0 .net "funct", 5 0, v000001bb30c9cb60_0;  1 drivers
v000001bb30c9d350_0 .net "immediate", 15 0, v000001bb30c9c480_0;  1 drivers
v000001bb30c9d3f0_0 .var "instruction", 31 0;
v000001bb30c9dad0_0 .net "jump", 0 0, v000001bb30c9c8e0_0;  1 drivers
v000001bb30c9e6b0_0 .net "load_size_control", 1 0, v000001bb30c9c0c0_0;  1 drivers
v000001bb30c9d490_0 .net "mem_read", 0 0, v000001bb30c9c840_0;  1 drivers
v000001bb30c9eb10_0 .net "mem_to_reg", 0 0, v000001bb30c9c520_0;  1 drivers
v000001bb30c9da30_0 .net "mem_write", 0 0, v000001bb30c9cde0_0;  1 drivers
v000001bb30c9d530_0 .net "opcode", 5 0, v000001bb30c9c160_0;  1 drivers
v000001bb30c9d850_0 .var "overflow", 0 0;
v000001bb30c9e390_0 .net "pc_source", 1 0, v000001bb30c9ca20_0;  1 drivers
v000001bb30c9ebb0_0 .net "pc_write", 0 0, v000001bb30c9cc00_0;  1 drivers
v000001bb30c9d670_0 .net "pc_write_cond", 0 0, v000001bb30c9cd40_0;  1 drivers
v000001bb30c9e570_0 .net "rd", 4 0, v000001bb30c9c660_0;  1 drivers
v000001bb30c9e610_0 .net "reg_dst", 0 0, v000001bb30c9c200_0;  1 drivers
v000001bb30c9ec50_0 .net "reg_write", 0 0, v000001bb30c9ce80_0;  1 drivers
v000001bb30c9d710_0 .var "reset", 0 0;
v000001bb30c9ecf0_0 .net "rs", 4 0, v000001bb30c9cac0_0;  1 drivers
v000001bb30c9db70_0 .net "rt", 4 0, v000001bb30c9c3e0_0;  1 drivers
v000001bb30c9d7b0_0 .net "shamt", 4 0, v000001bb30c9c340_0;  1 drivers
v000001bb30c9dcb0_0 .net "store_size_control", 1 0, v000001bb30c9e250_0;  1 drivers
v000001bb30c9e430_0 .var "zero_flag", 0 0;
S_000001bb30c828f0 .scope task, "execute_addiu" "execute_addiu" 2 128, 2 128 0, S_000001bb30c76670;
 .timescale -9 -12;
v000001bb30c82a80_0 .var "imm", 15 0;
v000001bb30c6a2a0_0 .var "rs", 4 0;
v000001bb30c78620_0 .var "rt", 4 0;
TD_test_r_type.execute_addiu ;
    %vpi_call 2 133 "$display", "  Executando: ADDIU $%0d, $%0d, %0d", v000001bb30c78620_0, v000001bb30c6a2a0_0, v000001bb30c82a80_0 {0 0 0};
    %pushi/vec4 9, 0, 6;
    %load/vec4 v000001bb30c6a2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bb30c78620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bb30c82a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bb30c9d3f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001bb30c9d2b0_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_000001bb30c9b5f0;
    %join;
    %end;
S_000001bb30c6aab0 .scope task, "execute_r_type" "execute_r_type" 2 140, 2 140 0, S_000001bb30c76670;
 .timescale -9 -12;
v000001bb30c79260_0 .var "funct", 5 0;
v000001bb30c6c290_0 .var "rd", 4 0;
v000001bb30c6ac40_0 .var "rs", 4 0;
v000001bb30c7dc20_0 .var "rt", 4 0;
v000001bb30c77530_0 .var "shamt", 4 0;
E_000001bb30c74e80 .event posedge, v000001bb30c9c980_0;
TD_test_r_type.execute_r_type ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v000001bb30c6ac40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bb30c7dc20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bb30c6c290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bb30c77530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001bb30c79260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bb30c9d3f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001bb30c9d2b0_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_000001bb30c9b5f0;
    %join;
T_1.0 ;
    %load/vec4 v000001bb30c9d210_0;
    %cmpi/e 1, 0, 5;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb30c9d210_0;
    %cmpi/e 2, 0, 5;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz T_1.1, 4;
    %wait E_000001bb30c74e80;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 156 "$display", "    ALU_Control: %04b, ALU_OP: %04b, Reg_Write: %b, Current_State: %05b", v000001bb30c9ed90_0, v000001bb30c9e9d0_0, v000001bb30c9ec50_0, v000001bb30c9d210_0 {0 0 0};
    %vpi_call 2 158 "$display", "    Reg_Dst: %b, ALU_Src: %b, Mem_to_Reg: %b, PC_Write: %b", v000001bb30c9e610_0, v000001bb30c9d990_0, v000001bb30c9eb10_0, v000001bb30c9ebb0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001bb30c9d2b0_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_000001bb30c9b5f0;
    %join;
    %end;
S_000001bb30c80010 .scope task, "reset_system" "reset_system" 2 106, 2 106 0, S_000001bb30c76670;
 .timescale -9 -12;
TD_test_r_type.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9d710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb30c9d3f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9d850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9e4d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9d710_0, 0, 1;
    %delay 10000, 0;
    %end;
S_000001bb30bf4540 .scope module, "uut" "control_unit" 2 52, 3 1 0, S_000001bb30c76670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "overflow";
    .port_info 5 /INPUT 1 "div_zero";
    .port_info 6 /OUTPUT 6 "opcode";
    .port_info 7 /OUTPUT 5 "rs";
    .port_info 8 /OUTPUT 5 "rt";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 5 "shamt";
    .port_info 11 /OUTPUT 6 "funct";
    .port_info 12 /OUTPUT 16 "immediate";
    .port_info 13 /OUTPUT 26 "address";
    .port_info 14 /OUTPUT 4 "alu_control";
    .port_info 15 /OUTPUT 1 "alu_zero";
    .port_info 16 /OUTPUT 1 "alu_overflow";
    .port_info 17 /OUTPUT 1 "reg_dst";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "branch";
    .port_info 20 /OUTPUT 1 "mem_read";
    .port_info 21 /OUTPUT 1 "mem_to_reg";
    .port_info 22 /OUTPUT 4 "alu_op";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 1 "alu_src";
    .port_info 25 /OUTPUT 1 "reg_write";
    .port_info 26 /OUTPUT 2 "load_size_control";
    .port_info 27 /OUTPUT 2 "store_size_control";
    .port_info 28 /OUTPUT 1 "pc_write";
    .port_info 29 /OUTPUT 1 "pc_write_cond";
    .port_info 30 /OUTPUT 2 "pc_source";
    .port_info 31 /OUTPUT 2 "shift_amt_selector";
    .port_info 32 /OUTPUT 5 "current_state";
P_000001bb30cf2010 .param/l "FUNCT_ADD" 0 3 116, C4<100000>;
P_000001bb30cf2048 .param/l "FUNCT_AND" 0 3 117, C4<100100>;
P_000001bb30cf2080 .param/l "FUNCT_DIV" 0 3 118, C4<011010>;
P_000001bb30cf20b8 .param/l "FUNCT_JR" 0 3 120, C4<001000>;
P_000001bb30cf20f0 .param/l "FUNCT_MFHI" 0 3 121, C4<010000>;
P_000001bb30cf2128 .param/l "FUNCT_MFLO" 0 3 122, C4<010010>;
P_000001bb30cf2160 .param/l "FUNCT_MULT" 0 3 119, C4<011000>;
P_000001bb30cf2198 .param/l "FUNCT_SLL" 0 3 123, C4<000000>;
P_000001bb30cf21d0 .param/l "FUNCT_SLT" 0 3 124, C4<101010>;
P_000001bb30cf2208 .param/l "FUNCT_SRA" 0 3 125, C4<000011>;
P_000001bb30cf2240 .param/l "FUNCT_SUB" 0 3 126, C4<100010>;
P_000001bb30cf2278 .param/l "FUNCT_XCHG" 0 3 127, C4<000101>;
P_000001bb30cf22b0 .param/l "OP_ADDI" 0 3 103, C4<001000>;
P_000001bb30cf22e8 .param/l "OP_BEQ" 0 3 104, C4<000100>;
P_000001bb30cf2320 .param/l "OP_BNE" 0 3 105, C4<000101>;
P_000001bb30cf2358 .param/l "OP_J" 0 3 112, C4<000010>;
P_000001bb30cf2390 .param/l "OP_JAL" 0 3 113, C4<000011>;
P_000001bb30cf23c8 .param/l "OP_LB" 0 3 107, C4<100000>;
P_000001bb30cf2400 .param/l "OP_LUI" 0 3 108, C4<001111>;
P_000001bb30cf2438 .param/l "OP_LW" 0 3 109, C4<100011>;
P_000001bb30cf2470 .param/l "OP_SB" 0 3 110, C4<101000>;
P_000001bb30cf24a8 .param/l "OP_SLLM" 0 3 106, C4<000001>;
P_000001bb30cf24e0 .param/l "OP_SW" 0 3 111, C4<101011>;
P_000001bb30cf2518 .param/l "OP_TYPE_R" 0 3 102, C4<000000>;
P_000001bb30cf2550 .param/l "ST_ADD" 0 3 74, C4<00011>;
P_000001bb30cf2588 .param/l "ST_ADDI" 0 3 86, C4<01111>;
P_000001bb30cf25c0 .param/l "ST_AND" 0 3 75, C4<00100>;
P_000001bb30cf25f8 .param/l "ST_BEQ" 0 3 87, C4<10000>;
P_000001bb30cf2630 .param/l "ST_BNE" 0 3 88, C4<10001>;
P_000001bb30cf2668 .param/l "ST_DECODE" 0 3 73, C4<00010>;
P_000001bb30cf26a0 .param/l "ST_DIV" 0 3 76, C4<00101>;
P_000001bb30cf26d8 .param/l "ST_DIV0" 0 3 99, C4<11100>;
P_000001bb30cf2710 .param/l "ST_FETCH" 0 3 72, C4<00001>;
P_000001bb30cf2748 .param/l "ST_J" 0 3 95, C4<11000>;
P_000001bb30cf2780 .param/l "ST_JAL" 0 3 96, C4<11001>;
P_000001bb30cf27b8 .param/l "ST_JR" 0 3 78, C4<00111>;
P_000001bb30cf27f0 .param/l "ST_LB" 0 3 90, C4<10011>;
P_000001bb30cf2828 .param/l "ST_LUI" 0 3 91, C4<10100>;
P_000001bb30cf2860 .param/l "ST_LW" 0 3 92, C4<10101>;
P_000001bb30cf2898 .param/l "ST_MFHI" 0 3 79, C4<01000>;
P_000001bb30cf28d0 .param/l "ST_MFLO" 0 3 80, C4<01001>;
P_000001bb30cf2908 .param/l "ST_MULT" 0 3 77, C4<00110>;
P_000001bb30cf2940 .param/l "ST_OPCODE404" 0 3 98, C4<11011>;
P_000001bb30cf2978 .param/l "ST_OVERFLOW" 0 3 97, C4<11010>;
P_000001bb30cf29b0 .param/l "ST_RESET" 0 3 71, C4<00000>;
P_000001bb30cf29e8 .param/l "ST_SB" 0 3 93, C4<10110>;
P_000001bb30cf2a20 .param/l "ST_SLL" 0 3 81, C4<01010>;
P_000001bb30cf2a58 .param/l "ST_SLLM" 0 3 89, C4<10010>;
P_000001bb30cf2a90 .param/l "ST_SLT" 0 3 82, C4<01011>;
P_000001bb30cf2ac8 .param/l "ST_SRA" 0 3 83, C4<01100>;
P_000001bb30cf2b00 .param/l "ST_SUB" 0 3 84, C4<01101>;
P_000001bb30cf2b38 .param/l "ST_SW" 0 3 94, C4<10111>;
P_000001bb30cf2b70 .param/l "ST_XCHG" 0 3 85, C4<01110>;
L_000001bb30c16080 .functor BUFZ 5, v000001bb30c9d030_0, C4<00000>, C4<00000>, C4<00000>;
v000001bb30c83920_0 .var "address", 25 0;
v000001bb30c11510_0 .var "alu_control", 3 0;
v000001bb30c6ca10_0 .var "alu_op", 3 0;
v000001bb30cf43d0_0 .var "alu_overflow", 0 0;
v000001bb30cf4470_0 .var "alu_src", 0 0;
v000001bb30cf4510_0 .var "alu_zero", 0 0;
v000001bb30c9cf20_0 .var "branch", 0 0;
v000001bb30c9c980_0 .net "clk", 0 0, v000001bb30c9e070_0;  1 drivers
v000001bb30c9c7a0_0 .var "counter", 4 0;
v000001bb30c9cca0_0 .net "current_state", 4 0, L_000001bb30c16080;  alias, 1 drivers
v000001bb30c9c020_0 .net "div_zero", 0 0, v000001bb30c9e4d0_0;  1 drivers
v000001bb30c9cb60_0 .var "funct", 5 0;
v000001bb30c9c480_0 .var "immediate", 15 0;
v000001bb30c9c700_0 .net "instruction", 31 0, v000001bb30c9d3f0_0;  1 drivers
v000001bb30c9c8e0_0 .var "jump", 0 0;
v000001bb30c9c0c0_0 .var "load_size_control", 1 0;
v000001bb30c9c840_0 .var "mem_read", 0 0;
v000001bb30c9c520_0 .var "mem_to_reg", 0 0;
v000001bb30c9cde0_0 .var "mem_write", 0 0;
v000001bb30c9c160_0 .var "opcode", 5 0;
v000001bb30c9c5c0_0 .net "overflow", 0 0, v000001bb30c9d850_0;  1 drivers
v000001bb30c9ca20_0 .var "pc_source", 1 0;
v000001bb30c9cc00_0 .var "pc_write", 0 0;
v000001bb30c9cd40_0 .var "pc_write_cond", 0 0;
v000001bb30c9c660_0 .var "rd", 4 0;
v000001bb30c9c200_0 .var "reg_dst", 0 0;
v000001bb30c9ce80_0 .var "reg_write", 0 0;
v000001bb30c9c2a0_0 .net "reset", 0 0, v000001bb30c9d710_0;  1 drivers
v000001bb30c9cac0_0 .var "rs", 4 0;
v000001bb30c9c3e0_0 .var "rt", 4 0;
v000001bb30c9c340_0 .var "shamt", 4 0;
v000001bb30c9d170_0 .var "shift_amt_selector", 1 0;
v000001bb30c9d030_0 .var "state", 4 0;
v000001bb30c9e250_0 .var "store_size_control", 1 0;
v000001bb30c9e1b0_0 .net "zero_flag", 0 0, v000001bb30c9e430_0;  1 drivers
E_000001bb30c74500 .event anyedge, v000001bb30c9c700_0;
S_000001bb30bf46d0 .scope task, "decode_instruction" "decode_instruction" 3 241, 3 241 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.decode_instruction ;
    %load/vec4 v000001bb30c9c160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v000001bb30c9cb60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %end;
S_000001bb30c11380 .scope task, "handle_add_state" "handle_add_state" 3 278, 3 278 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_add_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %load/vec4 v000001bb30c9c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
T_4.32 ;
    %end;
S_000001bb30bc2720 .scope task, "handle_addi_state" "handle_addi_state" 3 398, 3 398 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_addi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %load/vec4 v000001bb30c9c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
T_5.34 ;
    %end;
S_000001bb30bc28b0 .scope task, "handle_and_state" "handle_and_state" 3 289, 3 289 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_and_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30bc2a40 .scope task, "handle_beq_state" "handle_beq_state" 3 408, 3 408 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_beq_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cf20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cd40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c7e880 .scope task, "handle_bne_state" "handle_bne_state" 3 418, 3 418 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_bne_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cf20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cd40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c7ea10 .scope task, "handle_decode_state" "handle_decode_state" 3 234, 3 234 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_decode_state ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c9c7a0_0, 0, 5;
    %fork TD_test_r_type.uut.decode_instruction, S_000001bb30bf46d0;
    %join;
    %end;
S_000001bb30c7eba0 .scope task, "handle_div0_state" "handle_div0_state" 3 527, 3 527 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_div0_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c83470 .scope task, "handle_div_state" "handle_div_state" 3 299, 3 299 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_div_state ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %load/vec4 v000001bb30c9c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.35, 8;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_11.36;
T_11.35 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
T_11.36 ;
    %end;
S_000001bb30c83600 .scope task, "handle_fetch_state" "handle_fetch_state" 3 217, 3 217 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_fetch_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9cf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9c8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9cd40_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c9c7a0_0, 0, 5;
    %end;
S_000001bb30c83790 .scope task, "handle_j_state" "handle_j_state" 3 491, 3 491 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_j_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf4220 .scope task, "handle_jal_state" "handle_jal_state" 3 500, 3 500 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_jal_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf3410 .scope task, "handle_jr_state" "handle_jr_state" 3 316, 3 316 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_jr_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf35a0 .scope task, "handle_lb_state" "handle_lb_state" 3 437, 3 437 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9c0c0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf3730 .scope task, "handle_lui_state" "handle_lui_state" 3 449, 3 449 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lui_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf3d70 .scope task, "handle_lw_state" "handle_lw_state" 3 458, 3 458 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_lw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bb30c9c0c0_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf38c0 .scope task, "handle_mfhi_state" "handle_mfhi_state" 3 324, 3 324 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mfhi_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf3a50 .scope task, "handle_mflo_state" "handle_mflo_state" 3 334, 3 334 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mflo_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf3be0 .scope task, "handle_mult_state" "handle_mult_state" 3 308, 3 308 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_mult_state ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf3f00 .scope task, "handle_opcode404_state" "handle_opcode404_state" 3 519, 3 519 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_opcode404_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30cf4090 .scope task, "handle_overflow_state" "handle_overflow_state" 3 511, 3 511 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_overflow_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9ab00 .scope task, "handle_reset_state" "handle_reset_state" 3 209, 3 209 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_reset_state ;
    %fork TD_test_r_type.uut.reset_control_signals, S_000001bb30c9a970;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c9c7a0_0, 0, 5;
    %end;
S_000001bb30c9a7e0 .scope task, "handle_sb_state" "handle_sb_state" 3 470, 3 470 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sb_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9e250_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9a650 .scope task, "handle_sll_state" "handle_sll_state" 3 344, 3 344 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sll_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9d170_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9b910 .scope task, "handle_sllm_state" "handle_sllm_state" 3 428, 3 428 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sllm_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9a330 .scope task, "handle_slt_state" "handle_slt_state" 3 355, 3 355 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_slt_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9b460 .scope task, "handle_sra_state" "handle_sra_state" 3 365, 3 365 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sra_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb30c9d170_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9baa0 .scope task, "handle_sub_state" "handle_sub_state" 3 376, 3 376 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sub_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %load/vec4 v000001bb30c9c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.37, 8;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_30.38;
T_30.37 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
T_30.38 ;
    %end;
S_000001bb30c9ac90 .scope task, "handle_sw_state" "handle_sw_state" 3 480, 3 480 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_sw_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9cde0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bb30c9e250_0, 0, 2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9a010 .scope task, "handle_xchg_state" "handle_xchg_state" 3 387, 3 387 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.handle_xchg_state ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
S_000001bb30c9a970 .scope task, "reset_control_signals" "reset_control_signals" 3 176, 3 176 0, S_000001bb30bf4540;
 .timescale -9 -12;
TD_test_r_type.uut.reset_control_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9c200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9c8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9cf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9c520_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bb30c6ca10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30cf4470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9ce80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9c0c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9e250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9cc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9cd40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9ca20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bb30c9d170_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bb30c11510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30cf4510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30cf43d0_0, 0, 1;
    %end;
S_000001bb30c9b5f0 .scope task, "wait_cycles" "wait_cycles" 2 120, 2 120 0, S_000001bb30c76670;
 .timescale -9 -12;
v000001bb30c9d2b0_0 .var/i "cycles", 31 0;
TD_test_r_type.wait_cycles ;
    %load/vec4 v000001bb30c9d2b0_0;
T_34.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.40, 5;
    %jmp/1 T_34.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bb30c74e80;
    %jmp T_34.39;
T_34.40 ;
    %pop/vec4 1;
    %end;
S_000001bb30c9bc30 .scope task, "wait_mult_div_operation" "wait_mult_div_operation" 2 166, 2 166 0, S_000001bb30c76670;
 .timescale -9 -12;
TD_test_r_type.wait_mult_div_operation ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001bb30c9d2b0_0, 0, 32;
    %fork TD_test_r_type.wait_cycles, S_000001bb30c9b5f0;
    %join;
    %end;
    .scope S_000001bb30bf4540;
T_36 ;
    %wait E_000001bb30c74500;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000001bb30c9c160_0, 0, 6;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001bb30c9cac0_0, 0, 5;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001bb30c9c3e0_0, 0, 5;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001bb30c9c660_0, 0, 5;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000001bb30c9c340_0, 0, 5;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000001bb30c9cb60_0, 0, 6;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001bb30c9c480_0, 0, 16;
    %load/vec4 v000001bb30c9c700_0;
    %parti/s 26, 0, 2;
    %store/vec4 v000001bb30c83920_0, 0, 26;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001bb30bf4540;
T_37 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %end;
    .thread T_37;
    .scope S_000001bb30bf4540;
T_38 ;
    %wait E_000001bb30c74e80;
    %load/vec4 v000001bb30c9c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c9c7a0_0, 0, 5;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001bb30c9d030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_38.24, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_38.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_38.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_38.30, 6;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001bb30c9d030_0, 0, 5;
    %jmp T_38.32;
T_38.2 ;
    %fork TD_test_r_type.uut.handle_reset_state, S_000001bb30c9ab00;
    %join;
    %jmp T_38.32;
T_38.3 ;
    %fork TD_test_r_type.uut.handle_fetch_state, S_000001bb30c83600;
    %join;
    %jmp T_38.32;
T_38.4 ;
    %fork TD_test_r_type.uut.handle_decode_state, S_000001bb30c7ea10;
    %join;
    %jmp T_38.32;
T_38.5 ;
    %fork TD_test_r_type.uut.handle_overflow_state, S_000001bb30cf4090;
    %join;
    %jmp T_38.32;
T_38.6 ;
    %fork TD_test_r_type.uut.handle_opcode404_state, S_000001bb30cf3f00;
    %join;
    %jmp T_38.32;
T_38.7 ;
    %fork TD_test_r_type.uut.handle_div0_state, S_000001bb30c7eba0;
    %join;
    %jmp T_38.32;
T_38.8 ;
    %fork TD_test_r_type.uut.handle_add_state, S_000001bb30c11380;
    %join;
    %jmp T_38.32;
T_38.9 ;
    %fork TD_test_r_type.uut.handle_and_state, S_000001bb30bc28b0;
    %join;
    %jmp T_38.32;
T_38.10 ;
    %fork TD_test_r_type.uut.handle_div_state, S_000001bb30c83470;
    %join;
    %jmp T_38.32;
T_38.11 ;
    %fork TD_test_r_type.uut.handle_mult_state, S_000001bb30cf3be0;
    %join;
    %jmp T_38.32;
T_38.12 ;
    %fork TD_test_r_type.uut.handle_jr_state, S_000001bb30cf3410;
    %join;
    %jmp T_38.32;
T_38.13 ;
    %fork TD_test_r_type.uut.handle_mfhi_state, S_000001bb30cf38c0;
    %join;
    %jmp T_38.32;
T_38.14 ;
    %fork TD_test_r_type.uut.handle_mflo_state, S_000001bb30cf3a50;
    %join;
    %jmp T_38.32;
T_38.15 ;
    %fork TD_test_r_type.uut.handle_sll_state, S_000001bb30c9a650;
    %join;
    %jmp T_38.32;
T_38.16 ;
    %fork TD_test_r_type.uut.handle_slt_state, S_000001bb30c9a330;
    %join;
    %jmp T_38.32;
T_38.17 ;
    %fork TD_test_r_type.uut.handle_sra_state, S_000001bb30c9b460;
    %join;
    %jmp T_38.32;
T_38.18 ;
    %fork TD_test_r_type.uut.handle_sub_state, S_000001bb30c9baa0;
    %join;
    %jmp T_38.32;
T_38.19 ;
    %fork TD_test_r_type.uut.handle_xchg_state, S_000001bb30c9a010;
    %join;
    %jmp T_38.32;
T_38.20 ;
    %fork TD_test_r_type.uut.handle_addi_state, S_000001bb30bc2720;
    %join;
    %jmp T_38.32;
T_38.21 ;
    %fork TD_test_r_type.uut.handle_beq_state, S_000001bb30bc2a40;
    %join;
    %jmp T_38.32;
T_38.22 ;
    %fork TD_test_r_type.uut.handle_bne_state, S_000001bb30c7e880;
    %join;
    %jmp T_38.32;
T_38.23 ;
    %fork TD_test_r_type.uut.handle_sllm_state, S_000001bb30c9b910;
    %join;
    %jmp T_38.32;
T_38.24 ;
    %fork TD_test_r_type.uut.handle_lb_state, S_000001bb30cf35a0;
    %join;
    %jmp T_38.32;
T_38.25 ;
    %fork TD_test_r_type.uut.handle_lui_state, S_000001bb30cf3730;
    %join;
    %jmp T_38.32;
T_38.26 ;
    %fork TD_test_r_type.uut.handle_lw_state, S_000001bb30cf3d70;
    %join;
    %jmp T_38.32;
T_38.27 ;
    %fork TD_test_r_type.uut.handle_sb_state, S_000001bb30c9a7e0;
    %join;
    %jmp T_38.32;
T_38.28 ;
    %fork TD_test_r_type.uut.handle_sw_state, S_000001bb30c9ac90;
    %join;
    %jmp T_38.32;
T_38.29 ;
    %fork TD_test_r_type.uut.handle_j_state, S_000001bb30c83790;
    %join;
    %jmp T_38.32;
T_38.30 ;
    %fork TD_test_r_type.uut.handle_jal_state, S_000001bb30cf4220;
    %join;
    %jmp T_38.32;
T_38.32 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001bb30c76670;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb30c9e070_0, 0, 1;
T_39.0 ;
    %delay 5000, 0;
    %load/vec4 v000001bb30c9e070_0;
    %inv;
    %store/vec4 v000001bb30c9e070_0, 0, 1;
    %jmp T_39.0;
    %end;
    .thread T_39;
    .scope S_000001bb30c76670;
T_40 ;
    %vpi_call 2 175 "$dumpfile", "test_r_type.vcd" {0 0 0};
    %vpi_call 2 176 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bb30c76670 {0 0 0};
    %end;
    .thread T_40;
    .scope S_000001bb30c76670;
T_41 ;
    %vpi_call 2 181 "$display", "=== TESTE DAS INSTRU\303\207\303\225ES R-TYPE - VERS\303\203O REESCRITA ===\012" {0 0 0};
    %vpi_call 2 189 "$display", "=== TESTE 1: AND ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 194 "$display", "  Executando: AND $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 197 "$display", "Teste AND conclu\303\255do\012" {0 0 0};
    %vpi_call 2 207 "$display", "=== TESTE 2: DIV, MFHI, MFLO ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 23, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 212 "$display", "  Executando: DIV $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %fork TD_test_r_type.wait_mult_div_operation, S_000001bb30c9bc30;
    %join;
    %vpi_call 2 215 "$display", "  Executando: MFHI $3" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 217 "$display", "  Executando: MFLO $4" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 220 "$display", "Teste DIV, MFHI, MFLO conclu\303\255do\012" {0 0 0};
    %vpi_call 2 230 "$display", "=== TESTE 3: MULT, MFHI, MFLO ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 235 "$display", "  Executando: MULT $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %fork TD_test_r_type.wait_mult_div_operation, S_000001bb30c9bc30;
    %join;
    %vpi_call 2 238 "$display", "  Executando: MFHI $2" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 240 "$display", "  Executando: MFLO $1" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 243 "$display", "Teste MULT, MFHI, MFLO conclu\303\255do\012" {0 0 0};
    %vpi_call 2 250 "$display", "=== TESTE 4: SLL ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 254 "$display", "  Executando: SLL $3, $3, 4" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 257 "$display", "Teste SLL conclu\303\255do\012" {0 0 0};
    %vpi_call 2 268 "$display", "=== TESTE 5: SLT ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 273 "$display", "  Executando: SLT $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 275 "$display", "  Executando: SLT $3, $2, $2" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 278 "$display", "  Executando: SLT $3, $2, $1" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 281 "$display", "Teste SLT conclu\303\255do\012" {0 0 0};
    %vpi_call 2 288 "$display", "=== TESTE 6: SRA ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 65530, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 292 "$display", "  Executando: SRA $1, $1, 1" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 295 "$display", "Teste SRA conclu\303\255do\012" {0 0 0};
    %vpi_call 2 303 "$display", "=== TESTE 7: SUB ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 308 "$display", "  Executando: SUB $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 311 "$display", "Teste SUB conclu\303\255do\012" {0 0 0};
    %vpi_call 2 319 "$display", "=== TESTE 8: XCHG ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 324 "$display", "  Executando: XCHG $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 327 "$display", "Teste XCHG conclu\303\255do\012" {0 0 0};
    %vpi_call 2 335 "$display", "=== TESTE 9: ADD ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 340 "$display", "  Executando: ADD $3, $1, $2" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 343 "$display", "Teste ADD conclu\303\255do\012" {0 0 0};
    %vpi_call 2 350 "$display", "=== TESTE 10: JR ===" {0 0 0};
    %fork TD_test_r_type.reset_system, S_000001bb30c80010;
    %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001bb30c78620_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6a2a0_0, 0, 5;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v000001bb30c82a80_0, 0, 16;
    %fork TD_test_r_type.execute_addiu, S_000001bb30c828f0;
    %join;
    %vpi_call 2 354 "$display", "  Executando: JR $31" {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001bb30c6ac40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c7dc20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c6c290_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bb30c77530_0, 0, 5;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001bb30c79260_0, 0, 6;
    %fork TD_test_r_type.execute_r_type, S_000001bb30c6aab0;
    %join;
    %vpi_call 2 357 "$display", "Teste JR conclu\303\255do\012" {0 0 0};
    %vpi_call 2 359 "$display", "\012=== RESUMO DOS SINAIS PARA GTKWAVE ===" {0 0 0};
    %vpi_call 2 360 "$display", "Sinais principais para visualiza\303\247\303\243o:" {0 0 0};
    %vpi_call 2 361 "$display", "- clk, reset" {0 0 0};
    %vpi_call 2 362 "$display", "- instruction[31:0], current_state[4:0]" {0 0 0};
    %vpi_call 2 363 "$display", "- opcode[5:0], rs[4:0], rt[4:0], rd[4:0], funct[5:0]" {0 0 0};
    %vpi_call 2 364 "$display", "- alu_control[3:0], alu_op[3:0]" {0 0 0};
    %vpi_call 2 365 "$display", "- reg_write, mem_write, pc_write" {0 0 0};
    %vpi_call 2 366 "$display", "- reg_dst, alu_src, mem_to_reg" {0 0 0};
    %vpi_call 2 367 "$display", "- branch, jump, pc_source[1:0]" {0 0 0};
    %vpi_call 2 368 "$display", "- load_size_control[1:0], store_size_control[1:0]" {0 0 0};
    %vpi_call 2 369 "$display", "- zero_flag, overflow, div_zero" {0 0 0};
    %vpi_call 2 370 "$display", "- alu_zero, alu_overflow" {0 0 0};
    %vpi_call 2 372 "$display", "\012=== TODOS OS TESTES R-TYPE CONCLU\303\215DOS ===" {0 0 0};
    %vpi_call 2 373 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_r_type.v";
    "../../control_unit.v";
