
STM32_f446re_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c08  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002dcc  08002dcc  00003dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ddc  08002ddc  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002ddc  08002ddc  00003ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002de4  08002de4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002de4  08002de4  00003de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002de8  08002de8  00003de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002dec  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  2000000c  08002df8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08002df8  0000424c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062f6  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019f5  00000000  00000000  0000a332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f0  00000000  00000000  0000bd28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000044e  00000000  00000000  0000c318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020286  00000000  00000000  0000c766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ddc  00000000  00000000  0002c9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c25f1  00000000  00000000  000367c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8db9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000014f4  00000000  00000000  000f8dfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000fa2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002db4 	.word	0x08002db4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08002db4 	.word	0x08002db4

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <set_timer>:
	TIMER11,
	TIMER12,
	TIMER13,
	TIMER14
}get_timer_id;
static inline get_timer_id set_timer(TIM_TypeDef *ptr){
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	if(ptr==TIM1) return TIMER1;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	4a2d      	ldr	r2, [pc, #180]	@ (80005f0 <set_timer+0xc0>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d101      	bne.n	8000544 <set_timer+0x14>
 8000540:	2301      	movs	r3, #1
 8000542:	e04e      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM2) return TIMER2;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800054a:	d101      	bne.n	8000550 <set_timer+0x20>
 800054c:	2302      	movs	r3, #2
 800054e:	e048      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM3) return TIMER3;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a28      	ldr	r2, [pc, #160]	@ (80005f4 <set_timer+0xc4>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d101      	bne.n	800055c <set_timer+0x2c>
 8000558:	2303      	movs	r3, #3
 800055a:	e042      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM4) return TIMER4;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4a26      	ldr	r2, [pc, #152]	@ (80005f8 <set_timer+0xc8>)
 8000560:	4293      	cmp	r3, r2
 8000562:	d101      	bne.n	8000568 <set_timer+0x38>
 8000564:	2304      	movs	r3, #4
 8000566:	e03c      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM5) return TIMER5;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	4a24      	ldr	r2, [pc, #144]	@ (80005fc <set_timer+0xcc>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d101      	bne.n	8000574 <set_timer+0x44>
 8000570:	2305      	movs	r3, #5
 8000572:	e036      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM6) return TIMER6;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4a22      	ldr	r2, [pc, #136]	@ (8000600 <set_timer+0xd0>)
 8000578:	4293      	cmp	r3, r2
 800057a:	d101      	bne.n	8000580 <set_timer+0x50>
 800057c:	2306      	movs	r3, #6
 800057e:	e030      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM7) return TIMER7;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4a20      	ldr	r2, [pc, #128]	@ (8000604 <set_timer+0xd4>)
 8000584:	4293      	cmp	r3, r2
 8000586:	d101      	bne.n	800058c <set_timer+0x5c>
 8000588:	2307      	movs	r3, #7
 800058a:	e02a      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM8) return TIMER8;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	4a1e      	ldr	r2, [pc, #120]	@ (8000608 <set_timer+0xd8>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d101      	bne.n	8000598 <set_timer+0x68>
 8000594:	2308      	movs	r3, #8
 8000596:	e024      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM9) return TIMER9;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4a1c      	ldr	r2, [pc, #112]	@ (800060c <set_timer+0xdc>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d101      	bne.n	80005a4 <set_timer+0x74>
 80005a0:	2309      	movs	r3, #9
 80005a2:	e01e      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM10) return TIMER10;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4a1a      	ldr	r2, [pc, #104]	@ (8000610 <set_timer+0xe0>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d101      	bne.n	80005b0 <set_timer+0x80>
 80005ac:	230a      	movs	r3, #10
 80005ae:	e018      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM11) return TIMER11;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a18      	ldr	r2, [pc, #96]	@ (8000614 <set_timer+0xe4>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d101      	bne.n	80005bc <set_timer+0x8c>
 80005b8:	230b      	movs	r3, #11
 80005ba:	e012      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM12) return TIMER12;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4a16      	ldr	r2, [pc, #88]	@ (8000618 <set_timer+0xe8>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d101      	bne.n	80005c8 <set_timer+0x98>
 80005c4:	230c      	movs	r3, #12
 80005c6:	e00c      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM13) return TIMER13;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4a14      	ldr	r2, [pc, #80]	@ (800061c <set_timer+0xec>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d101      	bne.n	80005d4 <set_timer+0xa4>
 80005d0:	230d      	movs	r3, #13
 80005d2:	e006      	b.n	80005e2 <set_timer+0xb2>
	else if(ptr==TIM14) return TIMER14;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	4a12      	ldr	r2, [pc, #72]	@ (8000620 <set_timer+0xf0>)
 80005d8:	4293      	cmp	r3, r2
 80005da:	d101      	bne.n	80005e0 <set_timer+0xb0>
 80005dc:	230e      	movs	r3, #14
 80005de:	e000      	b.n	80005e2 <set_timer+0xb2>
	else return 0;
 80005e0:	2300      	movs	r3, #0
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	40010000 	.word	0x40010000
 80005f4:	40000400 	.word	0x40000400
 80005f8:	40000800 	.word	0x40000800
 80005fc:	40000c00 	.word	0x40000c00
 8000600:	40001000 	.word	0x40001000
 8000604:	40001400 	.word	0x40001400
 8000608:	40010400 	.word	0x40010400
 800060c:	40014000 	.word	0x40014000
 8000610:	40014400 	.word	0x40014400
 8000614:	40014800 	.word	0x40014800
 8000618:	40001800 	.word	0x40001800
 800061c:	40001c00 	.word	0x40001c00
 8000620:	40002000 	.word	0x40002000

08000624 <tim_init>:
static inline void tim_init(TIM_TypeDef *ptr){
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	uint8_t tim_id=set_timer(ptr);
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f7ff ff7f 	bl	8000530 <set_timer>
 8000632:	4603      	mov	r3, r0
 8000634:	73fb      	strb	r3, [r7, #15]
	switch(tim_id){
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	3b01      	subs	r3, #1
 800063a:	2b0d      	cmp	r3, #13
 800063c:	f200 8082 	bhi.w	8000744 <tim_init+0x120>
 8000640:	a201      	add	r2, pc, #4	@ (adr r2, 8000648 <tim_init+0x24>)
 8000642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000646:	bf00      	nop
 8000648:	08000681 	.word	0x08000681
 800064c:	0800068f 	.word	0x0800068f
 8000650:	0800069d 	.word	0x0800069d
 8000654:	080006ab 	.word	0x080006ab
 8000658:	080006b9 	.word	0x080006b9
 800065c:	080006c7 	.word	0x080006c7
 8000660:	080006d5 	.word	0x080006d5
 8000664:	080006e3 	.word	0x080006e3
 8000668:	080006f1 	.word	0x080006f1
 800066c:	080006ff 	.word	0x080006ff
 8000670:	0800070d 	.word	0x0800070d
 8000674:	0800071b 	.word	0x0800071b
 8000678:	08000729 	.word	0x08000729
 800067c:	08000737 	.word	0x08000737
	case 1:
		RCC->APB2ENR|=(1<<0);
 8000680:	4b33      	ldr	r3, [pc, #204]	@ (8000750 <tim_init+0x12c>)
 8000682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000684:	4a32      	ldr	r2, [pc, #200]	@ (8000750 <tim_init+0x12c>)
 8000686:	f043 0301 	orr.w	r3, r3, #1
 800068a:	6453      	str	r3, [r2, #68]	@ 0x44
		break;
 800068c:	e05b      	b.n	8000746 <tim_init+0x122>
	case 2:
		RCC->APB1ENR|=(1<<0);
 800068e:	4b30      	ldr	r3, [pc, #192]	@ (8000750 <tim_init+0x12c>)
 8000690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000692:	4a2f      	ldr	r2, [pc, #188]	@ (8000750 <tim_init+0x12c>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 800069a:	e054      	b.n	8000746 <tim_init+0x122>
	case 3:
		RCC->APB1ENR|=(1<<1);
 800069c:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <tim_init+0x12c>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000750 <tim_init+0x12c>)
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 80006a8:	e04d      	b.n	8000746 <tim_init+0x122>
	case 4:
		RCC->APB1ENR|=(1<<2);
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <tim_init+0x12c>)
 80006ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ae:	4a28      	ldr	r2, [pc, #160]	@ (8000750 <tim_init+0x12c>)
 80006b0:	f043 0304 	orr.w	r3, r3, #4
 80006b4:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 80006b6:	e046      	b.n	8000746 <tim_init+0x122>
	case 5:
		RCC->APB1ENR|=(1<<3);
 80006b8:	4b25      	ldr	r3, [pc, #148]	@ (8000750 <tim_init+0x12c>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a24      	ldr	r2, [pc, #144]	@ (8000750 <tim_init+0x12c>)
 80006be:	f043 0308 	orr.w	r3, r3, #8
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 80006c4:	e03f      	b.n	8000746 <tim_init+0x122>
	case 6:
		RCC->APB1ENR|=(1<<4);
 80006c6:	4b22      	ldr	r3, [pc, #136]	@ (8000750 <tim_init+0x12c>)
 80006c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ca:	4a21      	ldr	r2, [pc, #132]	@ (8000750 <tim_init+0x12c>)
 80006cc:	f043 0310 	orr.w	r3, r3, #16
 80006d0:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 80006d2:	e038      	b.n	8000746 <tim_init+0x122>
	case 7:
		RCC->APB1ENR|=(1<<5);
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <tim_init+0x12c>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <tim_init+0x12c>)
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 80006e0:	e031      	b.n	8000746 <tim_init+0x122>
	case 8:
		RCC->APB2ENR|=(1<<1);
 80006e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <tim_init+0x12c>)
 80006e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006e6:	4a1a      	ldr	r2, [pc, #104]	@ (8000750 <tim_init+0x12c>)
 80006e8:	f043 0302 	orr.w	r3, r3, #2
 80006ec:	6453      	str	r3, [r2, #68]	@ 0x44
		break;
 80006ee:	e02a      	b.n	8000746 <tim_init+0x122>
	case 9:
		RCC->APB2ENR|=(1<<16);
 80006f0:	4b17      	ldr	r3, [pc, #92]	@ (8000750 <tim_init+0x12c>)
 80006f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006f4:	4a16      	ldr	r2, [pc, #88]	@ (8000750 <tim_init+0x12c>)
 80006f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006fa:	6453      	str	r3, [r2, #68]	@ 0x44
		break;
 80006fc:	e023      	b.n	8000746 <tim_init+0x122>
	case 10:
		RCC->APB2ENR|=(1<<17);
 80006fe:	4b14      	ldr	r3, [pc, #80]	@ (8000750 <tim_init+0x12c>)
 8000700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000702:	4a13      	ldr	r2, [pc, #76]	@ (8000750 <tim_init+0x12c>)
 8000704:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000708:	6453      	str	r3, [r2, #68]	@ 0x44
		break;
 800070a:	e01c      	b.n	8000746 <tim_init+0x122>
	case 11:
		RCC->APB2ENR|=(1<<18);
 800070c:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <tim_init+0x12c>)
 800070e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000710:	4a0f      	ldr	r2, [pc, #60]	@ (8000750 <tim_init+0x12c>)
 8000712:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000716:	6453      	str	r3, [r2, #68]	@ 0x44
		break;
 8000718:	e015      	b.n	8000746 <tim_init+0x122>
	case 12:
		RCC->APB1ENR|=(1<<6);
 800071a:	4b0d      	ldr	r3, [pc, #52]	@ (8000750 <tim_init+0x12c>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800071e:	4a0c      	ldr	r2, [pc, #48]	@ (8000750 <tim_init+0x12c>)
 8000720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000724:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000726:	e00e      	b.n	8000746 <tim_init+0x122>
	case 13:
		RCC->APB1ENR|=(1<<7);
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <tim_init+0x12c>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800072c:	4a08      	ldr	r2, [pc, #32]	@ (8000750 <tim_init+0x12c>)
 800072e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000732:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000734:	e007      	b.n	8000746 <tim_init+0x122>
	case 14:
		RCC->APB1ENR|=(1<<8);
 8000736:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <tim_init+0x12c>)
 8000738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073a:	4a05      	ldr	r2, [pc, #20]	@ (8000750 <tim_init+0x12c>)
 800073c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000740:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000742:	e000      	b.n	8000746 <tim_init+0x122>
	default:
		//invalid timer
		break;
 8000744:	bf00      	nop
	}
}
 8000746:	bf00      	nop
 8000748:	3710      	adds	r7, #16
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800

08000754 <TIMx_base_init>:
void TIMx_base_init(TIM_TypeDef * TIMx,uint16_t pcs,uint16_t arr){
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	460b      	mov	r3, r1
 800075e:	807b      	strh	r3, [r7, #2]
 8000760:	4613      	mov	r3, r2
 8000762:	803b      	strh	r3, [r7, #0]
	tim_init(TIMx);
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ff5d 	bl	8000624 <tim_init>
	TIMx->CR1&=~(1<<0);//turn the CNT off
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f023 0201 	bic.w	r2, r3, #1
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	601a      	str	r2, [r3, #0]
	TIMx->PSC=pcs;
 8000776:	887a      	ldrh	r2, [r7, #2]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIMx->ARR=arr;
 800077c:	883a      	ldrh	r2, [r7, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIMx->EGR|=(1<<0);//update the reg
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	695b      	ldr	r3, [r3, #20]
 8000786:	f043 0201 	orr.w	r2, r3, #1
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	615a      	str	r2, [r3, #20]
	TIMx->CNT=0;//reset the counter if there is any data
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2200      	movs	r2, #0
 8000792:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <TIMx_base_start>:
void TIMx_base_start(TIM_TypeDef *TIMx){
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
	TIMx->CR1|=(1<<0);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f043 0201 	orr.w	r2, r3, #1
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	601a      	str	r2, [r3, #0]
}
 80007b0:	bf00      	nop
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <pin_set_tim_chn>:
#include "MyTimer_PWM.h"
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void pin_set_tim_chn(TIM_TypeDef *tim,GPIO_TypeDef*port,uint8_t pin,uint8_t chn){
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	4611      	mov	r1, r2
 80007c8:	461a      	mov	r2, r3
 80007ca:	460b      	mov	r3, r1
 80007cc:	71fb      	strb	r3, [r7, #7]
 80007ce:	4613      	mov	r3, r2
 80007d0:	71bb      	strb	r3, [r7, #6]
	//this inline func is gonna be ugly as hell but its gonna be readable trust me lol
	//GPIOA
	if(port==GPIOA && tim==TIM2 && chn==1 && pin==0){//PA0
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	4a93      	ldr	r2, [pc, #588]	@ (8000a24 <pin_set_tim_chn+0x268>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d120      	bne.n	800081c <pin_set_tim_chn+0x60>
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007e0:	d11c      	bne.n	800081c <pin_set_tim_chn+0x60>
 80007e2:	79bb      	ldrb	r3, [r7, #6]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d119      	bne.n	800081c <pin_set_tim_chn+0x60>
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d116      	bne.n	800081c <pin_set_tim_chn+0x60>
		port->AFR[0]&=~(0b1111<<(pin*4));
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	6a1b      	ldr	r3, [r3, #32]
 80007f2:	79fa      	ldrb	r2, [r7, #7]
 80007f4:	0092      	lsls	r2, r2, #2
 80007f6:	210f      	movs	r1, #15
 80007f8:	fa01 f202 	lsl.w	r2, r1, r2
 80007fc:	43d2      	mvns	r2, r2
 80007fe:	401a      	ands	r2, r3
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(1<<(pin*4));
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	6a1b      	ldr	r3, [r3, #32]
 8000808:	79fa      	ldrb	r2, [r7, #7]
 800080a:	0092      	lsls	r2, r2, #2
 800080c:	2101      	movs	r1, #1
 800080e:	fa01 f202 	lsl.w	r2, r1, r2
 8000812:	431a      	orrs	r2, r3
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	621a      	str	r2, [r3, #32]
 8000818:	f000 bd42 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM5 && chn==1 && pin==0){//PA0
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	4a81      	ldr	r2, [pc, #516]	@ (8000a24 <pin_set_tim_chn+0x268>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d120      	bne.n	8000866 <pin_set_tim_chn+0xaa>
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	4a80      	ldr	r2, [pc, #512]	@ (8000a28 <pin_set_tim_chn+0x26c>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d11c      	bne.n	8000866 <pin_set_tim_chn+0xaa>
 800082c:	79bb      	ldrb	r3, [r7, #6]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d119      	bne.n	8000866 <pin_set_tim_chn+0xaa>
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d116      	bne.n	8000866 <pin_set_tim_chn+0xaa>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	6a1b      	ldr	r3, [r3, #32]
 800083c:	79fa      	ldrb	r2, [r7, #7]
 800083e:	0092      	lsls	r2, r2, #2
 8000840:	210f      	movs	r1, #15
 8000842:	fa01 f202 	lsl.w	r2, r1, r2
 8000846:	43d2      	mvns	r2, r2
 8000848:	401a      	ands	r2, r3
 800084a:	68bb      	ldr	r3, [r7, #8]
 800084c:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	6a1b      	ldr	r3, [r3, #32]
 8000852:	79fa      	ldrb	r2, [r7, #7]
 8000854:	0092      	lsls	r2, r2, #2
 8000856:	2102      	movs	r1, #2
 8000858:	fa01 f202 	lsl.w	r2, r1, r2
 800085c:	431a      	orrs	r2, r3
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	621a      	str	r2, [r3, #32]
 8000862:	f000 bd1d 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM2 && chn==2 && pin==1){//PA1
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	4a6e      	ldr	r2, [pc, #440]	@ (8000a24 <pin_set_tim_chn+0x268>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d120      	bne.n	80008b0 <pin_set_tim_chn+0xf4>
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000874:	d11c      	bne.n	80008b0 <pin_set_tim_chn+0xf4>
 8000876:	79bb      	ldrb	r3, [r7, #6]
 8000878:	2b02      	cmp	r3, #2
 800087a:	d119      	bne.n	80008b0 <pin_set_tim_chn+0xf4>
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	2b01      	cmp	r3, #1
 8000880:	d116      	bne.n	80008b0 <pin_set_tim_chn+0xf4>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	6a1b      	ldr	r3, [r3, #32]
 8000886:	79fa      	ldrb	r2, [r7, #7]
 8000888:	0092      	lsls	r2, r2, #2
 800088a:	210f      	movs	r1, #15
 800088c:	fa01 f202 	lsl.w	r2, r1, r2
 8000890:	43d2      	mvns	r2, r2
 8000892:	401a      	ands	r2, r3
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(1<<(pin*4));
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	6a1b      	ldr	r3, [r3, #32]
 800089c:	79fa      	ldrb	r2, [r7, #7]
 800089e:	0092      	lsls	r2, r2, #2
 80008a0:	2101      	movs	r1, #1
 80008a2:	fa01 f202 	lsl.w	r2, r1, r2
 80008a6:	431a      	orrs	r2, r3
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	621a      	str	r2, [r3, #32]
 80008ac:	f000 bcf8 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM5 && chn==2 && pin==1){//PA1
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	4a5c      	ldr	r2, [pc, #368]	@ (8000a24 <pin_set_tim_chn+0x268>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d120      	bne.n	80008fa <pin_set_tim_chn+0x13e>
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	4a5b      	ldr	r2, [pc, #364]	@ (8000a28 <pin_set_tim_chn+0x26c>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d11c      	bne.n	80008fa <pin_set_tim_chn+0x13e>
 80008c0:	79bb      	ldrb	r3, [r7, #6]
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d119      	bne.n	80008fa <pin_set_tim_chn+0x13e>
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d116      	bne.n	80008fa <pin_set_tim_chn+0x13e>
		port->AFR[0]&=~(0b1111<<(pin*4));
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	6a1b      	ldr	r3, [r3, #32]
 80008d0:	79fa      	ldrb	r2, [r7, #7]
 80008d2:	0092      	lsls	r2, r2, #2
 80008d4:	210f      	movs	r1, #15
 80008d6:	fa01 f202 	lsl.w	r2, r1, r2
 80008da:	43d2      	mvns	r2, r2
 80008dc:	401a      	ands	r2, r3
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	6a1b      	ldr	r3, [r3, #32]
 80008e6:	79fa      	ldrb	r2, [r7, #7]
 80008e8:	0092      	lsls	r2, r2, #2
 80008ea:	2102      	movs	r1, #2
 80008ec:	fa01 f202 	lsl.w	r2, r1, r2
 80008f0:	431a      	orrs	r2, r3
 80008f2:	68bb      	ldr	r3, [r7, #8]
 80008f4:	621a      	str	r2, [r3, #32]
 80008f6:	f000 bcd3 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM2 && chn==1 && pin==5){//PA5
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	4a49      	ldr	r2, [pc, #292]	@ (8000a24 <pin_set_tim_chn+0x268>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d120      	bne.n	8000944 <pin_set_tim_chn+0x188>
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000908:	d11c      	bne.n	8000944 <pin_set_tim_chn+0x188>
 800090a:	79bb      	ldrb	r3, [r7, #6]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d119      	bne.n	8000944 <pin_set_tim_chn+0x188>
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	2b05      	cmp	r3, #5
 8000914:	d116      	bne.n	8000944 <pin_set_tim_chn+0x188>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	6a1b      	ldr	r3, [r3, #32]
 800091a:	79fa      	ldrb	r2, [r7, #7]
 800091c:	0092      	lsls	r2, r2, #2
 800091e:	210f      	movs	r1, #15
 8000920:	fa01 f202 	lsl.w	r2, r1, r2
 8000924:	43d2      	mvns	r2, r2
 8000926:	401a      	ands	r2, r3
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(1<<(pin*4));
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	6a1b      	ldr	r3, [r3, #32]
 8000930:	79fa      	ldrb	r2, [r7, #7]
 8000932:	0092      	lsls	r2, r2, #2
 8000934:	2101      	movs	r1, #1
 8000936:	fa01 f202 	lsl.w	r2, r1, r2
 800093a:	431a      	orrs	r2, r3
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	621a      	str	r2, [r3, #32]
 8000940:	f000 bcae 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM13 && chn==1 && pin==6){//PA6
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	4a37      	ldr	r2, [pc, #220]	@ (8000a24 <pin_set_tim_chn+0x268>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d120      	bne.n	800098e <pin_set_tim_chn+0x1d2>
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	4a37      	ldr	r2, [pc, #220]	@ (8000a2c <pin_set_tim_chn+0x270>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d11c      	bne.n	800098e <pin_set_tim_chn+0x1d2>
 8000954:	79bb      	ldrb	r3, [r7, #6]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d119      	bne.n	800098e <pin_set_tim_chn+0x1d2>
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	2b06      	cmp	r3, #6
 800095e:	d116      	bne.n	800098e <pin_set_tim_chn+0x1d2>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	6a1b      	ldr	r3, [r3, #32]
 8000964:	79fa      	ldrb	r2, [r7, #7]
 8000966:	0092      	lsls	r2, r2, #2
 8000968:	210f      	movs	r1, #15
 800096a:	fa01 f202 	lsl.w	r2, r1, r2
 800096e:	43d2      	mvns	r2, r2
 8000970:	401a      	ands	r2, r3
 8000972:	68bb      	ldr	r3, [r7, #8]
 8000974:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(0b1001<<(pin*4));
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	6a1b      	ldr	r3, [r3, #32]
 800097a:	79fa      	ldrb	r2, [r7, #7]
 800097c:	0092      	lsls	r2, r2, #2
 800097e:	2109      	movs	r1, #9
 8000980:	fa01 f202 	lsl.w	r2, r1, r2
 8000984:	431a      	orrs	r2, r3
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	621a      	str	r2, [r3, #32]
 800098a:	f000 bc89 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM3 && chn==1 && pin==6){//PA6
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	4a24      	ldr	r2, [pc, #144]	@ (8000a24 <pin_set_tim_chn+0x268>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d120      	bne.n	80009d8 <pin_set_tim_chn+0x21c>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	4a25      	ldr	r2, [pc, #148]	@ (8000a30 <pin_set_tim_chn+0x274>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d11c      	bne.n	80009d8 <pin_set_tim_chn+0x21c>
 800099e:	79bb      	ldrb	r3, [r7, #6]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d119      	bne.n	80009d8 <pin_set_tim_chn+0x21c>
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	2b06      	cmp	r3, #6
 80009a8:	d116      	bne.n	80009d8 <pin_set_tim_chn+0x21c>
		port->AFR[0]&=~(0b1111<<(pin*4));
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	6a1b      	ldr	r3, [r3, #32]
 80009ae:	79fa      	ldrb	r2, [r7, #7]
 80009b0:	0092      	lsls	r2, r2, #2
 80009b2:	210f      	movs	r1, #15
 80009b4:	fa01 f202 	lsl.w	r2, r1, r2
 80009b8:	43d2      	mvns	r2, r2
 80009ba:	401a      	ands	r2, r3
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	6a1b      	ldr	r3, [r3, #32]
 80009c4:	79fa      	ldrb	r2, [r7, #7]
 80009c6:	0092      	lsls	r2, r2, #2
 80009c8:	2102      	movs	r1, #2
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	431a      	orrs	r2, r3
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	621a      	str	r2, [r3, #32]
 80009d4:	f000 bc64 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM14 && chn==1 && pin==7){//PA7
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	4a12      	ldr	r2, [pc, #72]	@ (8000a24 <pin_set_tim_chn+0x268>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d12b      	bne.n	8000a38 <pin_set_tim_chn+0x27c>
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	4a14      	ldr	r2, [pc, #80]	@ (8000a34 <pin_set_tim_chn+0x278>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d127      	bne.n	8000a38 <pin_set_tim_chn+0x27c>
 80009e8:	79bb      	ldrb	r3, [r7, #6]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d124      	bne.n	8000a38 <pin_set_tim_chn+0x27c>
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	2b07      	cmp	r3, #7
 80009f2:	d121      	bne.n	8000a38 <pin_set_tim_chn+0x27c>
		port->AFR[0]&=~(0b1111<<(pin*4));
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	6a1b      	ldr	r3, [r3, #32]
 80009f8:	79fa      	ldrb	r2, [r7, #7]
 80009fa:	0092      	lsls	r2, r2, #2
 80009fc:	210f      	movs	r1, #15
 80009fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000a02:	43d2      	mvns	r2, r2
 8000a04:	401a      	ands	r2, r3
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(0b1001<<(pin*4));
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	6a1b      	ldr	r3, [r3, #32]
 8000a0e:	79fa      	ldrb	r2, [r7, #7]
 8000a10:	0092      	lsls	r2, r2, #2
 8000a12:	2109      	movs	r1, #9
 8000a14:	fa01 f202 	lsl.w	r2, r1, r2
 8000a18:	431a      	orrs	r2, r3
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	621a      	str	r2, [r3, #32]
 8000a1e:	f000 bc3f 	b.w	80012a0 <pin_set_tim_chn+0xae4>
 8000a22:	bf00      	nop
 8000a24:	40020000 	.word	0x40020000
 8000a28:	40000c00 	.word	0x40000c00
 8000a2c:	40001c00 	.word	0x40001c00
 8000a30:	40000400 	.word	0x40000400
 8000a34:	40002000 	.word	0x40002000
	}
	else if(port==GPIOA && tim==TIM3 && chn==2 && pin==7){//PA7
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	4a90      	ldr	r2, [pc, #576]	@ (8000c7c <pin_set_tim_chn+0x4c0>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d120      	bne.n	8000a82 <pin_set_tim_chn+0x2c6>
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	4a8f      	ldr	r2, [pc, #572]	@ (8000c80 <pin_set_tim_chn+0x4c4>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d11c      	bne.n	8000a82 <pin_set_tim_chn+0x2c6>
 8000a48:	79bb      	ldrb	r3, [r7, #6]
 8000a4a:	2b02      	cmp	r3, #2
 8000a4c:	d119      	bne.n	8000a82 <pin_set_tim_chn+0x2c6>
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2b07      	cmp	r3, #7
 8000a52:	d116      	bne.n	8000a82 <pin_set_tim_chn+0x2c6>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	6a1b      	ldr	r3, [r3, #32]
 8000a58:	79fa      	ldrb	r2, [r7, #7]
 8000a5a:	0092      	lsls	r2, r2, #2
 8000a5c:	210f      	movs	r1, #15
 8000a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a62:	43d2      	mvns	r2, r2
 8000a64:	401a      	ands	r2, r3
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(0b1001<<(pin*4));
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	6a1b      	ldr	r3, [r3, #32]
 8000a6e:	79fa      	ldrb	r2, [r7, #7]
 8000a70:	0092      	lsls	r2, r2, #2
 8000a72:	2109      	movs	r1, #9
 8000a74:	fa01 f202 	lsl.w	r2, r1, r2
 8000a78:	431a      	orrs	r2, r3
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	621a      	str	r2, [r3, #32]
 8000a7e:	f000 bc0f 	b.w	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM1 && chn==1 && pin==8){//PA8
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	4a7d      	ldr	r2, [pc, #500]	@ (8000c7c <pin_set_tim_chn+0x4c0>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d11f      	bne.n	8000aca <pin_set_tim_chn+0x30e>
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	4a7d      	ldr	r2, [pc, #500]	@ (8000c84 <pin_set_tim_chn+0x4c8>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d11b      	bne.n	8000aca <pin_set_tim_chn+0x30e>
 8000a92:	79bb      	ldrb	r3, [r7, #6]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d118      	bne.n	8000aca <pin_set_tim_chn+0x30e>
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	2b08      	cmp	r3, #8
 8000a9c:	d115      	bne.n	8000aca <pin_set_tim_chn+0x30e>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aa2:	79fa      	ldrb	r2, [r7, #7]
 8000aa4:	0092      	lsls	r2, r2, #2
 8000aa6:	210f      	movs	r1, #15
 8000aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000aac:	43d2      	mvns	r2, r2
 8000aae:	401a      	ands	r2, r3
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ab8:	79fa      	ldrb	r2, [r7, #7]
 8000aba:	0092      	lsls	r2, r2, #2
 8000abc:	2101      	movs	r1, #1
 8000abe:	fa01 f202 	lsl.w	r2, r1, r2
 8000ac2:	431a      	orrs	r2, r3
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ac8:	e3ea      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM1 && chn==2 && pin==9){//PA9
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	4a6b      	ldr	r2, [pc, #428]	@ (8000c7c <pin_set_tim_chn+0x4c0>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d11f      	bne.n	8000b12 <pin_set_tim_chn+0x356>
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	4a6b      	ldr	r2, [pc, #428]	@ (8000c84 <pin_set_tim_chn+0x4c8>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d11b      	bne.n	8000b12 <pin_set_tim_chn+0x356>
 8000ada:	79bb      	ldrb	r3, [r7, #6]
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d118      	bne.n	8000b12 <pin_set_tim_chn+0x356>
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	2b09      	cmp	r3, #9
 8000ae4:	d115      	bne.n	8000b12 <pin_set_tim_chn+0x356>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aea:	79fa      	ldrb	r2, [r7, #7]
 8000aec:	0092      	lsls	r2, r2, #2
 8000aee:	210f      	movs	r1, #15
 8000af0:	fa01 f202 	lsl.w	r2, r1, r2
 8000af4:	43d2      	mvns	r2, r2
 8000af6:	401a      	ands	r2, r3
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b00:	79fa      	ldrb	r2, [r7, #7]
 8000b02:	0092      	lsls	r2, r2, #2
 8000b04:	2101      	movs	r1, #1
 8000b06:	fa01 f202 	lsl.w	r2, r1, r2
 8000b0a:	431a      	orrs	r2, r3
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000b10:	e3c6      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM1 && chn==3 && pin==10){//PA10
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	4a59      	ldr	r2, [pc, #356]	@ (8000c7c <pin_set_tim_chn+0x4c0>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d11f      	bne.n	8000b5a <pin_set_tim_chn+0x39e>
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4a59      	ldr	r2, [pc, #356]	@ (8000c84 <pin_set_tim_chn+0x4c8>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d11b      	bne.n	8000b5a <pin_set_tim_chn+0x39e>
 8000b22:	79bb      	ldrb	r3, [r7, #6]
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d118      	bne.n	8000b5a <pin_set_tim_chn+0x39e>
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	2b0a      	cmp	r3, #10
 8000b2c:	d115      	bne.n	8000b5a <pin_set_tim_chn+0x39e>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b32:	79fa      	ldrb	r2, [r7, #7]
 8000b34:	0092      	lsls	r2, r2, #2
 8000b36:	210f      	movs	r1, #15
 8000b38:	fa01 f202 	lsl.w	r2, r1, r2
 8000b3c:	43d2      	mvns	r2, r2
 8000b3e:	401a      	ands	r2, r3
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b48:	79fa      	ldrb	r2, [r7, #7]
 8000b4a:	0092      	lsls	r2, r2, #2
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b52:	431a      	orrs	r2, r3
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	625a      	str	r2, [r3, #36]	@ 0x24
 8000b58:	e3a2      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM1 && chn==4 && pin==11){//PA11
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	4a47      	ldr	r2, [pc, #284]	@ (8000c7c <pin_set_tim_chn+0x4c0>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d11f      	bne.n	8000ba2 <pin_set_tim_chn+0x3e6>
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	4a47      	ldr	r2, [pc, #284]	@ (8000c84 <pin_set_tim_chn+0x4c8>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d11b      	bne.n	8000ba2 <pin_set_tim_chn+0x3e6>
 8000b6a:	79bb      	ldrb	r3, [r7, #6]
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d118      	bne.n	8000ba2 <pin_set_tim_chn+0x3e6>
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	2b0b      	cmp	r3, #11
 8000b74:	d115      	bne.n	8000ba2 <pin_set_tim_chn+0x3e6>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b7a:	79fa      	ldrb	r2, [r7, #7]
 8000b7c:	0092      	lsls	r2, r2, #2
 8000b7e:	210f      	movs	r1, #15
 8000b80:	fa01 f202 	lsl.w	r2, r1, r2
 8000b84:	43d2      	mvns	r2, r2
 8000b86:	401a      	ands	r2, r3
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b90:	79fa      	ldrb	r2, [r7, #7]
 8000b92:	0092      	lsls	r2, r2, #2
 8000b94:	2101      	movs	r1, #1
 8000b96:	fa01 f202 	lsl.w	r2, r1, r2
 8000b9a:	431a      	orrs	r2, r3
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ba0:	e37e      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOA && tim==TIM2 && chn==1 && pin==15){//PA15
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	4a35      	ldr	r2, [pc, #212]	@ (8000c7c <pin_set_tim_chn+0x4c0>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d11f      	bne.n	8000bea <pin_set_tim_chn+0x42e>
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bb0:	d11b      	bne.n	8000bea <pin_set_tim_chn+0x42e>
 8000bb2:	79bb      	ldrb	r3, [r7, #6]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d118      	bne.n	8000bea <pin_set_tim_chn+0x42e>
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2b0f      	cmp	r3, #15
 8000bbc:	d115      	bne.n	8000bea <pin_set_tim_chn+0x42e>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bc2:	79fa      	ldrb	r2, [r7, #7]
 8000bc4:	0092      	lsls	r2, r2, #2
 8000bc6:	210f      	movs	r1, #15
 8000bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bcc:	43d2      	mvns	r2, r2
 8000bce:	401a      	ands	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bd8:	79fa      	ldrb	r2, [r7, #7]
 8000bda:	0092      	lsls	r2, r2, #2
 8000bdc:	2101      	movs	r1, #1
 8000bde:	fa01 f202 	lsl.w	r2, r1, r2
 8000be2:	431a      	orrs	r2, r3
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	625a      	str	r2, [r3, #36]	@ 0x24
 8000be8:	e35a      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}


	//GPIOB
	else if(port==GPIOB && tim==TIM3 && chn==3 && pin==0){//PB0
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	4a26      	ldr	r2, [pc, #152]	@ (8000c88 <pin_set_tim_chn+0x4cc>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d11f      	bne.n	8000c32 <pin_set_tim_chn+0x476>
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4a22      	ldr	r2, [pc, #136]	@ (8000c80 <pin_set_tim_chn+0x4c4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d11b      	bne.n	8000c32 <pin_set_tim_chn+0x476>
 8000bfa:	79bb      	ldrb	r3, [r7, #6]
 8000bfc:	2b03      	cmp	r3, #3
 8000bfe:	d118      	bne.n	8000c32 <pin_set_tim_chn+0x476>
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d115      	bne.n	8000c32 <pin_set_tim_chn+0x476>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	6a1b      	ldr	r3, [r3, #32]
 8000c0a:	79fa      	ldrb	r2, [r7, #7]
 8000c0c:	0092      	lsls	r2, r2, #2
 8000c0e:	210f      	movs	r1, #15
 8000c10:	fa01 f202 	lsl.w	r2, r1, r2
 8000c14:	43d2      	mvns	r2, r2
 8000c16:	401a      	ands	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	6a1b      	ldr	r3, [r3, #32]
 8000c20:	79fa      	ldrb	r2, [r7, #7]
 8000c22:	0092      	lsls	r2, r2, #2
 8000c24:	2102      	movs	r1, #2
 8000c26:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2a:	431a      	orrs	r2, r3
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	621a      	str	r2, [r3, #32]
 8000c30:	e336      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM2 && chn==2 && pin==2){//PB2
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	4a14      	ldr	r2, [pc, #80]	@ (8000c88 <pin_set_tim_chn+0x4cc>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d128      	bne.n	8000c8c <pin_set_tim_chn+0x4d0>
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c40:	d124      	bne.n	8000c8c <pin_set_tim_chn+0x4d0>
 8000c42:	79bb      	ldrb	r3, [r7, #6]
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d121      	bne.n	8000c8c <pin_set_tim_chn+0x4d0>
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d11e      	bne.n	8000c8c <pin_set_tim_chn+0x4d0>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	6a1b      	ldr	r3, [r3, #32]
 8000c52:	79fa      	ldrb	r2, [r7, #7]
 8000c54:	0092      	lsls	r2, r2, #2
 8000c56:	210f      	movs	r1, #15
 8000c58:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5c:	43d2      	mvns	r2, r2
 8000c5e:	401a      	ands	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(1<<(pin*4));
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	6a1b      	ldr	r3, [r3, #32]
 8000c68:	79fa      	ldrb	r2, [r7, #7]
 8000c6a:	0092      	lsls	r2, r2, #2
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c72:	431a      	orrs	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	621a      	str	r2, [r3, #32]
 8000c78:	e312      	b.n	80012a0 <pin_set_tim_chn+0xae4>
 8000c7a:	bf00      	nop
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40000400 	.word	0x40000400
 8000c84:	40010000 	.word	0x40010000
 8000c88:	40020400 	.word	0x40020400
	}
	else if(port==GPIOB && tim==TIM3 && chn==1 && pin==4){//PB4
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4a8f      	ldr	r2, [pc, #572]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d11f      	bne.n	8000cd4 <pin_set_tim_chn+0x518>
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4a8e      	ldr	r2, [pc, #568]	@ (8000ed0 <pin_set_tim_chn+0x714>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d11b      	bne.n	8000cd4 <pin_set_tim_chn+0x518>
 8000c9c:	79bb      	ldrb	r3, [r7, #6]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d118      	bne.n	8000cd4 <pin_set_tim_chn+0x518>
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d115      	bne.n	8000cd4 <pin_set_tim_chn+0x518>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	6a1b      	ldr	r3, [r3, #32]
 8000cac:	79fa      	ldrb	r2, [r7, #7]
 8000cae:	0092      	lsls	r2, r2, #2
 8000cb0:	210f      	movs	r1, #15
 8000cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb6:	43d2      	mvns	r2, r2
 8000cb8:	401a      	ands	r2, r3
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	6a1b      	ldr	r3, [r3, #32]
 8000cc2:	79fa      	ldrb	r2, [r7, #7]
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	2102      	movs	r1, #2
 8000cc8:	fa01 f202 	lsl.w	r2, r1, r2
 8000ccc:	431a      	orrs	r2, r3
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	621a      	str	r2, [r3, #32]
 8000cd2:	e2e5      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM3 && chn==2 && pin==5){//PB5
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	4a7d      	ldr	r2, [pc, #500]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d11f      	bne.n	8000d1c <pin_set_tim_chn+0x560>
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4a7c      	ldr	r2, [pc, #496]	@ (8000ed0 <pin_set_tim_chn+0x714>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d11b      	bne.n	8000d1c <pin_set_tim_chn+0x560>
 8000ce4:	79bb      	ldrb	r3, [r7, #6]
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d118      	bne.n	8000d1c <pin_set_tim_chn+0x560>
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	2b05      	cmp	r3, #5
 8000cee:	d115      	bne.n	8000d1c <pin_set_tim_chn+0x560>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	6a1b      	ldr	r3, [r3, #32]
 8000cf4:	79fa      	ldrb	r2, [r7, #7]
 8000cf6:	0092      	lsls	r2, r2, #2
 8000cf8:	210f      	movs	r1, #15
 8000cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8000cfe:	43d2      	mvns	r2, r2
 8000d00:	401a      	ands	r2, r3
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	6a1b      	ldr	r3, [r3, #32]
 8000d0a:	79fa      	ldrb	r2, [r7, #7]
 8000d0c:	0092      	lsls	r2, r2, #2
 8000d0e:	2102      	movs	r1, #2
 8000d10:	fa01 f202 	lsl.w	r2, r1, r2
 8000d14:	431a      	orrs	r2, r3
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	621a      	str	r2, [r3, #32]
 8000d1a:	e2c1      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM4 && chn==1 && pin==6){//PB6
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	4a6b      	ldr	r2, [pc, #428]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d11f      	bne.n	8000d64 <pin_set_tim_chn+0x5a8>
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4a6b      	ldr	r2, [pc, #428]	@ (8000ed4 <pin_set_tim_chn+0x718>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d11b      	bne.n	8000d64 <pin_set_tim_chn+0x5a8>
 8000d2c:	79bb      	ldrb	r3, [r7, #6]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d118      	bne.n	8000d64 <pin_set_tim_chn+0x5a8>
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	2b06      	cmp	r3, #6
 8000d36:	d115      	bne.n	8000d64 <pin_set_tim_chn+0x5a8>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	6a1b      	ldr	r3, [r3, #32]
 8000d3c:	79fa      	ldrb	r2, [r7, #7]
 8000d3e:	0092      	lsls	r2, r2, #2
 8000d40:	210f      	movs	r1, #15
 8000d42:	fa01 f202 	lsl.w	r2, r1, r2
 8000d46:	43d2      	mvns	r2, r2
 8000d48:	401a      	ands	r2, r3
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	6a1b      	ldr	r3, [r3, #32]
 8000d52:	79fa      	ldrb	r2, [r7, #7]
 8000d54:	0092      	lsls	r2, r2, #2
 8000d56:	2102      	movs	r1, #2
 8000d58:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	621a      	str	r2, [r3, #32]
 8000d62:	e29d      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM2 && chn==4 && pin==7){//PB7
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	4a59      	ldr	r2, [pc, #356]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d11f      	bne.n	8000dac <pin_set_tim_chn+0x5f0>
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d72:	d11b      	bne.n	8000dac <pin_set_tim_chn+0x5f0>
 8000d74:	79bb      	ldrb	r3, [r7, #6]
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	d118      	bne.n	8000dac <pin_set_tim_chn+0x5f0>
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b07      	cmp	r3, #7
 8000d7e:	d115      	bne.n	8000dac <pin_set_tim_chn+0x5f0>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	6a1b      	ldr	r3, [r3, #32]
 8000d84:	79fa      	ldrb	r2, [r7, #7]
 8000d86:	0092      	lsls	r2, r2, #2
 8000d88:	210f      	movs	r1, #15
 8000d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8e:	43d2      	mvns	r2, r2
 8000d90:	401a      	ands	r2, r3
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(1<<(pin*4));
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	6a1b      	ldr	r3, [r3, #32]
 8000d9a:	79fa      	ldrb	r2, [r7, #7]
 8000d9c:	0092      	lsls	r2, r2, #2
 8000d9e:	2101      	movs	r1, #1
 8000da0:	fa01 f202 	lsl.w	r2, r1, r2
 8000da4:	431a      	orrs	r2, r3
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	621a      	str	r2, [r3, #32]
 8000daa:	e279      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM10 && chn==1 && pin==8){//PB8
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4a47      	ldr	r2, [pc, #284]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d11f      	bne.n	8000df4 <pin_set_tim_chn+0x638>
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4a48      	ldr	r2, [pc, #288]	@ (8000ed8 <pin_set_tim_chn+0x71c>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d11b      	bne.n	8000df4 <pin_set_tim_chn+0x638>
 8000dbc:	79bb      	ldrb	r3, [r7, #6]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d118      	bne.n	8000df4 <pin_set_tim_chn+0x638>
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b08      	cmp	r3, #8
 8000dc6:	d115      	bne.n	8000df4 <pin_set_tim_chn+0x638>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dcc:	79fa      	ldrb	r2, [r7, #7]
 8000dce:	0092      	lsls	r2, r2, #2
 8000dd0:	210f      	movs	r1, #15
 8000dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd6:	43d2      	mvns	r2, r2
 8000dd8:	401a      	ands	r2, r3
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(3<<(pin*4));
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de2:	79fa      	ldrb	r2, [r7, #7]
 8000de4:	0092      	lsls	r2, r2, #2
 8000de6:	2103      	movs	r1, #3
 8000de8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dec:	431a      	orrs	r2, r3
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	625a      	str	r2, [r3, #36]	@ 0x24
 8000df2:	e255      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM2 && chn==1 && pin==8){//PB8
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	4a35      	ldr	r2, [pc, #212]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d11f      	bne.n	8000e3c <pin_set_tim_chn+0x680>
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e02:	d11b      	bne.n	8000e3c <pin_set_tim_chn+0x680>
 8000e04:	79bb      	ldrb	r3, [r7, #6]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d118      	bne.n	8000e3c <pin_set_tim_chn+0x680>
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	2b08      	cmp	r3, #8
 8000e0e:	d115      	bne.n	8000e3c <pin_set_tim_chn+0x680>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e14:	79fa      	ldrb	r2, [r7, #7]
 8000e16:	0092      	lsls	r2, r2, #2
 8000e18:	210f      	movs	r1, #15
 8000e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e1e:	43d2      	mvns	r2, r2
 8000e20:	401a      	ands	r2, r3
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2a:	79fa      	ldrb	r2, [r7, #7]
 8000e2c:	0092      	lsls	r2, r2, #2
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fa01 f202 	lsl.w	r2, r1, r2
 8000e34:	431a      	orrs	r2, r3
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e3a:	e231      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM4 && chn==3 && pin==8){//PB8
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	4a23      	ldr	r2, [pc, #140]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d11f      	bne.n	8000e84 <pin_set_tim_chn+0x6c8>
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4a23      	ldr	r2, [pc, #140]	@ (8000ed4 <pin_set_tim_chn+0x718>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d11b      	bne.n	8000e84 <pin_set_tim_chn+0x6c8>
 8000e4c:	79bb      	ldrb	r3, [r7, #6]
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d118      	bne.n	8000e84 <pin_set_tim_chn+0x6c8>
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	2b08      	cmp	r3, #8
 8000e56:	d115      	bne.n	8000e84 <pin_set_tim_chn+0x6c8>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e5c:	79fa      	ldrb	r2, [r7, #7]
 8000e5e:	0092      	lsls	r2, r2, #2
 8000e60:	210f      	movs	r1, #15
 8000e62:	fa01 f202 	lsl.w	r2, r1, r2
 8000e66:	43d2      	mvns	r2, r2
 8000e68:	401a      	ands	r2, r3
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(2<<(pin*4));
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e72:	79fa      	ldrb	r2, [r7, #7]
 8000e74:	0092      	lsls	r2, r2, #2
 8000e76:	2102      	movs	r1, #2
 8000e78:	fa01 f202 	lsl.w	r2, r1, r2
 8000e7c:	431a      	orrs	r2, r3
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e82:	e20d      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM11 && chn==1 && pin==9){//PB9
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	4a11      	ldr	r2, [pc, #68]	@ (8000ecc <pin_set_tim_chn+0x710>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d129      	bne.n	8000ee0 <pin_set_tim_chn+0x724>
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	4a13      	ldr	r2, [pc, #76]	@ (8000edc <pin_set_tim_chn+0x720>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d125      	bne.n	8000ee0 <pin_set_tim_chn+0x724>
 8000e94:	79bb      	ldrb	r3, [r7, #6]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d122      	bne.n	8000ee0 <pin_set_tim_chn+0x724>
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2b09      	cmp	r3, #9
 8000e9e:	d11f      	bne.n	8000ee0 <pin_set_tim_chn+0x724>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ea4:	79fa      	ldrb	r2, [r7, #7]
 8000ea6:	0092      	lsls	r2, r2, #2
 8000ea8:	210f      	movs	r1, #15
 8000eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8000eae:	43d2      	mvns	r2, r2
 8000eb0:	401a      	ands	r2, r3
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(3<<(pin*4));
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eba:	79fa      	ldrb	r2, [r7, #7]
 8000ebc:	0092      	lsls	r2, r2, #2
 8000ebe:	2103      	movs	r1, #3
 8000ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec4:	431a      	orrs	r2, r3
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	625a      	str	r2, [r3, #36]	@ 0x24
 8000eca:	e1e9      	b.n	80012a0 <pin_set_tim_chn+0xae4>
 8000ecc:	40020400 	.word	0x40020400
 8000ed0:	40000400 	.word	0x40000400
 8000ed4:	40000800 	.word	0x40000800
 8000ed8:	40014400 	.word	0x40014400
 8000edc:	40014800 	.word	0x40014800
	}
	else if(port==GPIOB && tim==TIM2 && chn==2 && pin==9){//PB9
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	4a8f      	ldr	r2, [pc, #572]	@ (8001120 <pin_set_tim_chn+0x964>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d11f      	bne.n	8000f28 <pin_set_tim_chn+0x76c>
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000eee:	d11b      	bne.n	8000f28 <pin_set_tim_chn+0x76c>
 8000ef0:	79bb      	ldrb	r3, [r7, #6]
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d118      	bne.n	8000f28 <pin_set_tim_chn+0x76c>
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	2b09      	cmp	r3, #9
 8000efa:	d115      	bne.n	8000f28 <pin_set_tim_chn+0x76c>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f00:	79fa      	ldrb	r2, [r7, #7]
 8000f02:	0092      	lsls	r2, r2, #2
 8000f04:	210f      	movs	r1, #15
 8000f06:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0a:	43d2      	mvns	r2, r2
 8000f0c:	401a      	ands	r2, r3
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f16:	79fa      	ldrb	r2, [r7, #7]
 8000f18:	0092      	lsls	r2, r2, #2
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f20:	431a      	orrs	r2, r3
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f26:	e1bb      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM4 && chn==4 && pin==9){//PB9
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	4a7d      	ldr	r2, [pc, #500]	@ (8001120 <pin_set_tim_chn+0x964>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d11f      	bne.n	8000f70 <pin_set_tim_chn+0x7b4>
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	4a7c      	ldr	r2, [pc, #496]	@ (8001124 <pin_set_tim_chn+0x968>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d11b      	bne.n	8000f70 <pin_set_tim_chn+0x7b4>
 8000f38:	79bb      	ldrb	r3, [r7, #6]
 8000f3a:	2b04      	cmp	r3, #4
 8000f3c:	d118      	bne.n	8000f70 <pin_set_tim_chn+0x7b4>
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2b09      	cmp	r3, #9
 8000f42:	d115      	bne.n	8000f70 <pin_set_tim_chn+0x7b4>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f48:	79fa      	ldrb	r2, [r7, #7]
 8000f4a:	0092      	lsls	r2, r2, #2
 8000f4c:	210f      	movs	r1, #15
 8000f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f52:	43d2      	mvns	r2, r2
 8000f54:	401a      	ands	r2, r3
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(2<<(pin*4));
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f5e:	79fa      	ldrb	r2, [r7, #7]
 8000f60:	0092      	lsls	r2, r2, #2
 8000f62:	2102      	movs	r1, #2
 8000f64:	fa01 f202 	lsl.w	r2, r1, r2
 8000f68:	431a      	orrs	r2, r3
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f6e:	e197      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM2 && chn==3 && pin==10){//PB10
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	4a6b      	ldr	r2, [pc, #428]	@ (8001120 <pin_set_tim_chn+0x964>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d11f      	bne.n	8000fb8 <pin_set_tim_chn+0x7fc>
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f7e:	d11b      	bne.n	8000fb8 <pin_set_tim_chn+0x7fc>
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	2b03      	cmp	r3, #3
 8000f84:	d118      	bne.n	8000fb8 <pin_set_tim_chn+0x7fc>
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b0a      	cmp	r3, #10
 8000f8a:	d115      	bne.n	8000fb8 <pin_set_tim_chn+0x7fc>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f90:	79fa      	ldrb	r2, [r7, #7]
 8000f92:	0092      	lsls	r2, r2, #2
 8000f94:	210f      	movs	r1, #15
 8000f96:	fa01 f202 	lsl.w	r2, r1, r2
 8000f9a:	43d2      	mvns	r2, r2
 8000f9c:	401a      	ands	r2, r3
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(1<<(pin*4));
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	0092      	lsls	r2, r2, #2
 8000faa:	2101      	movs	r1, #1
 8000fac:	fa01 f202 	lsl.w	r2, r1, r2
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	625a      	str	r2, [r3, #36]	@ 0x24
 8000fb6:	e173      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM12 && chn==1 && pin==14){//PB14
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	4a59      	ldr	r2, [pc, #356]	@ (8001120 <pin_set_tim_chn+0x964>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d11f      	bne.n	8001000 <pin_set_tim_chn+0x844>
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4a59      	ldr	r2, [pc, #356]	@ (8001128 <pin_set_tim_chn+0x96c>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d11b      	bne.n	8001000 <pin_set_tim_chn+0x844>
 8000fc8:	79bb      	ldrb	r3, [r7, #6]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d118      	bne.n	8001000 <pin_set_tim_chn+0x844>
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	2b0e      	cmp	r3, #14
 8000fd2:	d115      	bne.n	8001000 <pin_set_tim_chn+0x844>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd8:	79fa      	ldrb	r2, [r7, #7]
 8000fda:	0092      	lsls	r2, r2, #2
 8000fdc:	210f      	movs	r1, #15
 8000fde:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe2:	43d2      	mvns	r2, r2
 8000fe4:	401a      	ands	r2, r3
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(0b1001<<(pin*4));
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fee:	79fa      	ldrb	r2, [r7, #7]
 8000ff0:	0092      	lsls	r2, r2, #2
 8000ff2:	2109      	movs	r1, #9
 8000ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff8:	431a      	orrs	r2, r3
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ffe:	e14f      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOB && tim==TIM12 && chn==2 && pin==15){//PB15
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	4a47      	ldr	r2, [pc, #284]	@ (8001120 <pin_set_tim_chn+0x964>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d11f      	bne.n	8001048 <pin_set_tim_chn+0x88c>
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4a47      	ldr	r2, [pc, #284]	@ (8001128 <pin_set_tim_chn+0x96c>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d11b      	bne.n	8001048 <pin_set_tim_chn+0x88c>
 8001010:	79bb      	ldrb	r3, [r7, #6]
 8001012:	2b02      	cmp	r3, #2
 8001014:	d118      	bne.n	8001048 <pin_set_tim_chn+0x88c>
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	2b0f      	cmp	r3, #15
 800101a:	d115      	bne.n	8001048 <pin_set_tim_chn+0x88c>
		port->AFR[1]&=~(0b1111<<(pin*4));
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001020:	79fa      	ldrb	r2, [r7, #7]
 8001022:	0092      	lsls	r2, r2, #2
 8001024:	210f      	movs	r1, #15
 8001026:	fa01 f202 	lsl.w	r2, r1, r2
 800102a:	43d2      	mvns	r2, r2
 800102c:	401a      	ands	r2, r3
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(0b1001<<(pin*4));
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001036:	79fa      	ldrb	r2, [r7, #7]
 8001038:	0092      	lsls	r2, r2, #2
 800103a:	2109      	movs	r1, #9
 800103c:	fa01 f202 	lsl.w	r2, r1, r2
 8001040:	431a      	orrs	r2, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	625a      	str	r2, [r3, #36]	@ 0x24
 8001046:	e12b      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	//GPIOC
	else if(port==GPIOC && tim==TIM3 && chn==1 && pin==6){//PC6
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	4a38      	ldr	r2, [pc, #224]	@ (800112c <pin_set_tim_chn+0x970>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d11f      	bne.n	8001090 <pin_set_tim_chn+0x8d4>
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4a37      	ldr	r2, [pc, #220]	@ (8001130 <pin_set_tim_chn+0x974>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d11b      	bne.n	8001090 <pin_set_tim_chn+0x8d4>
 8001058:	79bb      	ldrb	r3, [r7, #6]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d118      	bne.n	8001090 <pin_set_tim_chn+0x8d4>
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b06      	cmp	r3, #6
 8001062:	d115      	bne.n	8001090 <pin_set_tim_chn+0x8d4>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	6a1b      	ldr	r3, [r3, #32]
 8001068:	79fa      	ldrb	r2, [r7, #7]
 800106a:	0092      	lsls	r2, r2, #2
 800106c:	210f      	movs	r1, #15
 800106e:	fa01 f202 	lsl.w	r2, r1, r2
 8001072:	43d2      	mvns	r2, r2
 8001074:	401a      	ands	r2, r3
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	79fa      	ldrb	r2, [r7, #7]
 8001080:	0092      	lsls	r2, r2, #2
 8001082:	2102      	movs	r1, #2
 8001084:	fa01 f202 	lsl.w	r2, r1, r2
 8001088:	431a      	orrs	r2, r3
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	621a      	str	r2, [r3, #32]
 800108e:	e107      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOC && tim==TIM8 && chn==1 && pin==6){//PC6
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	4a26      	ldr	r2, [pc, #152]	@ (800112c <pin_set_tim_chn+0x970>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d11f      	bne.n	80010d8 <pin_set_tim_chn+0x91c>
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4a26      	ldr	r2, [pc, #152]	@ (8001134 <pin_set_tim_chn+0x978>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d11b      	bne.n	80010d8 <pin_set_tim_chn+0x91c>
 80010a0:	79bb      	ldrb	r3, [r7, #6]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d118      	bne.n	80010d8 <pin_set_tim_chn+0x91c>
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	2b06      	cmp	r3, #6
 80010aa:	d115      	bne.n	80010d8 <pin_set_tim_chn+0x91c>
		port->AFR[0]&=~(0b1111<<(pin*4));
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	79fa      	ldrb	r2, [r7, #7]
 80010b2:	0092      	lsls	r2, r2, #2
 80010b4:	210f      	movs	r1, #15
 80010b6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ba:	43d2      	mvns	r2, r2
 80010bc:	401a      	ands	r2, r3
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(3<<(pin*4));
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	6a1b      	ldr	r3, [r3, #32]
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	0092      	lsls	r2, r2, #2
 80010ca:	2103      	movs	r1, #3
 80010cc:	fa01 f202 	lsl.w	r2, r1, r2
 80010d0:	431a      	orrs	r2, r3
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	621a      	str	r2, [r3, #32]
 80010d6:	e0e3      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOC && tim==TIM3 && chn==2 && pin==7){//PC7
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	4a14      	ldr	r2, [pc, #80]	@ (800112c <pin_set_tim_chn+0x970>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d12b      	bne.n	8001138 <pin_set_tim_chn+0x97c>
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4a13      	ldr	r2, [pc, #76]	@ (8001130 <pin_set_tim_chn+0x974>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d127      	bne.n	8001138 <pin_set_tim_chn+0x97c>
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d124      	bne.n	8001138 <pin_set_tim_chn+0x97c>
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b07      	cmp	r3, #7
 80010f2:	d121      	bne.n	8001138 <pin_set_tim_chn+0x97c>
		port->AFR[0]&=~(0b1111<<(pin*4));
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	6a1b      	ldr	r3, [r3, #32]
 80010f8:	79fa      	ldrb	r2, [r7, #7]
 80010fa:	0092      	lsls	r2, r2, #2
 80010fc:	210f      	movs	r1, #15
 80010fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001102:	43d2      	mvns	r2, r2
 8001104:	401a      	ands	r2, r3
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(2<<(pin*4));
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	79fa      	ldrb	r2, [r7, #7]
 8001110:	0092      	lsls	r2, r2, #2
 8001112:	2102      	movs	r1, #2
 8001114:	fa01 f202 	lsl.w	r2, r1, r2
 8001118:	431a      	orrs	r2, r3
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	621a      	str	r2, [r3, #32]
 800111e:	e0bf      	b.n	80012a0 <pin_set_tim_chn+0xae4>
 8001120:	40020400 	.word	0x40020400
 8001124:	40000800 	.word	0x40000800
 8001128:	40001800 	.word	0x40001800
 800112c:	40020800 	.word	0x40020800
 8001130:	40000400 	.word	0x40000400
 8001134:	40010400 	.word	0x40010400
	}
	else if(port==GPIOC && tim==TIM8 && chn==2 && pin==7){//PC7
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	4a5c      	ldr	r2, [pc, #368]	@ (80012ac <pin_set_tim_chn+0xaf0>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d11f      	bne.n	8001180 <pin_set_tim_chn+0x9c4>
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4a5b      	ldr	r2, [pc, #364]	@ (80012b0 <pin_set_tim_chn+0xaf4>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d11b      	bne.n	8001180 <pin_set_tim_chn+0x9c4>
 8001148:	79bb      	ldrb	r3, [r7, #6]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d118      	bne.n	8001180 <pin_set_tim_chn+0x9c4>
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b07      	cmp	r3, #7
 8001152:	d115      	bne.n	8001180 <pin_set_tim_chn+0x9c4>
		port->AFR[0]&=~(0b1111<<(pin*4));
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	79fa      	ldrb	r2, [r7, #7]
 800115a:	0092      	lsls	r2, r2, #2
 800115c:	210f      	movs	r1, #15
 800115e:	fa01 f202 	lsl.w	r2, r1, r2
 8001162:	43d2      	mvns	r2, r2
 8001164:	401a      	ands	r2, r3
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	621a      	str	r2, [r3, #32]
		port->AFR[0]|=(3<<(pin*4));
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	6a1b      	ldr	r3, [r3, #32]
 800116e:	79fa      	ldrb	r2, [r7, #7]
 8001170:	0092      	lsls	r2, r2, #2
 8001172:	2103      	movs	r1, #3
 8001174:	fa01 f202 	lsl.w	r2, r1, r2
 8001178:	431a      	orrs	r2, r3
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	621a      	str	r2, [r3, #32]
 800117e:	e08f      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOC && tim==TIM3 && chn==3 && pin==8){//PC8
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4a4a      	ldr	r2, [pc, #296]	@ (80012ac <pin_set_tim_chn+0xaf0>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d11f      	bne.n	80011c8 <pin_set_tim_chn+0xa0c>
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4a4a      	ldr	r2, [pc, #296]	@ (80012b4 <pin_set_tim_chn+0xaf8>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d11b      	bne.n	80011c8 <pin_set_tim_chn+0xa0c>
 8001190:	79bb      	ldrb	r3, [r7, #6]
 8001192:	2b03      	cmp	r3, #3
 8001194:	d118      	bne.n	80011c8 <pin_set_tim_chn+0xa0c>
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	2b08      	cmp	r3, #8
 800119a:	d115      	bne.n	80011c8 <pin_set_tim_chn+0xa0c>
		port->AFR[1]&=~(0b1111<<(pin*4));
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a0:	79fa      	ldrb	r2, [r7, #7]
 80011a2:	0092      	lsls	r2, r2, #2
 80011a4:	210f      	movs	r1, #15
 80011a6:	fa01 f202 	lsl.w	r2, r1, r2
 80011aa:	43d2      	mvns	r2, r2
 80011ac:	401a      	ands	r2, r3
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(2<<(pin*4));
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b6:	79fa      	ldrb	r2, [r7, #7]
 80011b8:	0092      	lsls	r2, r2, #2
 80011ba:	2102      	movs	r1, #2
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	431a      	orrs	r2, r3
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80011c6:	e06b      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOC && tim==TIM8 && chn==3 && pin==8){//PC8
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	4a38      	ldr	r2, [pc, #224]	@ (80012ac <pin_set_tim_chn+0xaf0>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d11f      	bne.n	8001210 <pin_set_tim_chn+0xa54>
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	4a37      	ldr	r2, [pc, #220]	@ (80012b0 <pin_set_tim_chn+0xaf4>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d11b      	bne.n	8001210 <pin_set_tim_chn+0xa54>
 80011d8:	79bb      	ldrb	r3, [r7, #6]
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d118      	bne.n	8001210 <pin_set_tim_chn+0xa54>
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b08      	cmp	r3, #8
 80011e2:	d115      	bne.n	8001210 <pin_set_tim_chn+0xa54>
		port->AFR[1]&=~(0b1111<<(pin*4));
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e8:	79fa      	ldrb	r2, [r7, #7]
 80011ea:	0092      	lsls	r2, r2, #2
 80011ec:	210f      	movs	r1, #15
 80011ee:	fa01 f202 	lsl.w	r2, r1, r2
 80011f2:	43d2      	mvns	r2, r2
 80011f4:	401a      	ands	r2, r3
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(3<<(pin*4));
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011fe:	79fa      	ldrb	r2, [r7, #7]
 8001200:	0092      	lsls	r2, r2, #2
 8001202:	2103      	movs	r1, #3
 8001204:	fa01 f202 	lsl.w	r2, r1, r2
 8001208:	431a      	orrs	r2, r3
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	625a      	str	r2, [r3, #36]	@ 0x24
 800120e:	e047      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOC && tim==TIM3 && chn==4 && pin==9){//PC9
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	4a26      	ldr	r2, [pc, #152]	@ (80012ac <pin_set_tim_chn+0xaf0>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d11f      	bne.n	8001258 <pin_set_tim_chn+0xa9c>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4a26      	ldr	r2, [pc, #152]	@ (80012b4 <pin_set_tim_chn+0xaf8>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d11b      	bne.n	8001258 <pin_set_tim_chn+0xa9c>
 8001220:	79bb      	ldrb	r3, [r7, #6]
 8001222:	2b04      	cmp	r3, #4
 8001224:	d118      	bne.n	8001258 <pin_set_tim_chn+0xa9c>
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	2b09      	cmp	r3, #9
 800122a:	d115      	bne.n	8001258 <pin_set_tim_chn+0xa9c>
		port->AFR[1]&=~(0b1111<<(pin*4));
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001230:	79fa      	ldrb	r2, [r7, #7]
 8001232:	0092      	lsls	r2, r2, #2
 8001234:	210f      	movs	r1, #15
 8001236:	fa01 f202 	lsl.w	r2, r1, r2
 800123a:	43d2      	mvns	r2, r2
 800123c:	401a      	ands	r2, r3
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(2<<(pin*4));
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	79fa      	ldrb	r2, [r7, #7]
 8001248:	0092      	lsls	r2, r2, #2
 800124a:	2102      	movs	r1, #2
 800124c:	fa01 f202 	lsl.w	r2, r1, r2
 8001250:	431a      	orrs	r2, r3
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	625a      	str	r2, [r3, #36]	@ 0x24
 8001256:	e023      	b.n	80012a0 <pin_set_tim_chn+0xae4>
	}
	else if(port==GPIOC && tim==TIM8 && chn==4 && pin==9){//PC9
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	4a14      	ldr	r2, [pc, #80]	@ (80012ac <pin_set_tim_chn+0xaf0>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d11f      	bne.n	80012a0 <pin_set_tim_chn+0xae4>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	4a13      	ldr	r2, [pc, #76]	@ (80012b0 <pin_set_tim_chn+0xaf4>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d11b      	bne.n	80012a0 <pin_set_tim_chn+0xae4>
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	2b04      	cmp	r3, #4
 800126c:	d118      	bne.n	80012a0 <pin_set_tim_chn+0xae4>
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b09      	cmp	r3, #9
 8001272:	d115      	bne.n	80012a0 <pin_set_tim_chn+0xae4>
		port->AFR[1]&=~(0b1111<<(pin*4));
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001278:	79fa      	ldrb	r2, [r7, #7]
 800127a:	0092      	lsls	r2, r2, #2
 800127c:	210f      	movs	r1, #15
 800127e:	fa01 f202 	lsl.w	r2, r1, r2
 8001282:	43d2      	mvns	r2, r2
 8001284:	401a      	ands	r2, r3
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	625a      	str	r2, [r3, #36]	@ 0x24
		port->AFR[1]|=(3<<(pin*4));
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128e:	79fa      	ldrb	r2, [r7, #7]
 8001290:	0092      	lsls	r2, r2, #2
 8001292:	2103      	movs	r1, #3
 8001294:	fa01 f202 	lsl.w	r2, r1, r2
 8001298:	431a      	orrs	r2, r3
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
}
 800129e:	e7ff      	b.n	80012a0 <pin_set_tim_chn+0xae4>
 80012a0:	bf00      	nop
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	40020800 	.word	0x40020800
 80012b0:	40010400 	.word	0x40010400
 80012b4:	40000400 	.word	0x40000400

080012b8 <set_chn>:
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////
static inline void set_chn(TIM_TypeDef *ptr,uint8_t chn,uint8_t dutyCycle,uint16_t arr){
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	4608      	mov	r0, r1
 80012c2:	4611      	mov	r1, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	4603      	mov	r3, r0
 80012c8:	70fb      	strb	r3, [r7, #3]
 80012ca:	460b      	mov	r3, r1
 80012cc:	70bb      	strb	r3, [r7, #2]
 80012ce:	4613      	mov	r3, r2
 80012d0:	803b      	strh	r3, [r7, #0]
	uint16_t ccrx_val=(dutyCycle*(arr+1))/100;
 80012d2:	78bb      	ldrb	r3, [r7, #2]
 80012d4:	883a      	ldrh	r2, [r7, #0]
 80012d6:	3201      	adds	r2, #1
 80012d8:	fb02 f303 	mul.w	r3, r2, r3
 80012dc:	4a37      	ldr	r2, [pc, #220]	@ (80013bc <set_chn+0x104>)
 80012de:	fb82 1203 	smull	r1, r2, r2, r3
 80012e2:	1152      	asrs	r2, r2, #5
 80012e4:	17db      	asrs	r3, r3, #31
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	81fb      	strh	r3, [r7, #14]

	if(chn==1){
 80012ea:	78fb      	ldrb	r3, [r7, #3]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d115      	bne.n	800131c <set_chn+0x64>
		ptr->CCR1=ccrx_val;
 80012f0:	89fa      	ldrh	r2, [r7, #14]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	635a      	str	r2, [r3, #52]	@ 0x34
		ptr->CCMR1&=~(0b111<<4);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	619a      	str	r2, [r3, #24]
		ptr->CCMR1|=(0b110<<4)|(1<<3);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	f043 0268 	orr.w	r2, r3, #104	@ 0x68
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	619a      	str	r2, [r3, #24]
		ptr->CCER|=(1<<0);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	f043 0201 	orr.w	r2, r3, #1
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	621a      	str	r2, [r3, #32]
		ptr->CCR4=ccrx_val;
		ptr->CCMR2&=~(0b111<<12);
		ptr->CCMR2|=(0b110<<12)|(1<<11);//enable mode 1 PWM and also the preload enable
		ptr->CCER|=(1<<12);
	}
}
 800131a:	e049      	b.n	80013b0 <set_chn+0xf8>
	else if(chn==2){
 800131c:	78fb      	ldrb	r3, [r7, #3]
 800131e:	2b02      	cmp	r3, #2
 8001320:	d115      	bne.n	800134e <set_chn+0x96>
		ptr->CCR2=ccrx_val;
 8001322:	89fa      	ldrh	r2, [r7, #14]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	639a      	str	r2, [r3, #56]	@ 0x38
		ptr->CCMR1&=~(0b111<<12);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	619a      	str	r2, [r3, #24]
		ptr->CCMR1|=(0b110<<12)|(1<<11);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f443 42d0 	orr.w	r2, r3, #26624	@ 0x6800
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	619a      	str	r2, [r3, #24]
		ptr->CCER|=(1<<4);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a1b      	ldr	r3, [r3, #32]
 8001344:	f043 0210 	orr.w	r2, r3, #16
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	621a      	str	r2, [r3, #32]
}
 800134c:	e030      	b.n	80013b0 <set_chn+0xf8>
	else if(chn==3){
 800134e:	78fb      	ldrb	r3, [r7, #3]
 8001350:	2b03      	cmp	r3, #3
 8001352:	d115      	bne.n	8001380 <set_chn+0xc8>
		ptr->CCR3=ccrx_val;
 8001354:	89fa      	ldrh	r2, [r7, #14]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	63da      	str	r2, [r3, #60]	@ 0x3c
		ptr->CCMR2&=~(0b111<<4);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	61da      	str	r2, [r3, #28]
		ptr->CCMR2|=(0b110<<4)|(1<<3);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	f043 0268 	orr.w	r2, r3, #104	@ 0x68
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	61da      	str	r2, [r3, #28]
		ptr->CCER|=(1<<8);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a1b      	ldr	r3, [r3, #32]
 8001376:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	621a      	str	r2, [r3, #32]
}
 800137e:	e017      	b.n	80013b0 <set_chn+0xf8>
	else if(chn==4){
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	2b04      	cmp	r3, #4
 8001384:	d114      	bne.n	80013b0 <set_chn+0xf8>
		ptr->CCR4=ccrx_val;
 8001386:	89fa      	ldrh	r2, [r7, #14]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	641a      	str	r2, [r3, #64]	@ 0x40
		ptr->CCMR2&=~(0b111<<12);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	61da      	str	r2, [r3, #28]
		ptr->CCMR2|=(0b110<<12)|(1<<11);//enable mode 1 PWM and also the preload enable
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69db      	ldr	r3, [r3, #28]
 800139c:	f443 42d0 	orr.w	r2, r3, #26624	@ 0x6800
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	61da      	str	r2, [r3, #28]
		ptr->CCER|=(1<<12);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	621a      	str	r2, [r3, #32]
}
 80013b0:	bf00      	nop
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	51eb851f 	.word	0x51eb851f

080013c0 <TIMx_pwm_init>:
void TIMx_pwm_init(TIM_TypeDef * TIMx,GPIO_TypeDef *port,uint8_t pin,uint16_t pcs,uint16_t arr,uint8_t channel,uint8_t duty_cycle){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	4611      	mov	r1, r2
 80013cc:	461a      	mov	r2, r3
 80013ce:	460b      	mov	r3, r1
 80013d0:	71fb      	strb	r3, [r7, #7]
 80013d2:	4613      	mov	r3, r2
 80013d4:	80bb      	strh	r3, [r7, #4]
	gpio_set_up config;
	config.PINx=pin;
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	743b      	strb	r3, [r7, #16]
	config.MODERx=GPIOx_MODER_AF;
 80013da:	2302      	movs	r3, #2
 80013dc:	747b      	strb	r3, [r7, #17]
	config.OSPEEDRx=GPIOx_OSPEEDR_HIGH_SP;
 80013de:	2303      	movs	r3, #3
 80013e0:	74fb      	strb	r3, [r7, #19]
	config.OTYPERx=GPIOx_OTYPER_PP;
 80013e2:	2300      	movs	r3, #0
 80013e4:	74bb      	strb	r3, [r7, #18]
	config.PUPDRx=GPIOx_PUPDR_NONE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	753b      	strb	r3, [r7, #20]
	gpio_init(port, &config);
 80013ea:	f107 0310 	add.w	r3, r7, #16
 80013ee:	4619      	mov	r1, r3
 80013f0:	68b8      	ldr	r0, [r7, #8]
 80013f2:	f000 f855 	bl	80014a0 <gpio_init>
	pin_set_tim_chn(TIMx, port, pin, channel);
 80013f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013fa:	79fa      	ldrb	r2, [r7, #7]
 80013fc:	68b9      	ldr	r1, [r7, #8]
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f7ff f9dc 	bl	80007bc <pin_set_tim_chn>
	TIMx_base_init(TIMx, pcs, arr);
 8001404:	8c3a      	ldrh	r2, [r7, #32]
 8001406:	88bb      	ldrh	r3, [r7, #4]
 8001408:	4619      	mov	r1, r3
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f7ff f9a2 	bl	8000754 <TIMx_base_init>
	set_chn(TIMx, channel, duty_cycle, arr);
 8001410:	8c3b      	ldrh	r3, [r7, #32]
 8001412:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001416:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f7ff ff4c 	bl	80012b8 <set_chn>
	TIMx->EGR|=(1<<0);//update the data
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	695b      	ldr	r3, [r3, #20]
 8001424:	f043 0201 	orr.w	r2, r3, #1
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	615a      	str	r2, [r3, #20]
	TIMx_base_start(TIMx);
 800142c:	68f8      	ldr	r0, [r7, #12]
 800142e:	f7ff f9b5 	bl	800079c <TIMx_base_start>





}
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <port_init>:
#include "../gpio/gpiox.h"

static inline void port_init(GPIO_TypeDef *ptr) {
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	if (ptr == GPIOA)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4a12      	ldr	r2, [pc, #72]	@ (8001490 <port_init+0x54>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d106      	bne.n	800145a <port_init+0x1e>
		RCC->AHB1ENR |= (1 << 0);
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <port_init+0x58>)
 800144e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001450:	4a10      	ldr	r2, [pc, #64]	@ (8001494 <port_init+0x58>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	6313      	str	r3, [r2, #48]	@ 0x30
	else if (ptr == GPIOB)
		RCC->AHB1ENR |= (1 << 1);
	else if (ptr == GPIOC)
		RCC->AHB1ENR |= (1 << 2);
}
 8001458:	e014      	b.n	8001484 <port_init+0x48>
	else if (ptr == GPIOB)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a0e      	ldr	r2, [pc, #56]	@ (8001498 <port_init+0x5c>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d106      	bne.n	8001470 <port_init+0x34>
		RCC->AHB1ENR |= (1 << 1);
 8001462:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <port_init+0x58>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a0b      	ldr	r2, [pc, #44]	@ (8001494 <port_init+0x58>)
 8001468:	f043 0302 	orr.w	r3, r3, #2
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800146e:	e009      	b.n	8001484 <port_init+0x48>
	else if (ptr == GPIOC)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a0a      	ldr	r2, [pc, #40]	@ (800149c <port_init+0x60>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d105      	bne.n	8001484 <port_init+0x48>
		RCC->AHB1ENR |= (1 << 2);
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <port_init+0x58>)
 800147a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147c:	4a05      	ldr	r2, [pc, #20]	@ (8001494 <port_init+0x58>)
 800147e:	f043 0304 	orr.w	r3, r3, #4
 8001482:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	40020000 	.word	0x40020000
 8001494:	40023800 	.word	0x40023800
 8001498:	40020400 	.word	0x40020400
 800149c:	40020800 	.word	0x40020800

080014a0 <gpio_init>:
void gpio_init(GPIO_TypeDef *port, gpio_set_up *ptr) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
	port_init(port);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff ffc6 	bl	800143c <port_init>
	port->MODER &= ~((0b11) << (ptr->PINx * 2));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	7812      	ldrb	r2, [r2, #0]
 80014b8:	0052      	lsls	r2, r2, #1
 80014ba:	2103      	movs	r1, #3
 80014bc:	fa01 f202 	lsl.w	r2, r1, r2
 80014c0:	43d2      	mvns	r2, r2
 80014c2:	401a      	ands	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	601a      	str	r2, [r3, #0]
	port->MODER |= ((ptr->MODERx) << (ptr->PINx * 2));
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	7852      	ldrb	r2, [r2, #1]
 80014d0:	4611      	mov	r1, r2
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	7812      	ldrb	r2, [r2, #0]
 80014d6:	0052      	lsls	r2, r2, #1
 80014d8:	fa01 f202 	lsl.w	r2, r1, r2
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	601a      	str	r2, [r3, #0]

	port->OTYPER &= ~((0b1) << (ptr->PINx));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	7812      	ldrb	r2, [r2, #0]
 80014ea:	4611      	mov	r1, r2
 80014ec:	2201      	movs	r2, #1
 80014ee:	408a      	lsls	r2, r1
 80014f0:	43d2      	mvns	r2, r2
 80014f2:	401a      	ands	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	605a      	str	r2, [r3, #4]
	port->OTYPER |= ((ptr->OTYPERx) << (ptr->PINx));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	7892      	ldrb	r2, [r2, #2]
 8001500:	4611      	mov	r1, r2
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	7812      	ldrb	r2, [r2, #0]
 8001506:	fa01 f202 	lsl.w	r2, r1, r2
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	605a      	str	r2, [r3, #4]

	port->OSPEEDR &= ~((0b11) << (ptr->PINx * 2));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	7812      	ldrb	r2, [r2, #0]
 8001518:	0052      	lsls	r2, r2, #1
 800151a:	2103      	movs	r1, #3
 800151c:	fa01 f202 	lsl.w	r2, r1, r2
 8001520:	43d2      	mvns	r2, r2
 8001522:	401a      	ands	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	609a      	str	r2, [r3, #8]
	port->OSPEEDR |= ((ptr->OSPEEDRx) << (ptr->PINx * 2));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	78d2      	ldrb	r2, [r2, #3]
 8001530:	4611      	mov	r1, r2
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	7812      	ldrb	r2, [r2, #0]
 8001536:	0052      	lsls	r2, r2, #1
 8001538:	fa01 f202 	lsl.w	r2, r1, r2
 800153c:	431a      	orrs	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	609a      	str	r2, [r3, #8]

	port->PUPDR &= ~((0b11) << (ptr->PINx * 2));
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	7812      	ldrb	r2, [r2, #0]
 800154a:	0052      	lsls	r2, r2, #1
 800154c:	2103      	movs	r1, #3
 800154e:	fa01 f202 	lsl.w	r2, r1, r2
 8001552:	43d2      	mvns	r2, r2
 8001554:	401a      	ands	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	60da      	str	r2, [r3, #12]
	port->PUPDR |= ((ptr->PUPDRx) << (ptr->PINx * 2));
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	683a      	ldr	r2, [r7, #0]
 8001560:	7912      	ldrb	r2, [r2, #4]
 8001562:	4611      	mov	r1, r2
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	0052      	lsls	r2, r2, #1
 800156a:	fa01 f202 	lsl.w	r2, r1, r2
 800156e:	431a      	orrs	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	60da      	str	r2, [r3, #12]

}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <TIM1_CC_IRQHandler>:
	//now for the INT coniguration
	TIM1->DIER |= (1 << 1);
	//NVIC_EnableIRQ(TIM1_CC_IRQn);
}

void TIM1_CC_IRQHandler(void) {
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0

	if (TIM1->SR & (1 << 1)) {
 8001580:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <TIM1_CC_IRQHandler+0x8c>)
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	f003 0302 	and.w	r3, r3, #2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d037      	beq.n	80015fc <TIM1_CC_IRQHandler+0x80>
		if (is_first_cap == 0) {
 800158c:	4b1f      	ldr	r3, [pc, #124]	@ (800160c <TIM1_CC_IRQHandler+0x90>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d107      	bne.n	80015a6 <TIM1_CC_IRQHandler+0x2a>
			//when is_first_cap is 0 it means its rising edge
			start_time = TIM1->CCR1;
 8001596:	4b1c      	ldr	r3, [pc, #112]	@ (8001608 <TIM1_CC_IRQHandler+0x8c>)
 8001598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800159a:	4a1d      	ldr	r2, [pc, #116]	@ (8001610 <TIM1_CC_IRQHandler+0x94>)
 800159c:	6013      	str	r3, [r2, #0]
			is_first_cap = 1;
 800159e:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <TIM1_CC_IRQHandler+0x90>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]
 80015a4:	e024      	b.n	80015f0 <TIM1_CC_IRQHandler+0x74>
		} else {
			end_time = TIM1->CCR1;
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <TIM1_CC_IRQHandler+0x8c>)
 80015a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001614 <TIM1_CC_IRQHandler+0x98>)
 80015ac:	6013      	str	r3, [r2, #0]

			if (start_time < end_time) {
 80015ae:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <TIM1_CC_IRQHandler+0x94>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <TIM1_CC_IRQHandler+0x98>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d207      	bcs.n	80015ca <TIM1_CC_IRQHandler+0x4e>
				diffrence = end_time - start_time;
 80015ba:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <TIM1_CC_IRQHandler+0x98>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <TIM1_CC_IRQHandler+0x94>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	4a14      	ldr	r2, [pc, #80]	@ (8001618 <TIM1_CC_IRQHandler+0x9c>)
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	e00f      	b.n	80015ea <TIM1_CC_IRQHandler+0x6e>
			} else if (start_time > end_time) {
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <TIM1_CC_IRQHandler+0x94>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <TIM1_CC_IRQHandler+0x98>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d909      	bls.n	80015ea <TIM1_CC_IRQHandler+0x6e>
				//when this condition is true means that the ARR got overflowed and reseted to zero
				//got this from AI but its genius, we do this
				//first we make the starttime as smaller than the endtime so we dont get a minus value and thats it and we do our calculation
				diffrence = (TOP_VAL - start_time) + end_time;
 80015d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <TIM1_CC_IRQHandler+0x98>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4b0d      	ldr	r3, [pc, #52]	@ (8001610 <TIM1_CC_IRQHandler+0x94>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80015e4:	33ff      	adds	r3, #255	@ 0xff
 80015e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001618 <TIM1_CC_IRQHandler+0x9c>)
 80015e8:	6013      	str	r3, [r2, #0]


			}

			is_first_cap = 0;
 80015ea:	4b08      	ldr	r3, [pc, #32]	@ (800160c <TIM1_CC_IRQHandler+0x90>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]

		}

		TIM1->SR &= ~(1 << 1);//clear manually
 80015f0:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <TIM1_CC_IRQHandler+0x8c>)
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <TIM1_CC_IRQHandler+0x8c>)
 80015f6:	f023 0302 	bic.w	r3, r3, #2
 80015fa:	6113      	str	r3, [r2, #16]

	}

}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40010000 	.word	0x40010000
 800160c:	20000034 	.word	0x20000034
 8001610:	20000028 	.word	0x20000028
 8001614:	2000002c 	.word	0x2000002c
 8001618:	20000030 	.word	0x20000030

0800161c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	2b00      	cmp	r3, #0
 800162c:	db0b      	blt.n	8001646 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	f003 021f 	and.w	r2, r3, #31
 8001634:	4907      	ldr	r1, [pc, #28]	@ (8001654 <__NVIC_EnableIRQ+0x38>)
 8001636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163a:	095b      	lsrs	r3, r3, #5
 800163c:	2001      	movs	r0, #1
 800163e:	fa00 f202 	lsl.w	r2, r0, r2
 8001642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000e100 	.word	0xe000e100

08001658 <set_baud>:
#include "MyUsart.h"
RingBuffer_t usart2_ring_RX,usart2_ring_TX;
static inline uint32_t set_baud(uint32_t baud){
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	 * which abit hard on teh CPU i was like i will calculate it myself and give it to BRR register
	 * the equation is
	 * USARTDIV=(fclk/(16*baud))
	 * the fclk is the frequency of ABP1 BUS which in my case it's 42 Mhz
	 */
	if(baud==9600) 			return 0x1117;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8001666:	d102      	bne.n	800166e <set_baud+0x16>
 8001668:	f241 1317 	movw	r3, #4375	@ 0x1117
 800166c:	e035      	b.n	80016da <set_baud+0x82>
	else if(baud==14400) 	return 0x0B60;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f5b3 5f61 	cmp.w	r3, #14400	@ 0x3840
 8001674:	d102      	bne.n	800167c <set_baud+0x24>
 8001676:	f44f 6336 	mov.w	r3, #2912	@ 0xb60
 800167a:	e02e      	b.n	80016da <set_baud+0x82>
	else if(baud==19200) 	return 0x08B9;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8001682:	d102      	bne.n	800168a <set_baud+0x32>
 8001684:	f640 03b9 	movw	r3, #2233	@ 0x8b9
 8001688:	e027      	b.n	80016da <set_baud+0x82>
	else if(baud==38400) 	return 0x045D;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8001690:	d102      	bne.n	8001698 <set_baud+0x40>
 8001692:	f240 435d 	movw	r3, #1117	@ 0x45d
 8001696:	e020      	b.n	80016da <set_baud+0x82>
	else if(baud==57600) 	return 0x02D9;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 800169e:	d102      	bne.n	80016a6 <set_baud+0x4e>
 80016a0:	f240 23d9 	movw	r3, #729	@ 0x2d9
 80016a4:	e019      	b.n	80016da <set_baud+0x82>
	else if(baud==115200) 	return 0x016D;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80016ac:	d102      	bne.n	80016b4 <set_baud+0x5c>
 80016ae:	f240 136d 	movw	r3, #365	@ 0x16d
 80016b2:	e012      	b.n	80016da <set_baud+0x82>
	else if(baud==230400) 	return 0x00B6;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f5b3 3f61 	cmp.w	r3, #230400	@ 0x38400
 80016ba:	d101      	bne.n	80016c0 <set_baud+0x68>
 80016bc:	23b6      	movs	r3, #182	@ 0xb6
 80016be:	e00c      	b.n	80016da <set_baud+0x82>
	else if(baud==460800) 	return 0x005B;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f5b3 2fe1 	cmp.w	r3, #460800	@ 0x70800
 80016c6:	d101      	bne.n	80016cc <set_baud+0x74>
 80016c8:	235b      	movs	r3, #91	@ 0x5b
 80016ca:	e006      	b.n	80016da <set_baud+0x82>
	else if(baud==921600) 	return 0x002D;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f5b3 2f61 	cmp.w	r3, #921600	@ 0xe1000
 80016d2:	d101      	bne.n	80016d8 <set_baud+0x80>
 80016d4:	232d      	movs	r3, #45	@ 0x2d
 80016d6:	e000      	b.n	80016da <set_baud+0x82>
	else 					return 0;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
	...

080016e8 <Usart2_init>:
void Usart2_init(uint32_t baudRate){
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b087      	sub	sp, #28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	gpio_set_up config_RX,config_TX;
	config_RX.PINx=3;
 80016f0:	2303      	movs	r3, #3
 80016f2:	743b      	strb	r3, [r7, #16]
	config_RX.MODERx=GPIOx_MODER_AF;
 80016f4:	2302      	movs	r3, #2
 80016f6:	747b      	strb	r3, [r7, #17]
	config_RX.OSPEEDRx=GPIOx_OSPEEDR_HIGH_SP;
 80016f8:	2303      	movs	r3, #3
 80016fa:	74fb      	strb	r3, [r7, #19]
	config_RX.OTYPERx=GPIOx_OTYPER_PP;
 80016fc:	2300      	movs	r3, #0
 80016fe:	74bb      	strb	r3, [r7, #18]
	config_RX.PUPDRx=GPIOx_PUPDR_UP;
 8001700:	2301      	movs	r3, #1
 8001702:	753b      	strb	r3, [r7, #20]

	config_TX.PINx=2;
 8001704:	2302      	movs	r3, #2
 8001706:	723b      	strb	r3, [r7, #8]
	config_TX.MODERx=GPIOx_MODER_AF;
 8001708:	2302      	movs	r3, #2
 800170a:	727b      	strb	r3, [r7, #9]
	config_TX.OSPEEDRx=GPIOx_OSPEEDR_HIGH_SP;
 800170c:	2303      	movs	r3, #3
 800170e:	72fb      	strb	r3, [r7, #11]
	config_TX.OTYPERx=GPIOx_OTYPER_PP;
 8001710:	2300      	movs	r3, #0
 8001712:	72bb      	strb	r3, [r7, #10]
	config_TX.PUPDRx=GPIOx_PUPDR_NONE;
 8001714:	2300      	movs	r3, #0
 8001716:	733b      	strb	r3, [r7, #12]

	gpio_init(GPIOA, &config_TX);
 8001718:	f107 0308 	add.w	r3, r7, #8
 800171c:	4619      	mov	r1, r3
 800171e:	4818      	ldr	r0, [pc, #96]	@ (8001780 <Usart2_init+0x98>)
 8001720:	f7ff febe 	bl	80014a0 <gpio_init>
	gpio_init(GPIOA, &config_RX);
 8001724:	f107 0310 	add.w	r3, r7, #16
 8001728:	4619      	mov	r1, r3
 800172a:	4815      	ldr	r0, [pc, #84]	@ (8001780 <Usart2_init+0x98>)
 800172c:	f7ff feb8 	bl	80014a0 <gpio_init>
	RCC->APB1ENR|=(1<<17);
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <Usart2_init+0x9c>)
 8001732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001734:	4a13      	ldr	r2, [pc, #76]	@ (8001784 <Usart2_init+0x9c>)
 8001736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800173a:	6413      	str	r3, [r2, #64]	@ 0x40
	GPIOA->AFR[0]&=~((0b1111<<(2*4))|(0b1111<<(3*4)));
 800173c:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <Usart2_init+0x98>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	4a0f      	ldr	r2, [pc, #60]	@ (8001780 <Usart2_init+0x98>)
 8001742:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001746:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|=(7<<2*4)|(7<<3*4);
 8001748:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <Usart2_init+0x98>)
 800174a:	6a1b      	ldr	r3, [r3, #32]
 800174c:	4a0c      	ldr	r2, [pc, #48]	@ (8001780 <Usart2_init+0x98>)
 800174e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8001752:	6213      	str	r3, [r2, #32]

	USART2->CR1|=(1<<2)|(1<<3)|(1<<13)|(1<<5);
 8001754:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <Usart2_init+0xa0>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	4a0b      	ldr	r2, [pc, #44]	@ (8001788 <Usart2_init+0xa0>)
 800175a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800175e:	f043 032c 	orr.w	r3, r3, #44	@ 0x2c
 8001762:	60d3      	str	r3, [r2, #12]
	USART2->BRR=set_baud(baudRate);
 8001764:	4c08      	ldr	r4, [pc, #32]	@ (8001788 <Usart2_init+0xa0>)
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff ff76 	bl	8001658 <set_baud>
 800176c:	4603      	mov	r3, r0
 800176e:	60a3      	str	r3, [r4, #8]
	NVIC_EnableIRQ(USART2_IRQn);//enable the USART INT into the NVIC handler
 8001770:	2026      	movs	r0, #38	@ 0x26
 8001772:	f7ff ff53 	bl	800161c <__NVIC_EnableIRQ>
}
 8001776:	bf00      	nop
 8001778:	371c      	adds	r7, #28
 800177a:	46bd      	mov	sp, r7
 800177c:	bd90      	pop	{r4, r7, pc}
 800177e:	bf00      	nop
 8001780:	40020000 	.word	0x40020000
 8001784:	40023800 	.word	0x40023800
 8001788:	40004400 	.word	0x40004400

0800178c <USART2_IRQHandler>:
	while(*ptr){
		Usart2_SendByte(*ptr++);
	}

}
void USART2_IRQHandler(void){
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
	if(USART2->SR&(1<<5)){
 8001792:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <USART2_IRQHandler+0x5c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0320 	and.w	r3, r3, #32
 800179a:	2b00      	cmp	r3, #0
 800179c:	d007      	beq.n	80017ae <USART2_IRQHandler+0x22>
		//if this condition is true means RXNE flag is set
		//and when this flag i set means a data arrived and we have to read that data from the data register and send it to the ring buffer
		uint8_t data=USART2->DR;
 800179e:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <USART2_IRQHandler+0x5c>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	71fb      	strb	r3, [r7, #7]
		RingBuffer_Write(&usart2_ring_RX, data);
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	4619      	mov	r1, r3
 80017a8:	4810      	ldr	r0, [pc, #64]	@ (80017ec <USART2_IRQHandler+0x60>)
 80017aa:	f000 f823 	bl	80017f4 <RingBuffer_Write>
	}
	if(USART2->SR&(1<<7)){
 80017ae:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <USART2_IRQHandler+0x5c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d011      	beq.n	80017de <USART2_IRQHandler+0x52>
		//when the TXIE flag is set means there is data in the register
		uint8_t data1;
		if(RingBuffer_Read(&usart2_ring_TX, &data1)){
 80017ba:	1dbb      	adds	r3, r7, #6
 80017bc:	4619      	mov	r1, r3
 80017be:	480c      	ldr	r0, [pc, #48]	@ (80017f0 <USART2_IRQHandler+0x64>)
 80017c0:	f000 f839 	bl	8001836 <RingBuffer_Read>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <USART2_IRQHandler+0x46>
			USART2->DR=data1;
 80017ca:	79ba      	ldrb	r2, [r7, #6]
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <USART2_IRQHandler+0x5c>)
 80017ce:	605a      	str	r2, [r3, #4]
		}
		else USART2->CR1&=~(1<<7);//if the buffer is empty disable the TXE bit
	}
}
 80017d0:	e005      	b.n	80017de <USART2_IRQHandler+0x52>
		else USART2->CR1&=~(1<<7);//if the buffer is empty disable the TXE bit
 80017d2:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <USART2_IRQHandler+0x5c>)
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	4a04      	ldr	r2, [pc, #16]	@ (80017e8 <USART2_IRQHandler+0x5c>)
 80017d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80017dc:	60d3      	str	r3, [r2, #12]
}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40004400 	.word	0x40004400
 80017ec:	20000038 	.word	0x20000038
 80017f0:	20000140 	.word	0x20000140

080017f4 <RingBuffer_Write>:
#include "RingBuffer.h"

bool RingBuffer_Write(RingBuffer_t *rb, uint8_t data){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
	if(RingBuffer_IsFull(rb)) return false;
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 f84f 	bl	80018a4 <RingBuffer_IsFull>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <RingBuffer_Write+0x1c>
 800180c:	2300      	movs	r3, #0
 800180e:	e00e      	b.n	800182e <RingBuffer_Write+0x3a>
	rb->buffer[rb->head]=data;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	78f9      	ldrb	r1, [r7, #3]
 800181a:	54d1      	strb	r1, [r2, r3]
	rb->head = (rb->head + 1) & (RING_BUF_SIZE - 1);// wee need the bitwise and to wrap around
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001822:	3301      	adds	r3, #1
 8001824:	b2da      	uxtb	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	return true;//means data was written to the buffer
 800182c:	2301      	movs	r3, #1

}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <RingBuffer_Read>:
bool RingBuffer_Read(RingBuffer_t *rb, uint8_t *data){
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
 800183e:	6039      	str	r1, [r7, #0]
	if(RingBuffer_IsEmpty(rb)) return false;
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 f81a 	bl	800187a <RingBuffer_IsEmpty>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <RingBuffer_Read+0x1a>
 800184c:	2300      	movs	r3, #0
 800184e:	e010      	b.n	8001872 <RingBuffer_Read+0x3c>
	*data=rb->buffer[rb->tail];//we give the tail data to the pointer to read
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	5cd3      	ldrb	r3, [r2, r3]
 800185a:	b2da      	uxtb	r2, r3
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	701a      	strb	r2, [r3, #0]
	rb->tail = (rb->tail + 1) & (RING_BUF_SIZE - 1);//move the tail one front
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001866:	3301      	adds	r3, #1
 8001868:	b2da      	uxtb	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	return true;
 8001870:	2301      	movs	r3, #1
}
 8001872:	4618      	mov	r0, r3
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <RingBuffer_IsEmpty>:




bool RingBuffer_IsEmpty(RingBuffer_t *rb){
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
	if(rb->head==rb->tail) return true;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800188e:	429a      	cmp	r2, r3
 8001890:	d101      	bne.n	8001896 <RingBuffer_IsEmpty+0x1c>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <RingBuffer_IsEmpty+0x1e>
	else 				   return false;
 8001896:	2300      	movs	r3, #0

}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <RingBuffer_IsFull>:
bool RingBuffer_IsFull(RingBuffer_t *rb){
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
	if(((rb->head+1)&(RING_BUF_SIZE-1))==rb->tail) return true;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80018b2:	3301      	adds	r3, #1
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80018bc:	429a      	cmp	r2, r3
 80018be:	d101      	bne.n	80018c4 <RingBuffer_IsFull+0x20>
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <RingBuffer_IsFull+0x22>
	else   					 return false;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
	...

080018d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018da:	f000 f99f 	bl	8001c1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018de:	f000 f829 	bl	8001934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018e2:	f000 f895 	bl	8001a10 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  	 TIMx_pwm_init(TIM2, GPIOA, 5, 1000, 1000, 1, 1);
 80018e6:	2301      	movs	r3, #1
 80018e8:	9302      	str	r3, [sp, #8]
 80018ea:	2301      	movs	r3, #1
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018f8:	2205      	movs	r2, #5
 80018fa:	490d      	ldr	r1, [pc, #52]	@ (8001930 <main+0x5c>)
 80018fc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001900:	f7ff fd5e 	bl	80013c0 <TIMx_pwm_init>
  	TIMx_pwm_init(TIM2, GPIOA, 3, 1000, 1000, 1, 1);
 8001904:	2301      	movs	r3, #1
 8001906:	9302      	str	r3, [sp, #8]
 8001908:	2301      	movs	r3, #1
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001916:	2203      	movs	r2, #3
 8001918:	4905      	ldr	r1, [pc, #20]	@ (8001930 <main+0x5c>)
 800191a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800191e:	f7ff fd4f 	bl	80013c0 <TIMx_pwm_init>
  	Usart2_init(9600);
 8001922:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8001926:	f7ff fedf 	bl	80016e8 <Usart2_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800192a:	bf00      	nop
 800192c:	e7fd      	b.n	800192a <main+0x56>
 800192e:	bf00      	nop
 8001930:	40020000 	.word	0x40020000

08001934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b094      	sub	sp, #80	@ 0x50
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	2234      	movs	r2, #52	@ 0x34
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f001 fa0a 	bl	8002d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	f107 0308 	add.w	r3, r7, #8
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a08 <SystemClock_Config+0xd4>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	4a29      	ldr	r2, [pc, #164]	@ (8001a08 <SystemClock_Config+0xd4>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001966:	6413      	str	r3, [r2, #64]	@ 0x40
 8001968:	4b27      	ldr	r3, [pc, #156]	@ (8001a08 <SystemClock_Config+0xd4>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001974:	2300      	movs	r3, #0
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	4b24      	ldr	r3, [pc, #144]	@ (8001a0c <SystemClock_Config+0xd8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001980:	4a22      	ldr	r2, [pc, #136]	@ (8001a0c <SystemClock_Config+0xd8>)
 8001982:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001986:	6013      	str	r3, [r2, #0]
 8001988:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <SystemClock_Config+0xd8>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001990:	603b      	str	r3, [r7, #0]
 8001992:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001994:	2302      	movs	r3, #2
 8001996:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001998:	2301      	movs	r3, #1
 800199a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800199c:	2310      	movs	r3, #16
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a0:	2302      	movs	r3, #2
 80019a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019a4:	2300      	movs	r3, #0
 80019a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019a8:	2310      	movs	r3, #16
 80019aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019ac:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019b2:	2304      	movs	r3, #4
 80019b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019b6:	2302      	movs	r3, #2
 80019b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019ba:	2302      	movs	r3, #2
 80019bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019be:	f107 031c 	add.w	r3, r7, #28
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 ff2c 	bl	8002820 <HAL_RCC_OscConfig>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80019ce:	f000 f88b 	bl	8001ae8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d2:	230f      	movs	r3, #15
 80019d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019d6:	2302      	movs	r3, #2
 80019d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019e8:	f107 0308 	add.w	r3, r7, #8
 80019ec:	2102      	movs	r1, #2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 fc00 	bl	80021f4 <HAL_RCC_ClockConfig>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <SystemClock_Config+0xca>
  {
    Error_Handler();
 80019fa:	f000 f875 	bl	8001ae8 <Error_Handler>
  }
}
 80019fe:	bf00      	nop
 8001a00:	3750      	adds	r7, #80	@ 0x50
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40007000 	.word	0x40007000

08001a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
 8001a24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a2b      	ldr	r2, [pc, #172]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a30:	f043 0304 	orr.w	r3, r3, #4
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b29      	ldr	r3, [pc, #164]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b25      	ldr	r3, [pc, #148]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	4a24      	ldr	r2, [pc, #144]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a52:	4b22      	ldr	r3, [pc, #136]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	4b1e      	ldr	r3, [pc, #120]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	4a1d      	ldr	r2, [pc, #116]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	4b17      	ldr	r3, [pc, #92]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	4a16      	ldr	r2, [pc, #88]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8a:	4b14      	ldr	r3, [pc, #80]	@ (8001adc <MX_GPIO_Init+0xcc>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a9c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	480c      	ldr	r0, [pc, #48]	@ (8001ae0 <MX_GPIO_Init+0xd0>)
 8001aae:	f000 fa0d 	bl	8001ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ab2:	230c      	movs	r3, #12
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	4619      	mov	r1, r3
 8001acc:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <MX_GPIO_Init+0xd4>)
 8001ace:	f000 f9fd 	bl	8001ecc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ad2:	bf00      	nop
 8001ad4:	3728      	adds	r7, #40	@ 0x28
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020800 	.word	0x40020800
 8001ae4:	40020000 	.word	0x40020000

08001ae8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aec:	b672      	cpsid	i
}
 8001aee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <Error_Handler+0x8>

08001af4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b10      	ldr	r3, [pc, #64]	@ (8001b40 <HAL_MspInit+0x4c>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b02:	4a0f      	ldr	r2, [pc, #60]	@ (8001b40 <HAL_MspInit+0x4c>)
 8001b04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <HAL_MspInit+0x4c>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	603b      	str	r3, [r7, #0]
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <HAL_MspInit+0x4c>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	4a08      	ldr	r2, [pc, #32]	@ (8001b40 <HAL_MspInit+0x4c>)
 8001b20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b26:	4b06      	ldr	r3, [pc, #24]	@ (8001b40 <HAL_MspInit+0x4c>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b32:	2007      	movs	r0, #7
 8001b34:	f000 f996 	bl	8001e64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40023800 	.word	0x40023800

08001b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <NMI_Handler+0x4>

08001b4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <HardFault_Handler+0x4>

08001b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <MemManage_Handler+0x4>

08001b5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <BusFault_Handler+0x4>

08001b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <UsageFault_Handler+0x4>

08001b6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b9a:	f000 f891 	bl	8001cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bcc:	f7ff ffea 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bd0:	480c      	ldr	r0, [pc, #48]	@ (8001c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bd2:	490d      	ldr	r1, [pc, #52]	@ (8001c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd8:	e002      	b.n	8001be0 <LoopCopyDataInit>

08001bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bde:	3304      	adds	r3, #4

08001be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be4:	d3f9      	bcc.n	8001bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001be8:	4c0a      	ldr	r4, [pc, #40]	@ (8001c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bec:	e001      	b.n	8001bf2 <LoopFillZerobss>

08001bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf0:	3204      	adds	r2, #4

08001bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf4:	d3fb      	bcc.n	8001bee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001bf6:	f001 f8b9 	bl	8002d6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bfa:	f7ff fe6b 	bl	80018d4 <main>
  bx  lr    
 8001bfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c08:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001c0c:	08002dec 	.word	0x08002dec
  ldr r2, =_sbss
 8001c10:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001c14:	2000024c 	.word	0x2000024c

08001c18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c18:	e7fe      	b.n	8001c18 <ADC_IRQHandler>
	...

08001c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c20:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <HAL_Init+0x40>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0d      	ldr	r2, [pc, #52]	@ (8001c5c <HAL_Init+0x40>)
 8001c26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <HAL_Init+0x40>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <HAL_Init+0x40>)
 8001c32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c38:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <HAL_Init+0x40>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a07      	ldr	r2, [pc, #28]	@ (8001c5c <HAL_Init+0x40>)
 8001c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c44:	2003      	movs	r0, #3
 8001c46:	f000 f90d 	bl	8001e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f000 f808 	bl	8001c60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c50:	f7ff ff50 	bl	8001af4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40023c00 	.word	0x40023c00

08001c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_InitTick+0x54>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_InitTick+0x58>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	4619      	mov	r1, r3
 8001c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f917 	bl	8001eb2 <HAL_SYSTICK_Config>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e00e      	b.n	8001cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2b0f      	cmp	r3, #15
 8001c92:	d80a      	bhi.n	8001caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c94:	2200      	movs	r2, #0
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	f04f 30ff 	mov.w	r0, #4294967295
 8001c9c:	f000 f8ed 	bl	8001e7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca0:	4a06      	ldr	r2, [pc, #24]	@ (8001cbc <HAL_InitTick+0x5c>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	e000      	b.n	8001cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	20000008 	.word	0x20000008
 8001cbc:	20000004 	.word	0x20000004

08001cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_IncTick+0x20>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_IncTick+0x24>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a04      	ldr	r2, [pc, #16]	@ (8001ce4 <HAL_IncTick+0x24>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000008 	.word	0x20000008
 8001ce4:	20000248 	.word	0x20000248

08001ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return uwTick;
 8001cec:	4b03      	ldr	r3, [pc, #12]	@ (8001cfc <HAL_GetTick+0x14>)
 8001cee:	681b      	ldr	r3, [r3, #0]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000248 	.word	0x20000248

08001d00 <__NVIC_SetPriorityGrouping>:
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d10:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <__NVIC_SetPriorityGrouping+0x44>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d32:	4a04      	ldr	r2, [pc, #16]	@ (8001d44 <__NVIC_SetPriorityGrouping+0x44>)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	60d3      	str	r3, [r2, #12]
}
 8001d38:	bf00      	nop
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_GetPriorityGrouping>:
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d4c:	4b04      	ldr	r3, [pc, #16]	@ (8001d60 <__NVIC_GetPriorityGrouping+0x18>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	f003 0307 	and.w	r3, r3, #7
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	6039      	str	r1, [r7, #0]
 8001d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	db0a      	blt.n	8001d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	490c      	ldr	r1, [pc, #48]	@ (8001db0 <__NVIC_SetPriority+0x4c>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	0112      	lsls	r2, r2, #4
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	440b      	add	r3, r1
 8001d88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d8c:	e00a      	b.n	8001da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4908      	ldr	r1, [pc, #32]	@ (8001db4 <__NVIC_SetPriority+0x50>)
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	3b04      	subs	r3, #4
 8001d9c:	0112      	lsls	r2, r2, #4
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	440b      	add	r3, r1
 8001da2:	761a      	strb	r2, [r3, #24]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000e100 	.word	0xe000e100
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b089      	sub	sp, #36	@ 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f1c3 0307 	rsb	r3, r3, #7
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	bf28      	it	cs
 8001dd6:	2304      	movcs	r3, #4
 8001dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	2b06      	cmp	r3, #6
 8001de0:	d902      	bls.n	8001de8 <NVIC_EncodePriority+0x30>
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3b03      	subs	r3, #3
 8001de6:	e000      	b.n	8001dea <NVIC_EncodePriority+0x32>
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	f04f 32ff 	mov.w	r2, #4294967295
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	43da      	mvns	r2, r3
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e00:	f04f 31ff 	mov.w	r1, #4294967295
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0a:	43d9      	mvns	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e10:	4313      	orrs	r3, r2
         );
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3724      	adds	r7, #36	@ 0x24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
	...

08001e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e30:	d301      	bcc.n	8001e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e32:	2301      	movs	r3, #1
 8001e34:	e00f      	b.n	8001e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e36:	4a0a      	ldr	r2, [pc, #40]	@ (8001e60 <SysTick_Config+0x40>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3e:	210f      	movs	r1, #15
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	f7ff ff8e 	bl	8001d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e48:	4b05      	ldr	r3, [pc, #20]	@ (8001e60 <SysTick_Config+0x40>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4e:	4b04      	ldr	r3, [pc, #16]	@ (8001e60 <SysTick_Config+0x40>)
 8001e50:	2207      	movs	r2, #7
 8001e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	e000e010 	.word	0xe000e010

08001e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff ff47 	bl	8001d00 <__NVIC_SetPriorityGrouping>
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	4603      	mov	r3, r0
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e8c:	f7ff ff5c 	bl	8001d48 <__NVIC_GetPriorityGrouping>
 8001e90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	68b9      	ldr	r1, [r7, #8]
 8001e96:	6978      	ldr	r0, [r7, #20]
 8001e98:	f7ff ff8e 	bl	8001db8 <NVIC_EncodePriority>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ff5d 	bl	8001d64 <__NVIC_SetPriority>
}
 8001eaa:	bf00      	nop
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b082      	sub	sp, #8
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff ffb0 	bl	8001e20 <SysTick_Config>
 8001ec0:	4603      	mov	r3, r0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b089      	sub	sp, #36	@ 0x24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
 8001ee6:	e165      	b.n	80021b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ee8:	2201      	movs	r2, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	f040 8154 	bne.w	80021ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 0303 	and.w	r3, r3, #3
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d005      	beq.n	8001f1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d130      	bne.n	8001f80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	2203      	movs	r2, #3
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4013      	ands	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f54:	2201      	movs	r2, #1
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4013      	ands	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	091b      	lsrs	r3, r3, #4
 8001f6a:	f003 0201 	and.w	r2, r3, #1
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f003 0303 	and.w	r3, r3, #3
 8001f88:	2b03      	cmp	r3, #3
 8001f8a:	d017      	beq.n	8001fbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	2203      	movs	r2, #3
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0303 	and.w	r3, r3, #3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d123      	bne.n	8002010 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	08da      	lsrs	r2, r3, #3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3208      	adds	r2, #8
 8001fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	220f      	movs	r2, #15
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	691a      	ldr	r2, [r3, #16]
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	08da      	lsrs	r2, r3, #3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3208      	adds	r2, #8
 800200a:	69b9      	ldr	r1, [r7, #24]
 800200c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	2203      	movs	r2, #3
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4013      	ands	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 0203 	and.w	r2, r3, #3
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	4313      	orrs	r3, r2
 800203c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800204c:	2b00      	cmp	r3, #0
 800204e:	f000 80ae 	beq.w	80021ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	4b5d      	ldr	r3, [pc, #372]	@ (80021cc <HAL_GPIO_Init+0x300>)
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	4a5c      	ldr	r2, [pc, #368]	@ (80021cc <HAL_GPIO_Init+0x300>)
 800205c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002060:	6453      	str	r3, [r2, #68]	@ 0x44
 8002062:	4b5a      	ldr	r3, [pc, #360]	@ (80021cc <HAL_GPIO_Init+0x300>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800206e:	4a58      	ldr	r2, [pc, #352]	@ (80021d0 <HAL_GPIO_Init+0x304>)
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	089b      	lsrs	r3, r3, #2
 8002074:	3302      	adds	r3, #2
 8002076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	220f      	movs	r2, #15
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43db      	mvns	r3, r3
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	4013      	ands	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a4f      	ldr	r2, [pc, #316]	@ (80021d4 <HAL_GPIO_Init+0x308>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d025      	beq.n	80020e6 <HAL_GPIO_Init+0x21a>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a4e      	ldr	r2, [pc, #312]	@ (80021d8 <HAL_GPIO_Init+0x30c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d01f      	beq.n	80020e2 <HAL_GPIO_Init+0x216>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a4d      	ldr	r2, [pc, #308]	@ (80021dc <HAL_GPIO_Init+0x310>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d019      	beq.n	80020de <HAL_GPIO_Init+0x212>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a4c      	ldr	r2, [pc, #304]	@ (80021e0 <HAL_GPIO_Init+0x314>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d013      	beq.n	80020da <HAL_GPIO_Init+0x20e>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a4b      	ldr	r2, [pc, #300]	@ (80021e4 <HAL_GPIO_Init+0x318>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d00d      	beq.n	80020d6 <HAL_GPIO_Init+0x20a>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a4a      	ldr	r2, [pc, #296]	@ (80021e8 <HAL_GPIO_Init+0x31c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d007      	beq.n	80020d2 <HAL_GPIO_Init+0x206>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a49      	ldr	r2, [pc, #292]	@ (80021ec <HAL_GPIO_Init+0x320>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d101      	bne.n	80020ce <HAL_GPIO_Init+0x202>
 80020ca:	2306      	movs	r3, #6
 80020cc:	e00c      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020ce:	2307      	movs	r3, #7
 80020d0:	e00a      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020d2:	2305      	movs	r3, #5
 80020d4:	e008      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020d6:	2304      	movs	r3, #4
 80020d8:	e006      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020da:	2303      	movs	r3, #3
 80020dc:	e004      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020de:	2302      	movs	r3, #2
 80020e0:	e002      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020e2:	2301      	movs	r3, #1
 80020e4:	e000      	b.n	80020e8 <HAL_GPIO_Init+0x21c>
 80020e6:	2300      	movs	r3, #0
 80020e8:	69fa      	ldr	r2, [r7, #28]
 80020ea:	f002 0203 	and.w	r2, r2, #3
 80020ee:	0092      	lsls	r2, r2, #2
 80020f0:	4093      	lsls	r3, r2
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020f8:	4935      	ldr	r1, [pc, #212]	@ (80021d0 <HAL_GPIO_Init+0x304>)
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	089b      	lsrs	r3, r3, #2
 80020fe:	3302      	adds	r3, #2
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002106:	4b3a      	ldr	r3, [pc, #232]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	43db      	mvns	r3, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4013      	ands	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800212a:	4a31      	ldr	r2, [pc, #196]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002130:	4b2f      	ldr	r3, [pc, #188]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002154:	4a26      	ldr	r2, [pc, #152]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800215a:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	43db      	mvns	r3, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4013      	ands	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	4313      	orrs	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800217e:	4a1c      	ldr	r2, [pc, #112]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002184:	4b1a      	ldr	r3, [pc, #104]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d003      	beq.n	80021a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021a8:	4a11      	ldr	r2, [pc, #68]	@ (80021f0 <HAL_GPIO_Init+0x324>)
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3301      	adds	r3, #1
 80021b2:	61fb      	str	r3, [r7, #28]
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	2b0f      	cmp	r3, #15
 80021b8:	f67f ae96 	bls.w	8001ee8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021bc:	bf00      	nop
 80021be:	bf00      	nop
 80021c0:	3724      	adds	r7, #36	@ 0x24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40013800 	.word	0x40013800
 80021d4:	40020000 	.word	0x40020000
 80021d8:	40020400 	.word	0x40020400
 80021dc:	40020800 	.word	0x40020800
 80021e0:	40020c00 	.word	0x40020c00
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40021400 	.word	0x40021400
 80021ec:	40021800 	.word	0x40021800
 80021f0:	40013c00 	.word	0x40013c00

080021f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e0cc      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002208:	4b68      	ldr	r3, [pc, #416]	@ (80023ac <HAL_RCC_ClockConfig+0x1b8>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 030f 	and.w	r3, r3, #15
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	429a      	cmp	r2, r3
 8002214:	d90c      	bls.n	8002230 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002216:	4b65      	ldr	r3, [pc, #404]	@ (80023ac <HAL_RCC_ClockConfig+0x1b8>)
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	b2d2      	uxtb	r2, r2
 800221c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800221e:	4b63      	ldr	r3, [pc, #396]	@ (80023ac <HAL_RCC_ClockConfig+0x1b8>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	429a      	cmp	r2, r3
 800222a:	d001      	beq.n	8002230 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0b8      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d020      	beq.n	800227e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	2b00      	cmp	r3, #0
 8002246:	d005      	beq.n	8002254 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002248:	4b59      	ldr	r3, [pc, #356]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	4a58      	ldr	r2, [pc, #352]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 800224e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002252:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0308 	and.w	r3, r3, #8
 800225c:	2b00      	cmp	r3, #0
 800225e:	d005      	beq.n	800226c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002260:	4b53      	ldr	r3, [pc, #332]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	4a52      	ldr	r2, [pc, #328]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800226a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800226c:	4b50      	ldr	r3, [pc, #320]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	494d      	ldr	r1, [pc, #308]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 800227a:	4313      	orrs	r3, r2
 800227c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d044      	beq.n	8002314 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d107      	bne.n	80022a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002292:	4b47      	ldr	r3, [pc, #284]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d119      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e07f      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d003      	beq.n	80022b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ae:	2b03      	cmp	r3, #3
 80022b0:	d107      	bne.n	80022c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b2:	4b3f      	ldr	r3, [pc, #252]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d109      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e06f      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c2:	4b3b      	ldr	r3, [pc, #236]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e067      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022d2:	4b37      	ldr	r3, [pc, #220]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f023 0203 	bic.w	r2, r3, #3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	4934      	ldr	r1, [pc, #208]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022e4:	f7ff fd00 	bl	8001ce8 <HAL_GetTick>
 80022e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ea:	e00a      	b.n	8002302 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ec:	f7ff fcfc 	bl	8001ce8 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e04f      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002302:	4b2b      	ldr	r3, [pc, #172]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 020c 	and.w	r2, r3, #12
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	429a      	cmp	r2, r3
 8002312:	d1eb      	bne.n	80022ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002314:	4b25      	ldr	r3, [pc, #148]	@ (80023ac <HAL_RCC_ClockConfig+0x1b8>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	d20c      	bcs.n	800233c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002322:	4b22      	ldr	r3, [pc, #136]	@ (80023ac <HAL_RCC_ClockConfig+0x1b8>)
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800232a:	4b20      	ldr	r3, [pc, #128]	@ (80023ac <HAL_RCC_ClockConfig+0x1b8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d001      	beq.n	800233c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e032      	b.n	80023a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d008      	beq.n	800235a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002348:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	4916      	ldr	r1, [pc, #88]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002356:	4313      	orrs	r3, r2
 8002358:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d009      	beq.n	800237a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	490e      	ldr	r1, [pc, #56]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	4313      	orrs	r3, r2
 8002378:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800237a:	f000 f821 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 800237e:	4602      	mov	r2, r0
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	091b      	lsrs	r3, r3, #4
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	490a      	ldr	r1, [pc, #40]	@ (80023b4 <HAL_RCC_ClockConfig+0x1c0>)
 800238c:	5ccb      	ldrb	r3, [r1, r3]
 800238e:	fa22 f303 	lsr.w	r3, r2, r3
 8002392:	4a09      	ldr	r2, [pc, #36]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002396:	4b09      	ldr	r3, [pc, #36]	@ (80023bc <HAL_RCC_ClockConfig+0x1c8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fc60 	bl	8001c60 <HAL_InitTick>

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40023c00 	.word	0x40023c00
 80023b0:	40023800 	.word	0x40023800
 80023b4:	08002dcc 	.word	0x08002dcc
 80023b8:	20000000 	.word	0x20000000
 80023bc:	20000004 	.word	0x20000004

080023c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023c4:	b0ae      	sub	sp, #184	@ 0xb8
 80023c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023e6:	4bcb      	ldr	r3, [pc, #812]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	2b0c      	cmp	r3, #12
 80023f0:	f200 8206 	bhi.w	8002800 <HAL_RCC_GetSysClockFreq+0x440>
 80023f4:	a201      	add	r2, pc, #4	@ (adr r2, 80023fc <HAL_RCC_GetSysClockFreq+0x3c>)
 80023f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fa:	bf00      	nop
 80023fc:	08002431 	.word	0x08002431
 8002400:	08002801 	.word	0x08002801
 8002404:	08002801 	.word	0x08002801
 8002408:	08002801 	.word	0x08002801
 800240c:	08002439 	.word	0x08002439
 8002410:	08002801 	.word	0x08002801
 8002414:	08002801 	.word	0x08002801
 8002418:	08002801 	.word	0x08002801
 800241c:	08002441 	.word	0x08002441
 8002420:	08002801 	.word	0x08002801
 8002424:	08002801 	.word	0x08002801
 8002428:	08002801 	.word	0x08002801
 800242c:	08002631 	.word	0x08002631
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002430:	4bb9      	ldr	r3, [pc, #740]	@ (8002718 <HAL_RCC_GetSysClockFreq+0x358>)
 8002432:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8002436:	e1e7      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002438:	4bb8      	ldr	r3, [pc, #736]	@ (800271c <HAL_RCC_GetSysClockFreq+0x35c>)
 800243a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800243e:	e1e3      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002440:	4bb4      	ldr	r3, [pc, #720]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002448:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800244c:	4bb1      	ldr	r3, [pc, #708]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d071      	beq.n	800253c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002458:	4bae      	ldr	r3, [pc, #696]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	099b      	lsrs	r3, r3, #6
 800245e:	2200      	movs	r2, #0
 8002460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002464:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002468:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800246c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002470:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002474:	2300      	movs	r3, #0
 8002476:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800247a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800247e:	4622      	mov	r2, r4
 8002480:	462b      	mov	r3, r5
 8002482:	f04f 0000 	mov.w	r0, #0
 8002486:	f04f 0100 	mov.w	r1, #0
 800248a:	0159      	lsls	r1, r3, #5
 800248c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002490:	0150      	lsls	r0, r2, #5
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4621      	mov	r1, r4
 8002498:	1a51      	subs	r1, r2, r1
 800249a:	6439      	str	r1, [r7, #64]	@ 0x40
 800249c:	4629      	mov	r1, r5
 800249e:	eb63 0301 	sbc.w	r3, r3, r1
 80024a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	f04f 0300 	mov.w	r3, #0
 80024ac:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80024b0:	4649      	mov	r1, r9
 80024b2:	018b      	lsls	r3, r1, #6
 80024b4:	4641      	mov	r1, r8
 80024b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ba:	4641      	mov	r1, r8
 80024bc:	018a      	lsls	r2, r1, #6
 80024be:	4641      	mov	r1, r8
 80024c0:	1a51      	subs	r1, r2, r1
 80024c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80024c4:	4649      	mov	r1, r9
 80024c6:	eb63 0301 	sbc.w	r3, r3, r1
 80024ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80024d8:	4649      	mov	r1, r9
 80024da:	00cb      	lsls	r3, r1, #3
 80024dc:	4641      	mov	r1, r8
 80024de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024e2:	4641      	mov	r1, r8
 80024e4:	00ca      	lsls	r2, r1, #3
 80024e6:	4610      	mov	r0, r2
 80024e8:	4619      	mov	r1, r3
 80024ea:	4603      	mov	r3, r0
 80024ec:	4622      	mov	r2, r4
 80024ee:	189b      	adds	r3, r3, r2
 80024f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80024f2:	462b      	mov	r3, r5
 80024f4:	460a      	mov	r2, r1
 80024f6:	eb42 0303 	adc.w	r3, r2, r3
 80024fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	f04f 0300 	mov.w	r3, #0
 8002504:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002508:	4629      	mov	r1, r5
 800250a:	024b      	lsls	r3, r1, #9
 800250c:	4621      	mov	r1, r4
 800250e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002512:	4621      	mov	r1, r4
 8002514:	024a      	lsls	r2, r1, #9
 8002516:	4610      	mov	r0, r2
 8002518:	4619      	mov	r1, r3
 800251a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800251e:	2200      	movs	r2, #0
 8002520:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002524:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002528:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800252c:	f7fd fe6a 	bl	8000204 <__aeabi_uldivmod>
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	4613      	mov	r3, r2
 8002536:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800253a:	e067      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800253c:	4b75      	ldr	r3, [pc, #468]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	099b      	lsrs	r3, r3, #6
 8002542:	2200      	movs	r2, #0
 8002544:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002548:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800254c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002554:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002556:	2300      	movs	r3, #0
 8002558:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800255a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800255e:	4622      	mov	r2, r4
 8002560:	462b      	mov	r3, r5
 8002562:	f04f 0000 	mov.w	r0, #0
 8002566:	f04f 0100 	mov.w	r1, #0
 800256a:	0159      	lsls	r1, r3, #5
 800256c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002570:	0150      	lsls	r0, r2, #5
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4621      	mov	r1, r4
 8002578:	1a51      	subs	r1, r2, r1
 800257a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800257c:	4629      	mov	r1, r5
 800257e:	eb63 0301 	sbc.w	r3, r3, r1
 8002582:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	f04f 0300 	mov.w	r3, #0
 800258c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002590:	4649      	mov	r1, r9
 8002592:	018b      	lsls	r3, r1, #6
 8002594:	4641      	mov	r1, r8
 8002596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800259a:	4641      	mov	r1, r8
 800259c:	018a      	lsls	r2, r1, #6
 800259e:	4641      	mov	r1, r8
 80025a0:	ebb2 0a01 	subs.w	sl, r2, r1
 80025a4:	4649      	mov	r1, r9
 80025a6:	eb63 0b01 	sbc.w	fp, r3, r1
 80025aa:	f04f 0200 	mov.w	r2, #0
 80025ae:	f04f 0300 	mov.w	r3, #0
 80025b2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80025b6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80025ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025be:	4692      	mov	sl, r2
 80025c0:	469b      	mov	fp, r3
 80025c2:	4623      	mov	r3, r4
 80025c4:	eb1a 0303 	adds.w	r3, sl, r3
 80025c8:	623b      	str	r3, [r7, #32]
 80025ca:	462b      	mov	r3, r5
 80025cc:	eb4b 0303 	adc.w	r3, fp, r3
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80025de:	4629      	mov	r1, r5
 80025e0:	028b      	lsls	r3, r1, #10
 80025e2:	4621      	mov	r1, r4
 80025e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025e8:	4621      	mov	r1, r4
 80025ea:	028a      	lsls	r2, r1, #10
 80025ec:	4610      	mov	r0, r2
 80025ee:	4619      	mov	r1, r3
 80025f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025f4:	2200      	movs	r2, #0
 80025f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80025f8:	677a      	str	r2, [r7, #116]	@ 0x74
 80025fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80025fe:	f7fd fe01 	bl	8000204 <__aeabi_uldivmod>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4613      	mov	r3, r2
 8002608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800260c:	4b41      	ldr	r3, [pc, #260]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	0c1b      	lsrs	r3, r3, #16
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	3301      	adds	r3, #1
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800261e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800262e:	e0eb      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002630:	4b38      	ldr	r3, [pc, #224]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002638:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800263c:	4b35      	ldr	r3, [pc, #212]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d06b      	beq.n	8002720 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002648:	4b32      	ldr	r3, [pc, #200]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x354>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	099b      	lsrs	r3, r3, #6
 800264e:	2200      	movs	r2, #0
 8002650:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002652:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002654:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800265a:	663b      	str	r3, [r7, #96]	@ 0x60
 800265c:	2300      	movs	r3, #0
 800265e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002660:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002664:	4622      	mov	r2, r4
 8002666:	462b      	mov	r3, r5
 8002668:	f04f 0000 	mov.w	r0, #0
 800266c:	f04f 0100 	mov.w	r1, #0
 8002670:	0159      	lsls	r1, r3, #5
 8002672:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002676:	0150      	lsls	r0, r2, #5
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4621      	mov	r1, r4
 800267e:	1a51      	subs	r1, r2, r1
 8002680:	61b9      	str	r1, [r7, #24]
 8002682:	4629      	mov	r1, r5
 8002684:	eb63 0301 	sbc.w	r3, r3, r1
 8002688:	61fb      	str	r3, [r7, #28]
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	f04f 0300 	mov.w	r3, #0
 8002692:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002696:	4659      	mov	r1, fp
 8002698:	018b      	lsls	r3, r1, #6
 800269a:	4651      	mov	r1, sl
 800269c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026a0:	4651      	mov	r1, sl
 80026a2:	018a      	lsls	r2, r1, #6
 80026a4:	4651      	mov	r1, sl
 80026a6:	ebb2 0801 	subs.w	r8, r2, r1
 80026aa:	4659      	mov	r1, fp
 80026ac:	eb63 0901 	sbc.w	r9, r3, r1
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	f04f 0300 	mov.w	r3, #0
 80026b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026c4:	4690      	mov	r8, r2
 80026c6:	4699      	mov	r9, r3
 80026c8:	4623      	mov	r3, r4
 80026ca:	eb18 0303 	adds.w	r3, r8, r3
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	462b      	mov	r3, r5
 80026d2:	eb49 0303 	adc.w	r3, r9, r3
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	f04f 0300 	mov.w	r3, #0
 80026e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80026e4:	4629      	mov	r1, r5
 80026e6:	024b      	lsls	r3, r1, #9
 80026e8:	4621      	mov	r1, r4
 80026ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026ee:	4621      	mov	r1, r4
 80026f0:	024a      	lsls	r2, r1, #9
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026fa:	2200      	movs	r2, #0
 80026fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026fe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002700:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002704:	f7fd fd7e 	bl	8000204 <__aeabi_uldivmod>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4613      	mov	r3, r2
 800270e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002712:	e065      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0x420>
 8002714:	40023800 	.word	0x40023800
 8002718:	00f42400 	.word	0x00f42400
 800271c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002720:	4b3d      	ldr	r3, [pc, #244]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x458>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	099b      	lsrs	r3, r3, #6
 8002726:	2200      	movs	r2, #0
 8002728:	4618      	mov	r0, r3
 800272a:	4611      	mov	r1, r2
 800272c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002730:	653b      	str	r3, [r7, #80]	@ 0x50
 8002732:	2300      	movs	r3, #0
 8002734:	657b      	str	r3, [r7, #84]	@ 0x54
 8002736:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800273a:	4642      	mov	r2, r8
 800273c:	464b      	mov	r3, r9
 800273e:	f04f 0000 	mov.w	r0, #0
 8002742:	f04f 0100 	mov.w	r1, #0
 8002746:	0159      	lsls	r1, r3, #5
 8002748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800274c:	0150      	lsls	r0, r2, #5
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4641      	mov	r1, r8
 8002754:	1a51      	subs	r1, r2, r1
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	4649      	mov	r1, r9
 800275a:	eb63 0301 	sbc.w	r3, r3, r1
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800276c:	4659      	mov	r1, fp
 800276e:	018b      	lsls	r3, r1, #6
 8002770:	4651      	mov	r1, sl
 8002772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002776:	4651      	mov	r1, sl
 8002778:	018a      	lsls	r2, r1, #6
 800277a:	4651      	mov	r1, sl
 800277c:	1a54      	subs	r4, r2, r1
 800277e:	4659      	mov	r1, fp
 8002780:	eb63 0501 	sbc.w	r5, r3, r1
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	00eb      	lsls	r3, r5, #3
 800278e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002792:	00e2      	lsls	r2, r4, #3
 8002794:	4614      	mov	r4, r2
 8002796:	461d      	mov	r5, r3
 8002798:	4643      	mov	r3, r8
 800279a:	18e3      	adds	r3, r4, r3
 800279c:	603b      	str	r3, [r7, #0]
 800279e:	464b      	mov	r3, r9
 80027a0:	eb45 0303 	adc.w	r3, r5, r3
 80027a4:	607b      	str	r3, [r7, #4]
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027b2:	4629      	mov	r1, r5
 80027b4:	028b      	lsls	r3, r1, #10
 80027b6:	4621      	mov	r1, r4
 80027b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027bc:	4621      	mov	r1, r4
 80027be:	028a      	lsls	r2, r1, #10
 80027c0:	4610      	mov	r0, r2
 80027c2:	4619      	mov	r1, r3
 80027c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80027c8:	2200      	movs	r2, #0
 80027ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027cc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80027ce:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80027d2:	f7fd fd17 	bl	8000204 <__aeabi_uldivmod>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	4613      	mov	r3, r2
 80027dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002818 <HAL_RCC_GetSysClockFreq+0x458>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	0f1b      	lsrs	r3, r3, #28
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80027ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80027f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80027f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80027fe:	e003      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002800:	4b06      	ldr	r3, [pc, #24]	@ (800281c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002802:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002806:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002808:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800280c:	4618      	mov	r0, r3
 800280e:	37b8      	adds	r7, #184	@ 0xb8
 8002810:	46bd      	mov	sp, r7
 8002812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800
 800281c:	00f42400 	.word	0x00f42400

08002820 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e28d      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 8083 	beq.w	8002946 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002840:	4b94      	ldr	r3, [pc, #592]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 030c 	and.w	r3, r3, #12
 8002848:	2b04      	cmp	r3, #4
 800284a:	d019      	beq.n	8002880 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800284c:	4b91      	ldr	r3, [pc, #580]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002854:	2b08      	cmp	r3, #8
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002858:	4b8e      	ldr	r3, [pc, #568]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002860:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002864:	d00c      	beq.n	8002880 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002866:	4b8b      	ldr	r3, [pc, #556]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800286e:	2b0c      	cmp	r3, #12
 8002870:	d112      	bne.n	8002898 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002872:	4b88      	ldr	r3, [pc, #544]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800287a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800287e:	d10b      	bne.n	8002898 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002880:	4b84      	ldr	r3, [pc, #528]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d05b      	beq.n	8002944 <HAL_RCC_OscConfig+0x124>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d157      	bne.n	8002944 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e25a      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028a0:	d106      	bne.n	80028b0 <HAL_RCC_OscConfig+0x90>
 80028a2:	4b7c      	ldr	r3, [pc, #496]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a7b      	ldr	r2, [pc, #492]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	e01d      	b.n	80028ec <HAL_RCC_OscConfig+0xcc>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028b8:	d10c      	bne.n	80028d4 <HAL_RCC_OscConfig+0xb4>
 80028ba:	4b76      	ldr	r3, [pc, #472]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a75      	ldr	r2, [pc, #468]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	4b73      	ldr	r3, [pc, #460]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a72      	ldr	r2, [pc, #456]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e00b      	b.n	80028ec <HAL_RCC_OscConfig+0xcc>
 80028d4:	4b6f      	ldr	r3, [pc, #444]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a6e      	ldr	r2, [pc, #440]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028de:	6013      	str	r3, [r2, #0]
 80028e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a6b      	ldr	r2, [pc, #428]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80028e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d013      	beq.n	800291c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f4:	f7ff f9f8 	bl	8001ce8 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028fc:	f7ff f9f4 	bl	8001ce8 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	@ 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e21f      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290e:	4b61      	ldr	r3, [pc, #388]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0f0      	beq.n	80028fc <HAL_RCC_OscConfig+0xdc>
 800291a:	e014      	b.n	8002946 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff f9e4 	bl	8001ce8 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002924:	f7ff f9e0 	bl	8001ce8 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	@ 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e20b      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002936:	4b57      	ldr	r3, [pc, #348]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f0      	bne.n	8002924 <HAL_RCC_OscConfig+0x104>
 8002942:	e000      	b.n	8002946 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d06f      	beq.n	8002a32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002952:	4b50      	ldr	r3, [pc, #320]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	2b00      	cmp	r3, #0
 800295c:	d017      	beq.n	800298e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800295e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002966:	2b08      	cmp	r3, #8
 8002968:	d105      	bne.n	8002976 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800296a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002976:	4b47      	ldr	r3, [pc, #284]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800297e:	2b0c      	cmp	r3, #12
 8002980:	d11c      	bne.n	80029bc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002982:	4b44      	ldr	r3, [pc, #272]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d116      	bne.n	80029bc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298e:	4b41      	ldr	r3, [pc, #260]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_RCC_OscConfig+0x186>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d001      	beq.n	80029a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e1d3      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4937      	ldr	r1, [pc, #220]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ba:	e03a      	b.n	8002a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c4:	4b34      	ldr	r3, [pc, #208]	@ (8002a98 <HAL_RCC_OscConfig+0x278>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ca:	f7ff f98d 	bl	8001ce8 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029d2:	f7ff f989 	bl	8001ce8 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1b4      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f0:	4b28      	ldr	r3, [pc, #160]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	4925      	ldr	r1, [pc, #148]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e015      	b.n	8002a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a06:	4b24      	ldr	r3, [pc, #144]	@ (8002a98 <HAL_RCC_OscConfig+0x278>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7ff f96c 	bl	8001ce8 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a14:	f7ff f968 	bl	8001ce8 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e193      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	4b1b      	ldr	r3, [pc, #108]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d036      	beq.n	8002aac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d016      	beq.n	8002a74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a46:	4b15      	ldr	r3, [pc, #84]	@ (8002a9c <HAL_RCC_OscConfig+0x27c>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4c:	f7ff f94c 	bl	8001ce8 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a54:	f7ff f948 	bl	8001ce8 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e173      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <HAL_RCC_OscConfig+0x274>)
 8002a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x234>
 8002a72:	e01b      	b.n	8002aac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a74:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <HAL_RCC_OscConfig+0x27c>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a7a:	f7ff f935 	bl	8001ce8 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a80:	e00e      	b.n	8002aa0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a82:	f7ff f931 	bl	8001ce8 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d907      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e15c      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
 8002a94:	40023800 	.word	0x40023800
 8002a98:	42470000 	.word	0x42470000
 8002a9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa0:	4b8a      	ldr	r3, [pc, #552]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002aa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1ea      	bne.n	8002a82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 8097 	beq.w	8002be8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aba:	2300      	movs	r3, #0
 8002abc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002abe:	4b83      	ldr	r3, [pc, #524]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	4b7f      	ldr	r3, [pc, #508]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad2:	4a7e      	ldr	r2, [pc, #504]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ad4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ada:	4b7c      	ldr	r3, [pc, #496]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aea:	4b79      	ldr	r3, [pc, #484]	@ (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d118      	bne.n	8002b28 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002af6:	4b76      	ldr	r3, [pc, #472]	@ (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a75      	ldr	r2, [pc, #468]	@ (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b02:	f7ff f8f1 	bl	8001ce8 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0a:	f7ff f8ed 	bl	8001ce8 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e118      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1c:	4b6c      	ldr	r3, [pc, #432]	@ (8002cd0 <HAL_RCC_OscConfig+0x4b0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x31e>
 8002b30:	4b66      	ldr	r3, [pc, #408]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b34:	4a65      	ldr	r2, [pc, #404]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b3c:	e01c      	b.n	8002b78 <HAL_RCC_OscConfig+0x358>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b05      	cmp	r3, #5
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCC_OscConfig+0x340>
 8002b46:	4b61      	ldr	r3, [pc, #388]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4a:	4a60      	ldr	r2, [pc, #384]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b4c:	f043 0304 	orr.w	r3, r3, #4
 8002b50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b52:	4b5e      	ldr	r3, [pc, #376]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b56:	4a5d      	ldr	r2, [pc, #372]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCC_OscConfig+0x358>
 8002b60:	4b5a      	ldr	r3, [pc, #360]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b64:	4a59      	ldr	r2, [pc, #356]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b66:	f023 0301 	bic.w	r3, r3, #1
 8002b6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b6c:	4b57      	ldr	r3, [pc, #348]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b70:	4a56      	ldr	r2, [pc, #344]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002b72:	f023 0304 	bic.w	r3, r3, #4
 8002b76:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d015      	beq.n	8002bac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b80:	f7ff f8b2 	bl	8001ce8 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b86:	e00a      	b.n	8002b9e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b88:	f7ff f8ae 	bl	8001ce8 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e0d7      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0ee      	beq.n	8002b88 <HAL_RCC_OscConfig+0x368>
 8002baa:	e014      	b.n	8002bd6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bac:	f7ff f89c 	bl	8001ce8 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb4:	f7ff f898 	bl	8001ce8 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e0c1      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bca:	4b40      	ldr	r3, [pc, #256]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1ee      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bd6:	7dfb      	ldrb	r3, [r7, #23]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d105      	bne.n	8002be8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bdc:	4b3b      	ldr	r3, [pc, #236]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be0:	4a3a      	ldr	r2, [pc, #232]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002be2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002be6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 80ad 	beq.w	8002d4c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bf2:	4b36      	ldr	r3, [pc, #216]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d060      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d145      	bne.n	8002c92 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c06:	4b33      	ldr	r3, [pc, #204]	@ (8002cd4 <HAL_RCC_OscConfig+0x4b4>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0c:	f7ff f86c 	bl	8001ce8 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c14:	f7ff f868 	bl	8001ce8 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e093      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	4b29      	ldr	r3, [pc, #164]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	019b      	lsls	r3, r3, #6
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c48:	085b      	lsrs	r3, r3, #1
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	041b      	lsls	r3, r3, #16
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c54:	061b      	lsls	r3, r3, #24
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5c:	071b      	lsls	r3, r3, #28
 8002c5e:	491b      	ldr	r1, [pc, #108]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c64:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd4 <HAL_RCC_OscConfig+0x4b4>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6a:	f7ff f83d 	bl	8001ce8 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c72:	f7ff f839 	bl	8001ce8 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e064      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c84:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x452>
 8002c90:	e05c      	b.n	8002d4c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c92:	4b10      	ldr	r3, [pc, #64]	@ (8002cd4 <HAL_RCC_OscConfig+0x4b4>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7ff f826 	bl	8001ce8 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7ff f822 	bl	8001ce8 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e04d      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ccc <HAL_RCC_OscConfig+0x4ac>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x480>
 8002cbe:	e045      	b.n	8002d4c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e040      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d58 <HAL_RCC_OscConfig+0x538>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d030      	beq.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d129      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d122      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d08:	4013      	ands	r3, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d119      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1e:	085b      	lsrs	r3, r3, #1
 8002d20:	3b01      	subs	r3, #1
 8002d22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d10f      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d107      	bne.n	8002d48 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d42:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e000      	b.n	8002d4e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40023800 	.word	0x40023800

08002d5c <memset>:
 8002d5c:	4402      	add	r2, r0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d100      	bne.n	8002d66 <memset+0xa>
 8002d64:	4770      	bx	lr
 8002d66:	f803 1b01 	strb.w	r1, [r3], #1
 8002d6a:	e7f9      	b.n	8002d60 <memset+0x4>

08002d6c <__libc_init_array>:
 8002d6c:	b570      	push	{r4, r5, r6, lr}
 8002d6e:	4d0d      	ldr	r5, [pc, #52]	@ (8002da4 <__libc_init_array+0x38>)
 8002d70:	4c0d      	ldr	r4, [pc, #52]	@ (8002da8 <__libc_init_array+0x3c>)
 8002d72:	1b64      	subs	r4, r4, r5
 8002d74:	10a4      	asrs	r4, r4, #2
 8002d76:	2600      	movs	r6, #0
 8002d78:	42a6      	cmp	r6, r4
 8002d7a:	d109      	bne.n	8002d90 <__libc_init_array+0x24>
 8002d7c:	4d0b      	ldr	r5, [pc, #44]	@ (8002dac <__libc_init_array+0x40>)
 8002d7e:	4c0c      	ldr	r4, [pc, #48]	@ (8002db0 <__libc_init_array+0x44>)
 8002d80:	f000 f818 	bl	8002db4 <_init>
 8002d84:	1b64      	subs	r4, r4, r5
 8002d86:	10a4      	asrs	r4, r4, #2
 8002d88:	2600      	movs	r6, #0
 8002d8a:	42a6      	cmp	r6, r4
 8002d8c:	d105      	bne.n	8002d9a <__libc_init_array+0x2e>
 8002d8e:	bd70      	pop	{r4, r5, r6, pc}
 8002d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d94:	4798      	blx	r3
 8002d96:	3601      	adds	r6, #1
 8002d98:	e7ee      	b.n	8002d78 <__libc_init_array+0xc>
 8002d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d9e:	4798      	blx	r3
 8002da0:	3601      	adds	r6, #1
 8002da2:	e7f2      	b.n	8002d8a <__libc_init_array+0x1e>
 8002da4:	08002de4 	.word	0x08002de4
 8002da8:	08002de4 	.word	0x08002de4
 8002dac:	08002de4 	.word	0x08002de4
 8002db0:	08002de8 	.word	0x08002de8

08002db4 <_init>:
 8002db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db6:	bf00      	nop
 8002db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dba:	bc08      	pop	{r3}
 8002dbc:	469e      	mov	lr, r3
 8002dbe:	4770      	bx	lr

08002dc0 <_fini>:
 8002dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc2:	bf00      	nop
 8002dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc6:	bc08      	pop	{r3}
 8002dc8:	469e      	mov	lr, r3
 8002dca:	4770      	bx	lr
