   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_cfft_radix2_init_f32.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_cfft_radix2_init_f32,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_cfft_radix2_init_f32
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_cfft_radix2_init_f32:
  26              	.LFB149:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c"
   1:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Title:        arm_cfft_radix2_init_f32.c
   4:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Description:  Radix-2 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
   6:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * $Date:        18. March 2019
   7:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * $Revision:    V1.6.0
   8:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
   9:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /*
  12:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  14:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  16:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  20:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  22:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  28:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  29:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #include "CMSIS_DSP/Include/arm_common_tables.h"
  31:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  32:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  33:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @ingroup groupTransforms
  34:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  35:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  36:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  37:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @addtogroup ComplexFFT
  38:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @{
  39:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  40:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  41:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  42:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @brief         Initialization function for the floating-point CFFT/CIFFT.
  43:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be 
  44:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
  45:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in]     fftLen         length of the FFT
  46:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
  47:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 0: forward transform
  48:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 1: inverse transform
  49:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  50:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 0: disables bit reversal of output
  51:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 1: enables bit reversal of output
  52:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @return        execution status
  53:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  54:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  55:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  56:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par           Details
  57:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  58:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  59:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par
  60:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  61:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  62:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par
  63:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  64:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par
  65:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  66:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** */
  67:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  68:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** arm_status arm_cfft_radix2_init_f32(
  69:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   arm_cfft_radix2_instance_f32 * S,
  70:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint16_t fftLen,
  71:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint8_t ifftFlag,
  72:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint8_t bitReverseFlag)
  73:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** {
  28              	 .loc 1 73 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 80B4     	 push {r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 7,-4
  37 0002 85B0     	 sub sp,sp,#20
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 24
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 7860     	 str r0,[r7,#4]
  44 0008 0846     	 mov r0,r1
  45 000a 1146     	 mov r1,r2
  46 000c 1A46     	 mov r2,r3
  47 000e 0346     	 mov r3,r0
  48 0010 7B80     	 strh r3,[r7,#2]
  49 0012 0B46     	 mov r3,r1
  50 0014 7B70     	 strb r3,[r7,#1]
  51 0016 1346     	 mov r3,r2
  52 0018 3B70     	 strb r3,[r7]
  74:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the default arm status */
  75:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
  53              	 .loc 1 75 0
  54 001a 0023     	 movs r3,#0
  55 001c FB73     	 strb r3,[r7,#15]
  76:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  77:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the FFT length */
  78:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->fftLen = fftLen;
  56              	 .loc 1 78 0
  57 001e 7B68     	 ldr r3,[r7,#4]
  58 0020 7A88     	 ldrh r2,[r7,#2]
  59 0022 1A80     	 strh r2,[r3]
  79:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  80:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  81:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
  60              	 .loc 1 81 0
  61 0024 7B68     	 ldr r3,[r7,#4]
  62 0026 5C4A     	 ldr r2,.L17
  63 0028 5A60     	 str r2,[r3,#4]
  82:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  83:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  84:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->ifftFlag = ifftFlag;
  64              	 .loc 1 84 0
  65 002a 7B68     	 ldr r3,[r7,#4]
  66 002c 7A78     	 ldrb r2,[r7,#1]
  67 002e 9A70     	 strb r2,[r3,#2]
  85:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  86:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  87:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
  68              	 .loc 1 87 0
  69 0030 7B68     	 ldr r3,[r7,#4]
  70 0032 3A78     	 ldrb r2,[r7]
  71 0034 DA70     	 strb r2,[r3,#3]
  88:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  89:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  90:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   switch (S->fftLen)
  72              	 .loc 1 90 0
  73 0036 7B68     	 ldr r3,[r7,#4]
  74 0038 1B88     	 ldrh r3,[r3]
  75 003a B3F5807F 	 cmp r3,#256
  76 003e 57D0     	 beq .L3
  77 0040 B3F5807F 	 cmp r3,#256
  78 0044 0CDC     	 bgt .L4
  79 0046 202B     	 cmp r3,#32
  80 0048 7CD0     	 beq .L5
  81 004a 202B     	 cmp r3,#32
  82 004c 03DC     	 bgt .L6
  83 004e 102B     	 cmp r3,#16
  84 0050 00F08680 	 beq .L7
  85 0054 94E0     	 b .L2
  86              	.L6:
  87 0056 402B     	 cmp r3,#64
  88 0058 66D0     	 beq .L8
  89 005a 802B     	 cmp r3,#128
  90 005c 56D0     	 beq .L9
  91 005e 8FE0     	 b .L2
  92              	.L4:
  93 0060 B3F5806F 	 cmp r3,#1024
  94 0064 28D0     	 beq .L10
  95 0066 B3F5806F 	 cmp r3,#1024
  96 006a 03DC     	 bgt .L11
  97 006c B3F5007F 	 cmp r3,#512
  98 0070 30D0     	 beq .L12
  99 0072 85E0     	 b .L2
 100              	.L11:
 101 0074 B3F5006F 	 cmp r3,#2048
 102 0078 10D0     	 beq .L13
 103 007a B3F5805F 	 cmp r3,#4096
 104 007e 7FD1     	 bne .L2
  91:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
  92:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  93:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 4096U:
  94:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
  95:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  96:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
  97:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 1U;
 105              	 .loc 1 97 0
 106 0080 7B68     	 ldr r3,[r7,#4]
 107 0082 0122     	 movs r2,#1
 108 0084 9A81     	 strh r2,[r3,#12]
  98:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  99:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 1U;
 109              	 .loc 1 99 0
 110 0086 7B68     	 ldr r3,[r7,#4]
 111 0088 0122     	 movs r2,#1
 112 008a DA81     	 strh r2,[r3,#14]
 100:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 101:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 113              	 .loc 1 101 0
 114 008c 7B68     	 ldr r3,[r7,#4]
 115 008e 434A     	 ldr r2,.L17+4
 116 0090 9A60     	 str r2,[r3,#8]
 102:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 103:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.000244140625;
 117              	 .loc 1 103 0
 118 0092 7B68     	 ldr r3,[r7,#4]
 119 0094 4FF06652 	 mov r2,#964689920
 120 0098 1A61     	 str r2,[r3,#16]
 104:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 121              	 .loc 1 104 0
 122 009a 74E0     	 b .L15
 123              	.L13:
 105:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 106:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 2048U:
 107:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 2048 point FFT */
 108:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 109:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 110:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 2U;
 124              	 .loc 1 110 0
 125 009c 7B68     	 ldr r3,[r7,#4]
 126 009e 0222     	 movs r2,#2
 127 00a0 9A81     	 strh r2,[r3,#12]
 111:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 112:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 2U;
 128              	 .loc 1 112 0
 129 00a2 7B68     	 ldr r3,[r7,#4]
 130 00a4 0222     	 movs r2,#2
 131 00a6 DA81     	 strh r2,[r3,#14]
 113:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 114:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
 132              	 .loc 1 114 0
 133 00a8 7B68     	 ldr r3,[r7,#4]
 134 00aa 3D4A     	 ldr r2,.L17+8
 135 00ac 9A60     	 str r2,[r3,#8]
 115:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 116:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00048828125;
 136              	 .loc 1 116 0
 137 00ae 7B68     	 ldr r3,[r7,#4]
 138 00b0 4FF06852 	 mov r2,#973078528
 139 00b4 1A61     	 str r2,[r3,#16]
 117:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 140              	 .loc 1 117 0
 141 00b6 66E0     	 b .L15
 142              	.L10:
 118:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 119:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 1024U:
 120:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 121:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 122:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 123:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 4U;
 143              	 .loc 1 123 0
 144 00b8 7B68     	 ldr r3,[r7,#4]
 145 00ba 0422     	 movs r2,#4
 146 00bc 9A81     	 strh r2,[r3,#12]
 124:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 125:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 4U;
 147              	 .loc 1 125 0
 148 00be 7B68     	 ldr r3,[r7,#4]
 149 00c0 0422     	 movs r2,#4
 150 00c2 DA81     	 strh r2,[r3,#14]
 126:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 127:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 151              	 .loc 1 127 0
 152 00c4 7B68     	 ldr r3,[r7,#4]
 153 00c6 374A     	 ldr r2,.L17+12
 154 00c8 9A60     	 str r2,[r3,#8]
 128:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 129:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 155              	 .loc 1 129 0
 156 00ca 7B68     	 ldr r3,[r7,#4]
 157 00cc 4FF06A52 	 mov r2,#981467136
 158 00d0 1A61     	 str r2,[r3,#16]
 130:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 159              	 .loc 1 130 0
 160 00d2 58E0     	 b .L15
 161              	.L12:
 131:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 132:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 512U:
 133:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 512 point FFT */
 134:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 135:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 136:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 8U;
 162              	 .loc 1 136 0
 163 00d4 7B68     	 ldr r3,[r7,#4]
 164 00d6 0822     	 movs r2,#8
 165 00d8 9A81     	 strh r2,[r3,#12]
 137:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 138:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 8U;
 166              	 .loc 1 138 0
 167 00da 7B68     	 ldr r3,[r7,#4]
 168 00dc 0822     	 movs r2,#8
 169 00de DA81     	 strh r2,[r3,#14]
 139:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 140:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 170              	 .loc 1 140 0
 171 00e0 7B68     	 ldr r3,[r7,#4]
 172 00e2 314A     	 ldr r2,.L17+16
 173 00e4 9A60     	 str r2,[r3,#8]
 141:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 142:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.001953125;
 174              	 .loc 1 142 0
 175 00e6 7B68     	 ldr r3,[r7,#4]
 176 00e8 4FF06C52 	 mov r2,#989855744
 177 00ec 1A61     	 str r2,[r3,#16]
 143:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 178              	 .loc 1 143 0
 179 00ee 4AE0     	 b .L15
 180              	.L3:
 144:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 145:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 256U:
 146:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 147:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 16U;
 181              	 .loc 1 147 0
 182 00f0 7B68     	 ldr r3,[r7,#4]
 183 00f2 1022     	 movs r2,#16
 184 00f4 9A81     	 strh r2,[r3,#12]
 148:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 185              	 .loc 1 148 0
 186 00f6 7B68     	 ldr r3,[r7,#4]
 187 00f8 1022     	 movs r2,#16
 188 00fa DA81     	 strh r2,[r3,#14]
 149:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 189              	 .loc 1 149 0
 190 00fc 7B68     	 ldr r3,[r7,#4]
 191 00fe 2B4A     	 ldr r2,.L17+20
 192 0100 9A60     	 str r2,[r3,#8]
 150:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 193              	 .loc 1 150 0
 194 0102 7B68     	 ldr r3,[r7,#4]
 195 0104 4FF06E52 	 mov r2,#998244352
 196 0108 1A61     	 str r2,[r3,#16]
 151:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 197              	 .loc 1 151 0
 198 010a 3CE0     	 b .L15
 199              	.L9:
 152:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 153:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 128U:
 154:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 128 point FFT */
 155:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 32U;
 200              	 .loc 1 155 0
 201 010c 7B68     	 ldr r3,[r7,#4]
 202 010e 2022     	 movs r2,#32
 203 0110 9A81     	 strh r2,[r3,#12]
 156:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 32U;
 204              	 .loc 1 156 0
 205 0112 7B68     	 ldr r3,[r7,#4]
 206 0114 2022     	 movs r2,#32
 207 0116 DA81     	 strh r2,[r3,#14]
 157:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 208              	 .loc 1 157 0
 209 0118 7B68     	 ldr r3,[r7,#4]
 210 011a 254A     	 ldr r2,.L17+24
 211 011c 9A60     	 str r2,[r3,#8]
 158:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0078125;
 212              	 .loc 1 158 0
 213 011e 7B68     	 ldr r3,[r7,#4]
 214 0120 4FF07052 	 mov r2,#1006632960
 215 0124 1A61     	 str r2,[r3,#16]
 159:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 216              	 .loc 1 159 0
 217 0126 2EE0     	 b .L15
 218              	.L8:
 160:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 161:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 64U:
 162:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 163:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 64U;
 219              	 .loc 1 163 0
 220 0128 7B68     	 ldr r3,[r7,#4]
 221 012a 4022     	 movs r2,#64
 222 012c 9A81     	 strh r2,[r3,#12]
 164:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 223              	 .loc 1 164 0
 224 012e 7B68     	 ldr r3,[r7,#4]
 225 0130 4022     	 movs r2,#64
 226 0132 DA81     	 strh r2,[r3,#14]
 165:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 227              	 .loc 1 165 0
 228 0134 7B68     	 ldr r3,[r7,#4]
 229 0136 1F4A     	 ldr r2,.L17+28
 230 0138 9A60     	 str r2,[r3,#8]
 166:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
 231              	 .loc 1 166 0
 232 013a 7B68     	 ldr r3,[r7,#4]
 233 013c 4FF07252 	 mov r2,#1015021568
 234 0140 1A61     	 str r2,[r3,#16]
 167:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 235              	 .loc 1 167 0
 236 0142 20E0     	 b .L15
 237              	.L5:
 168:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 169:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 32U:
 170:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 171:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 128U;
 238              	 .loc 1 171 0
 239 0144 7B68     	 ldr r3,[r7,#4]
 240 0146 8022     	 movs r2,#128
 241 0148 9A81     	 strh r2,[r3,#12]
 172:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 128U;
 242              	 .loc 1 172 0
 243 014a 7B68     	 ldr r3,[r7,#4]
 244 014c 8022     	 movs r2,#128
 245 014e DA81     	 strh r2,[r3,#14]
 173:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
 246              	 .loc 1 173 0
 247 0150 7B68     	 ldr r3,[r7,#4]
 248 0152 194A     	 ldr r2,.L17+32
 249 0154 9A60     	 str r2,[r3,#8]
 174:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.03125;
 250              	 .loc 1 174 0
 251 0156 7B68     	 ldr r3,[r7,#4]
 252 0158 4FF07452 	 mov r2,#1023410176
 253 015c 1A61     	 str r2,[r3,#16]
 175:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 254              	 .loc 1 175 0
 255 015e 12E0     	 b .L15
 256              	.L7:
 176:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 177:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 16U:
 178:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 179:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 256U;
 257              	 .loc 1 179 0
 258 0160 7B68     	 ldr r3,[r7,#4]
 259 0162 4FF48072 	 mov r2,#256
 260 0166 9A81     	 strh r2,[r3,#12]
 180:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 261              	 .loc 1 180 0
 262 0168 7B68     	 ldr r3,[r7,#4]
 263 016a 4FF48072 	 mov r2,#256
 264 016e DA81     	 strh r2,[r3,#14]
 181:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 265              	 .loc 1 181 0
 266 0170 7B68     	 ldr r3,[r7,#4]
 267 0172 124A     	 ldr r2,.L17+36
 268 0174 9A60     	 str r2,[r3,#8]
 182:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 269              	 .loc 1 182 0
 270 0176 7B68     	 ldr r3,[r7,#4]
 271 0178 4FF07652 	 mov r2,#1031798784
 272 017c 1A61     	 str r2,[r3,#16]
 183:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 273              	 .loc 1 183 0
 274 017e 02E0     	 b .L15
 275              	.L2:
 184:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 185:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 186:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   default:
 187:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 188:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 276              	 .loc 1 188 0
 277 0180 FF23     	 movs r3,#255
 278 0182 FB73     	 strb r3,[r7,#15]
 189:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 279              	 .loc 1 189 0
 280 0184 00BF     	 nop
 281              	.L15:
 190:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   }
 191:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 192:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   return (status);
 282              	 .loc 1 192 0
 283 0186 FB7B     	 ldrb r3,[r7,#15]
 284 0188 5BB2     	 sxtb r3,r3
 193:../Dave/Generated/CMSIS_DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** }
 285              	 .loc 1 193 0
 286 018a 1846     	 mov r0,r3
 287 018c 1437     	 adds r7,r7,#20
 288              	.LCFI3:
 289              	 .cfi_def_cfa_offset 4
 290 018e BD46     	 mov sp,r7
 291              	.LCFI4:
 292              	 .cfi_def_cfa_register 13
 293              	 
 294 0190 5DF8047B 	 ldr r7,[sp],#4
 295              	.LCFI5:
 296              	 .cfi_restore 7
 297              	 .cfi_def_cfa_offset 0
 298 0194 7047     	 bx lr
 299              	.L18:
 300 0196 00BF     	 .align 2
 301              	.L17:
 302 0198 00000000 	 .word twiddleCoef_4096
 303 019c 00000000 	 .word armBitRevTable
 304 01a0 02000000 	 .word armBitRevTable+2
 305 01a4 06000000 	 .word armBitRevTable+6
 306 01a8 0E000000 	 .word armBitRevTable+14
 307 01ac 1E000000 	 .word armBitRevTable+30
 308 01b0 3E000000 	 .word armBitRevTable+62
 309 01b4 7E000000 	 .word armBitRevTable+126
 310 01b8 FE000000 	 .word armBitRevTable+254
 311 01bc FE010000 	 .word armBitRevTable+510
 312              	 .cfi_endproc
 313              	.LFE149:
 315              	 .text
 316              	.Letext0:
 317              	 .file 2 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 318              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 319              	 .file 4 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Dave/Generated/CMSIS_DSP/Include/arm_math.h"
 320              	 .file 5 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Libraries/CMSIS/Include/cmsis_gcc.h"
 321              	 .file 6 "C:/Users/Rui Mendes/Desktop/DAVE/_Naive/_ForTesting/Dave/Generated/CMSIS_DSP/Include/arm_common_tables.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix2_init_f32.c
    {standard input}:20     .text.arm_cfft_radix2_init_f32:00000000 $t
    {standard input}:25     .text.arm_cfft_radix2_init_f32:00000000 arm_cfft_radix2_init_f32
    {standard input}:302    .text.arm_cfft_radix2_init_f32:00000198 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
twiddleCoef_4096
armBitRevTable
