/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [19:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [8:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_3z & celloutsig_0_4z);
  assign celloutsig_1_3z = ~(in_data[142] & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z & celloutsig_1_11z[6]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[0] & celloutsig_0_9z[3]);
  assign celloutsig_0_1z = ~(in_data[2] & in_data[91]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z[4] & celloutsig_0_0z[6]);
  assign celloutsig_0_15z = ~(celloutsig_0_2z & celloutsig_0_8z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_1z & celloutsig_0_3z);
  assign celloutsig_0_3z = ~(in_data[11] & celloutsig_0_0z[5]);
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_10z = !(celloutsig_1_5z[10] ? celloutsig_1_1z : celloutsig_1_6z[2]);
  assign celloutsig_0_14z = !(celloutsig_0_12z ? celloutsig_0_12z : _00_);
  assign celloutsig_0_21z = !(in_data[82] ? celloutsig_0_18z : celloutsig_0_16z);
  assign celloutsig_0_39z = ~((celloutsig_0_6z[3] | celloutsig_0_6z[1]) & (celloutsig_0_22z | celloutsig_0_4z));
  assign celloutsig_0_61z = ~((celloutsig_0_1z | celloutsig_0_13z) & (celloutsig_0_33z | celloutsig_0_39z));
  assign celloutsig_0_16z = ~((celloutsig_0_14z | celloutsig_0_13z) & (celloutsig_0_3z | celloutsig_0_13z));
  assign celloutsig_0_33z = celloutsig_0_9z[4] ^ celloutsig_0_1z;
  assign celloutsig_0_4z = in_data[64] ^ celloutsig_0_2z;
  assign celloutsig_0_43z = celloutsig_0_0z[8] ^ celloutsig_0_6z[3];
  assign celloutsig_0_46z = celloutsig_0_33z ^ _01_;
  assign celloutsig_1_18z = celloutsig_1_14z ^ celloutsig_1_10z;
  assign celloutsig_0_23z = celloutsig_0_14z ^ celloutsig_0_22z;
  assign celloutsig_0_12z = ~(celloutsig_0_1z ^ celloutsig_0_10z);
  assign celloutsig_0_30z = ~(celloutsig_0_20z ^ celloutsig_0_1z);
  reg [4:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 5'h00;
    else _27_ <= celloutsig_0_6z;
  assign { _01_, _00_, _02_[2:0] } = _27_;
  assign celloutsig_0_6z = { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, in_data[67:64] };
  assign celloutsig_1_13z = { celloutsig_1_8z[1:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_1z } / { 1'h1, celloutsig_1_11z[1:0], celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_50z = { celloutsig_0_38z[1:0], celloutsig_0_29z, celloutsig_0_41z, celloutsig_0_15z } / { 1'h1, celloutsig_0_17z[13:10] };
  assign celloutsig_0_54z = { celloutsig_0_47z[2:0], celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_50z, _01_, _00_, _02_[2:0], celloutsig_0_43z } / { 1'h1, celloutsig_0_18z, celloutsig_0_49z, _01_, _00_, _02_[2:0], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_37z };
  assign celloutsig_0_22z = { celloutsig_0_0z[5:1], celloutsig_0_10z } == { celloutsig_0_6z[4:1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_40z = ! celloutsig_0_26z;
  assign celloutsig_0_41z = { celloutsig_0_36z[7:6], celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_16z } || { celloutsig_0_6z[4:1], celloutsig_0_40z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_1_12z = { celloutsig_1_8z[2:0], celloutsig_1_4z } || { celloutsig_1_6z[7:6], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_67z = celloutsig_0_17z[14:2] < { celloutsig_0_54z[19:10], celloutsig_0_46z, celloutsig_0_61z, celloutsig_0_35z };
  assign celloutsig_1_11z = { celloutsig_1_5z[13:6], celloutsig_1_1z } * { celloutsig_1_5z[10:5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_35z = in_data[76:67] != { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_49z = { celloutsig_0_0z[8:4], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_22z } != { celloutsig_0_24z[16:11], celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_2z = { in_data[119:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } != in_data[141:132];
  assign celloutsig_1_7z = celloutsig_1_6z[9:3] != { celloutsig_1_6z[8:4], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_27z = { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_20z } != { celloutsig_0_9z[3:0], celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_1_14z = { celloutsig_1_13z[3:1], celloutsig_1_0z } !== { celloutsig_1_6z[7:5], celloutsig_1_3z };
  assign celloutsig_0_51z = | { celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_46z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_5z };
  assign celloutsig_0_2z = | in_data[24:10];
  assign celloutsig_0_25z = | { celloutsig_0_17z[3:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_29z = | celloutsig_0_0z[7:0];
  assign celloutsig_0_5z = ^ { in_data[91:84], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_55z = ^ { in_data[23:22], celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_22z };
  assign celloutsig_1_0z = ^ in_data[181:176];
  assign celloutsig_1_1z = ^ { in_data[156:148], celloutsig_1_0z };
  assign celloutsig_0_20z = ^ celloutsig_0_19z[4:1];
  assign celloutsig_0_36z = celloutsig_0_28z[8:0] >> { celloutsig_0_28z[6:5], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_38z = celloutsig_0_24z[5:3] >> { _01_, _00_, celloutsig_0_23z };
  assign celloutsig_0_47z = { celloutsig_0_31z[8], celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_43z } >> { in_data[42:39], celloutsig_0_27z };
  assign celloutsig_1_6z = { in_data[112:109], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } >> { in_data[159:151], celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_6z[4:1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_14z } >> { in_data[66:64], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_0z[5:2], celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_5z = { in_data[137:128], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } << { in_data[132:123], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_31z = { celloutsig_0_28z[7:5], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_15z } << { celloutsig_0_19z[3], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_0_37z = { celloutsig_0_9z[5:4], _01_, _00_, _02_[2:0], celloutsig_0_20z } <<< { celloutsig_0_28z[7:2], celloutsig_0_3z, celloutsig_0_35z };
  assign celloutsig_1_8z = { celloutsig_1_6z[9:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z } <<< { in_data[179:174], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[89:87] <<< { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:0], celloutsig_0_7z, celloutsig_0_4z } <<< { celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_17z[12:0], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z } <<< { celloutsig_0_17z[17:7], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_28z = { celloutsig_0_17z[8], celloutsig_0_5z, celloutsig_0_5z, _01_, _00_, _02_[2:0], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_5z } <<< { celloutsig_0_17z[10:6], celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[36:28] - in_data[12:4];
  assign celloutsig_0_66z = { celloutsig_0_28z[8:1], celloutsig_0_4z } - { celloutsig_0_55z, celloutsig_0_51z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } ~^ { _00_, _02_[2:0] };
  assign _02_[4:3] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
