{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4246, "design__instance__area": 74678.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.059621185064315796, "power__switching__total": 0.022380447015166283, "power__leakage__total": 1.0999954156432068e-06, "power__total": 0.08200273662805557, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5471724339608796, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5597463762041895, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5846593374921549, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2758813255930064, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584659, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.038895, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7802454458927798, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8061530560166373, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.0023097080457531805, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.7522438440629546, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -59.21016022850167, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.7522438440629546, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.318613, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.752244, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 54, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44354690620247206, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4496388111331836, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2653348726946079, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.150448102678757, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.265335, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.574118, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 74, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.44015939361393036, "clock__skew__worst_setup": 0.44627094949273355, "timing__hold__ws": -0.042918336765957986, "timing__setup__ws": -2.886039044990568, "timing__hold__tns": -0.042918336765957986, "timing__setup__tns": -69.96499222455283, "timing__hold__wns": -0.042918336765957986, "timing__setup__wns": -2.886039044990568, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.263562, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 197, "timing__setup_r2r__ws": -2.886039, "timing__setup_r2r_vio__count": 164, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4246, "design__instance__area__stdcell": 74678.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.473064, "design__instance__utilization__stdcell": 0.473064, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75761.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 183, "design__instance__count__class:clock_buffer": 129, "design__instance__count__class:clock_inverter": 52, "design__instance__count__setup_buffer": 51, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 781, "antenna_diodes_count": 0, "route__net": 2175, "route__net__special": 2, "route__drc_errors__iter:1": 290, "route__wirelength__iter:1": 86260, "route__drc_errors__iter:2": 31, "route__wirelength__iter:2": 85641, "route__drc_errors__iter:3": 21, "route__wirelength__iter:3": 85618, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85605, "route__drc_errors": 0, "route__wirelength": 85605, "route__vias": 14422, "route__vias__singlecut": 14422, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 684.46, "design__instance__count__class:fill_cell": 6721, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5423166513807456, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5545362104245726, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5819218605029155, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3704647804495047, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.581922, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.102834, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7720576618769054, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7968955720862835, "timing__hold__ws__corner:min_ss_125C_4v50": 0.041482818354518426, "timing__setup__ws__corner:min_ss_125C_4v50": -2.642475646424599, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -51.2172434515991, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.642475646424599, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.313984, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.642476, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 52, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44015939361393036, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.44627094949273355, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26356184647413694, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.179618991431187, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263562, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.616425, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5528864189633204, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.566000262678775, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5880122111213486, "timing__setup__ws__corner:max_tt_025C_5v00": 2.163292717303126, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.588012, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.961696, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7899356947703721, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8171742402937917, "timing__hold__ws__corner:max_ss_125C_4v50": -0.042918336765957986, "timing__setup__ws__corner:max_ss_125C_4v50": -2.886039044990568, "timing__hold__tns__corner:max_ss_125C_4v50": -0.042918336765957986, "timing__setup__tns__corner:max_ss_125C_4v50": -69.96499222455283, "timing__hold__wns__corner:max_ss_125C_4v50": -0.042918336765957986, "timing__setup__wns__corner:max_ss_125C_4v50": -2.886039044990568, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.324293, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.886039, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44751012495671516, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.45363489248988503, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26750435956838525, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.115790047494232, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.267504, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.522607, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 86, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9982, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00179803, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0014529, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000414648, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0014529, "design_powergrid__voltage__worst": 0.0014529, "design_powergrid__voltage__worst__net:VDD": 4.9982, "design_powergrid__drop__worst": 0.00179803, "design_powergrid__drop__worst__net:VDD": 0.00179803, "design_powergrid__voltage__worst__net:VSS": 0.0014529, "design_powergrid__drop__worst__net:VSS": 0.0014529, "ir__voltage__worst": 5, "ir__drop__avg": 0.00042, "ir__drop__worst": 0.0018, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}