{"Source Block": ["hdl/library/common/up_xfer_status.v@92:126@HdlStmProcess", "\n  // device status transfer\n\n  assign d_xfer_enable_s = d_xfer_state ^ d_xfer_toggle;\n\n  always @(posedge d_clk) begin\n    if (d_rst == 1'b1) begin\n      d_xfer_state_m1 <= 'd0;\n      d_xfer_state_m2 <= 'd0;\n      d_xfer_state <= 'd0;\n      d_xfer_count <= 'd0;\n      d_xfer_toggle <= 'd0;\n      d_xfer_data <= 'd0;\n      d_acc_data <= 'd0;\n    end else begin\n      d_xfer_state_m1 <= up_xfer_toggle;\n      d_xfer_state_m2 <= d_xfer_state_m1;\n      d_xfer_state <= d_xfer_state_m2;\n      d_xfer_count <= d_xfer_count + 1'd1;\n      if ((d_xfer_count == 6'd1) && (d_xfer_enable_s == 1'b0)) begin\n        d_xfer_toggle <= ~d_xfer_toggle;\n        d_xfer_data <= d_acc_data;\n      end\n      if ((d_xfer_count == 6'd1) && (d_xfer_enable_s == 1'b0)) begin\n        d_acc_data <= d_data_status;\n      end else begin\n        d_acc_data <= d_acc_data | d_data_status;\n      end\n    end\n  end\n\n  assign up_xfer_toggle_s = up_xfer_toggle_m3 ^ up_xfer_toggle_m2;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/common/up_xfer_cntrl.v@94:124", "\n  // device control transfer\n\n  assign up_xfer_enable_s = up_xfer_state ^ up_xfer_toggle;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_xfer_state_m1 <= 'd0;\n      up_xfer_state_m2 <= 'd0;\n      up_xfer_state <= 'd0;\n      up_xfer_count <= 'd0;\n      up_xfer_done <= 'd0;\n      up_xfer_toggle <= 'd0;\n      up_xfer_data <= 'd0;\n    end else begin\n      up_xfer_state_m1 <= d_xfer_toggle;\n      up_xfer_state_m2 <= up_xfer_state_m1;\n      up_xfer_state <= up_xfer_state_m2;\n      up_xfer_count <= up_xfer_count + 1'd1;\n      up_xfer_done <= (up_xfer_count == 6'd1) ? ~up_xfer_enable_s : 1'b0;\n      if ((up_xfer_count == 6'd1) && (up_xfer_enable_s == 1'b0)) begin\n        up_xfer_toggle <= ~up_xfer_toggle;\n        up_xfer_data <= up_data_cntrl;\n      end\n    end\n  end\n\n  assign d_xfer_toggle_s = d_xfer_toggle_m3 ^ d_xfer_toggle_m2;\n\n  always @(posedge d_clk) begin\n    if (d_rst == 1'b1) begin\n"]], "Diff Content": {"Delete": [[97, "  always @(posedge d_clk) begin\n"]], "Add": [[97, "  always @(posedge d_clk or posedge d_rst) begin\n"]]}}