{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744729764021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744729764028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 11:09:23 2025 " "Processing started: Tue Apr 15 11:09:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744729764028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729764028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6P2 -c Lab6P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6P2 -c Lab6P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729764028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744729764401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744729764401 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \";\" TrafficControl.vhd(105) " "VHDL syntax error at TrafficControl.vhd(105) near text \"END\";  expecting \";\"" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768814 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement TrafficControl.vhd(112) " "VHDL syntax error at TrafficControl.vhd(112) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768814 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement TrafficControl.vhd(114) " "VHDL syntax error at TrafficControl.vhd(114) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768814 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement TrafficControl.vhd(116) " "VHDL syntax error at TrafficControl.vhd(116) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768814 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement TrafficControl.vhd(119) " "VHDL syntax error at TrafficControl.vhd(119) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768814 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement TrafficControl.vhd(121) " "VHDL syntax error at TrafficControl.vhd(121) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768815 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement TrafficControl.vhd(123) " "VHDL syntax error at TrafficControl.vhd(123) near text \"WHEN\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768815 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CASE\";  expecting \"if\" TrafficControl.vhd(125) " "VHDL syntax error at TrafficControl.vhd(125) near text \"CASE\";  expecting \"if\"" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768815 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"case\" TrafficControl.vhd(127) " "VHDL syntax error at TrafficControl.vhd(127) near text \"PROCESS\";  expecting \"case\"" {  } { { "TrafficControl.vhd" "" { Text "H:/ECE2173/Lab6/Part4/TrafficControl.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficcontrol.vhd 0 0 " "Found 0 design units, including 0 entities, in source file trafficcontrol.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729768816 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744729769153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 15 11:09:29 2025 " "Processing ended: Tue Apr 15 11:09:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744729769153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744729769153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744729769153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729769153 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744729770035 ""}
