;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

; In_0
In_0__0__DR EQU CYREG_GPIO_PRT0_DR
In_0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
In_0__0__HSIOM_MASK EQU 0x0000F000
In_0__0__HSIOM_SHIFT EQU 12
In_0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_0__0__INTR EQU CYREG_GPIO_PRT0_INTR
In_0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_0__0__MASK EQU 0x08
In_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_0__0__PC EQU CYREG_GPIO_PRT0_PC
In_0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
In_0__0__PORT EQU 0
In_0__0__PS EQU CYREG_GPIO_PRT0_PS
In_0__0__SHIFT EQU 3
In_0__DR EQU CYREG_GPIO_PRT0_DR
In_0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_0__INTR EQU CYREG_GPIO_PRT0_INTR
In_0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_0__MASK EQU 0x08
In_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_0__PC EQU CYREG_GPIO_PRT0_PC
In_0__PC2 EQU CYREG_GPIO_PRT0_PC2
In_0__PORT EQU 0
In_0__PS EQU CYREG_GPIO_PRT0_PS
In_0__SHIFT EQU 3

; In_1
In_1__0__DR EQU CYREG_GPIO_PRT0_DR
In_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
In_1__0__HSIOM_MASK EQU 0x00000F00
In_1__0__HSIOM_SHIFT EQU 8
In_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
In_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_1__0__MASK EQU 0x04
In_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_1__0__PC EQU CYREG_GPIO_PRT0_PC
In_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
In_1__0__PORT EQU 0
In_1__0__PS EQU CYREG_GPIO_PRT0_PS
In_1__0__SHIFT EQU 2
In_1__DR EQU CYREG_GPIO_PRT0_DR
In_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_1__INTR EQU CYREG_GPIO_PRT0_INTR
In_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_1__MASK EQU 0x04
In_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_1__PC EQU CYREG_GPIO_PRT0_PC
In_1__PC2 EQU CYREG_GPIO_PRT0_PC2
In_1__PORT EQU 0
In_1__PS EQU CYREG_GPIO_PRT0_PS
In_1__SHIFT EQU 2

; In_2
In_2__0__DR EQU CYREG_GPIO_PRT0_DR
In_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
In_2__0__HSIOM_MASK EQU 0x000000F0
In_2__0__HSIOM_SHIFT EQU 4
In_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
In_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_2__0__MASK EQU 0x02
In_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_2__0__PC EQU CYREG_GPIO_PRT0_PC
In_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
In_2__0__PORT EQU 0
In_2__0__PS EQU CYREG_GPIO_PRT0_PS
In_2__0__SHIFT EQU 1
In_2__DR EQU CYREG_GPIO_PRT0_DR
In_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_2__INTR EQU CYREG_GPIO_PRT0_INTR
In_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_2__MASK EQU 0x02
In_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_2__PC EQU CYREG_GPIO_PRT0_PC
In_2__PC2 EQU CYREG_GPIO_PRT0_PC2
In_2__PORT EQU 0
In_2__PS EQU CYREG_GPIO_PRT0_PS
In_2__SHIFT EQU 1

; In_3
In_3__0__DR EQU CYREG_GPIO_PRT0_DR
In_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
In_3__0__HSIOM_MASK EQU 0xF0000000
In_3__0__HSIOM_SHIFT EQU 28
In_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
In_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_3__0__MASK EQU 0x80
In_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_3__0__PC EQU CYREG_GPIO_PRT0_PC
In_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
In_3__0__PORT EQU 0
In_3__0__PS EQU CYREG_GPIO_PRT0_PS
In_3__0__SHIFT EQU 7
In_3__DR EQU CYREG_GPIO_PRT0_DR
In_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
In_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
In_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
In_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_3__INTR EQU CYREG_GPIO_PRT0_INTR
In_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
In_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
In_3__MASK EQU 0x80
In_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
In_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
In_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
In_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
In_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
In_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
In_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
In_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
In_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
In_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
In_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
In_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
In_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
In_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
In_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
In_3__PC EQU CYREG_GPIO_PRT0_PC
In_3__PC2 EQU CYREG_GPIO_PRT0_PC2
In_3__PORT EQU 0
In_3__PS EQU CYREG_GPIO_PRT0_PS
In_3__SHIFT EQU 7

; Cross
Cross__0__DR EQU CYREG_GPIO_PRT3_DR
Cross__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Cross__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Cross__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Cross__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Cross__0__HSIOM_MASK EQU 0x000000F0
Cross__0__HSIOM_SHIFT EQU 4
Cross__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Cross__0__INTR EQU CYREG_GPIO_PRT3_INTR
Cross__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Cross__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Cross__0__MASK EQU 0x02
Cross__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Cross__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Cross__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Cross__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Cross__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Cross__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Cross__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Cross__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Cross__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Cross__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Cross__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Cross__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Cross__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Cross__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Cross__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Cross__0__PC EQU CYREG_GPIO_PRT3_PC
Cross__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Cross__0__PORT EQU 3
Cross__0__PS EQU CYREG_GPIO_PRT3_PS
Cross__0__SHIFT EQU 1
Cross__DR EQU CYREG_GPIO_PRT3_DR
Cross__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Cross__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Cross__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Cross__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Cross__INTR EQU CYREG_GPIO_PRT3_INTR
Cross__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Cross__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Cross__MASK EQU 0x02
Cross__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Cross__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Cross__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Cross__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Cross__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Cross__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Cross__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Cross__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Cross__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Cross__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Cross__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Cross__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Cross__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Cross__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Cross__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Cross__PC EQU CYREG_GPIO_PRT3_PC
Cross__PC2 EQU CYREG_GPIO_PRT3_PC2
Cross__PORT EQU 3
Cross__PS EQU CYREG_GPIO_PRT3_PS
Cross__SHIFT EQU 1

; Out_0
Out_0__0__DR EQU CYREG_GPIO_PRT1_DR
Out_0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Out_0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Out_0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Out_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Out_0__0__HSIOM_MASK EQU 0x0000F000
Out_0__0__HSIOM_SHIFT EQU 12
Out_0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_0__0__INTR EQU CYREG_GPIO_PRT1_INTR
Out_0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Out_0__0__MASK EQU 0x08
Out_0__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Out_0__0__OUT_SEL_SHIFT EQU 6
Out_0__0__OUT_SEL_VAL EQU 1
Out_0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_0__0__PC EQU CYREG_GPIO_PRT1_PC
Out_0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Out_0__0__PORT EQU 1
Out_0__0__PS EQU CYREG_GPIO_PRT1_PS
Out_0__0__SHIFT EQU 3
Out_0__DR EQU CYREG_GPIO_PRT1_DR
Out_0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Out_0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Out_0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Out_0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_0__INTR EQU CYREG_GPIO_PRT1_INTR
Out_0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Out_0__MASK EQU 0x08
Out_0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_0__PC EQU CYREG_GPIO_PRT1_PC
Out_0__PC2 EQU CYREG_GPIO_PRT1_PC2
Out_0__PORT EQU 1
Out_0__PS EQU CYREG_GPIO_PRT1_PS
Out_0__SHIFT EQU 3

; Out_1
Out_1__0__DR EQU CYREG_GPIO_PRT1_DR
Out_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Out_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Out_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Out_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Out_1__0__HSIOM_MASK EQU 0x00000F00
Out_1__0__HSIOM_SHIFT EQU 8
Out_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Out_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Out_1__0__MASK EQU 0x04
Out_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Out_1__0__OUT_SEL_SHIFT EQU 4
Out_1__0__OUT_SEL_VAL EQU 2
Out_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_1__0__PC EQU CYREG_GPIO_PRT1_PC
Out_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Out_1__0__PORT EQU 1
Out_1__0__PS EQU CYREG_GPIO_PRT1_PS
Out_1__0__SHIFT EQU 2
Out_1__DR EQU CYREG_GPIO_PRT1_DR
Out_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Out_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Out_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Out_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_1__INTR EQU CYREG_GPIO_PRT1_INTR
Out_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Out_1__MASK EQU 0x04
Out_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_1__PC EQU CYREG_GPIO_PRT1_PC
Out_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Out_1__PORT EQU 1
Out_1__PS EQU CYREG_GPIO_PRT1_PS
Out_1__SHIFT EQU 2

; Out_2
Out_2__0__DR EQU CYREG_GPIO_PRT1_DR
Out_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Out_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Out_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Out_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Out_2__0__HSIOM_MASK EQU 0x000000F0
Out_2__0__HSIOM_SHIFT EQU 4
Out_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Out_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Out_2__0__MASK EQU 0x02
Out_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Out_2__0__OUT_SEL_SHIFT EQU 2
Out_2__0__OUT_SEL_VAL EQU 0
Out_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_2__0__PC EQU CYREG_GPIO_PRT1_PC
Out_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Out_2__0__PORT EQU 1
Out_2__0__PS EQU CYREG_GPIO_PRT1_PS
Out_2__0__SHIFT EQU 1
Out_2__DR EQU CYREG_GPIO_PRT1_DR
Out_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Out_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Out_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Out_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_2__INTR EQU CYREG_GPIO_PRT1_INTR
Out_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Out_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Out_2__MASK EQU 0x02
Out_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Out_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Out_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Out_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Out_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Out_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Out_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Out_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Out_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Out_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Out_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Out_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Out_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Out_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Out_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Out_2__PC EQU CYREG_GPIO_PRT1_PC
Out_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Out_2__PORT EQU 1
Out_2__PS EQU CYREG_GPIO_PRT1_PS
Out_2__SHIFT EQU 1

; Out_3
Out_3__0__DR EQU CYREG_GPIO_PRT0_DR
Out_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Out_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Out_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Out_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_3__0__HSIOM_MASK EQU 0x0000000F
Out_3__0__HSIOM_SHIFT EQU 0
Out_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Out_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
Out_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Out_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Out_3__0__MASK EQU 0x01
Out_3__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Out_3__0__OUT_SEL_SHIFT EQU 0
Out_3__0__OUT_SEL_VAL EQU 1
Out_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_3__0__PC EQU CYREG_GPIO_PRT0_PC
Out_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Out_3__0__PORT EQU 0
Out_3__0__PS EQU CYREG_GPIO_PRT0_PS
Out_3__0__SHIFT EQU 0
Out_3__DR EQU CYREG_GPIO_PRT0_DR
Out_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Out_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Out_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Out_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Out_3__INTR EQU CYREG_GPIO_PRT0_INTR
Out_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Out_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Out_3__MASK EQU 0x01
Out_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_3__PC EQU CYREG_GPIO_PRT0_PC
Out_3__PC2 EQU CYREG_GPIO_PRT0_PC2
Out_3__PORT EQU 0
Out_3__PS EQU CYREG_GPIO_PRT0_PS
Out_3__SHIFT EQU 0

; Dimmer
Dimmer__0__DR EQU CYREG_GPIO_PRT3_DR
Dimmer__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Dimmer__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Dimmer__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Dimmer__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Dimmer__0__HSIOM_MASK EQU 0x0000000F
Dimmer__0__HSIOM_SHIFT EQU 0
Dimmer__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Dimmer__0__INTR EQU CYREG_GPIO_PRT3_INTR
Dimmer__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Dimmer__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Dimmer__0__MASK EQU 0x01
Dimmer__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Dimmer__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Dimmer__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Dimmer__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Dimmer__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Dimmer__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Dimmer__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Dimmer__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Dimmer__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Dimmer__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Dimmer__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Dimmer__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Dimmer__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Dimmer__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Dimmer__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Dimmer__0__PC EQU CYREG_GPIO_PRT3_PC
Dimmer__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Dimmer__0__PORT EQU 3
Dimmer__0__PS EQU CYREG_GPIO_PRT3_PS
Dimmer__0__SHIFT EQU 0
Dimmer__DR EQU CYREG_GPIO_PRT3_DR
Dimmer__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Dimmer__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Dimmer__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Dimmer__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Dimmer__INTR EQU CYREG_GPIO_PRT3_INTR
Dimmer__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Dimmer__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Dimmer__MASK EQU 0x01
Dimmer__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Dimmer__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Dimmer__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Dimmer__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Dimmer__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Dimmer__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Dimmer__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Dimmer__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Dimmer__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Dimmer__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Dimmer__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Dimmer__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Dimmer__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Dimmer__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Dimmer__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Dimmer__PC EQU CYREG_GPIO_PRT3_PC
Dimmer__PC2 EQU CYREG_GPIO_PRT3_PC2
Dimmer__PORT EQU 3
Dimmer__PS EQU CYREG_GPIO_PRT3_PS
Dimmer__SHIFT EQU 0

; Status
Status_sts_sts_reg__0__MASK EQU 0x01
Status_sts_sts_reg__0__POS EQU 0
Status_sts_sts_reg__1__MASK EQU 0x02
Status_sts_sts_reg__1__POS EQU 1
Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
Status_sts_sts_reg__2__MASK EQU 0x04
Status_sts_sts_reg__2__POS EQU 2
Status_sts_sts_reg__3__MASK EQU 0x08
Status_sts_sts_reg__3__POS EQU 3
Status_sts_sts_reg__MASK EQU 0x0F
Status_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK2
Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
Status_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST2

; Clock_1
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Control
Control_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Sync_ctrl_reg__0__POS EQU 0
Control_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Sync_ctrl_reg__1__POS EQU 1
Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Control_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Sync_ctrl_reg__2__POS EQU 2
Control_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Sync_ctrl_reg__3__POS EQU 3
Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Control_Sync_ctrl_reg__MASK EQU 0x0F
Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; isrCross
isrCross__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrCross__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrCross__INTC_MASK EQU 0x01
isrCross__INTC_NUMBER EQU 0
isrCross__INTC_PRIOR_MASK EQU 0xC0
isrCross__INTC_PRIOR_NUM EQU 0
isrCross__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isrCross__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrCross__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isrTimer
isrTimer__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer__INTC_MASK EQU 0x02
isrTimer__INTC_NUMBER EQU 1
isrTimer__INTC_PRIOR_MASK EQU 0xC000
isrTimer__INTC_PRIOR_NUM EQU 1
isrTimer__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isrTimer__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; timer_clock
timer_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
timer_clock__DIV_ID EQU 0x00000041
timer_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
timer_clock__PA_DIV_ID EQU 0x000000FF

; Timer_TimerUDB
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A03
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A13
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D03
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D13
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F03
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F13
Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
