git clone --depth 1 --no-tags https://github.com/yaohongliu/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322978877
git clone --depth 1 --no-tags https://github.com/sammyli0106/UCLA_CS_M152A_Introductory_Digital_Design_Laboratory_Fall_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324242661
git clone --depth 1 --no-tags https://github.com/syee19/MIPS-32bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323881966
git clone --depth 1 --no-tags https://github.com/thegamingbot/Computer-Architecture-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326392756
git clone --depth 1 --no-tags https://github.com/kussbandara/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326520340
git clone --depth 1 --no-tags https://github.com/EyobelB/ARMv8_Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326274601
git clone --depth 1 --no-tags https://github.com/diamond2nv/Xilinx_Basys3_Fibonacci_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327048098
git clone --depth 1 --no-tags https://github.com/ganz125/gI2C_mini_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326098046
git clone --depth 1 --no-tags https://github.com/casperx/cpe223-final-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326478047
git clone --depth 1 --no-tags https://github.com/alicjamysliwiec/Architektura_Komputerow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322389030
git clone --depth 1 --no-tags https://github.com/wmarone/alchitry_cu_icestorm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321883953
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-32bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321848687
git clone --depth 1 --no-tags https://github.com/rigoorozco/basic-fpga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328046647
git clone --depth 1 --no-tags https://github.com/mmagm/max7219_ledmatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328123852
git clone --depth 1 --no-tags https://github.com/adithi-su/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330340042
git clone --depth 1 --no-tags https://github.com/andres-alcala-gutier/mips-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323411313
git clone --depth 1 --no-tags https://github.com/charlietzhu12/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323471560
git clone --depth 1 --no-tags https://github.com/iremkalkanli/RTL-Design-of-FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328808295
git clone --depth 1 --no-tags https://github.com/knmrtkt/sdcard-for-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328886987
git clone --depth 1 --no-tags https://github.com/erik-fox/ViterbiPRML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329410235
git clone --depth 1 --no-tags https://github.com/SuperRongxiang/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329830904
git clone --depth 1 --no-tags https://github.com/geaninasandu/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328985145
git clone --depth 1 --no-tags https://github.com/RYANLMJ/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328867271
git clone --depth 1 --no-tags https://github.com/pan402945786/embed-second-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328641154
git clone --depth 1 --no-tags https://github.com/cike128/Image_Process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328326709
git clone --depth 1 --no-tags https://github.com/j0106223/Altera-DE0-NIOS-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328330580
git clone --depth 1 --no-tags https://github.com/j0106223/Verilog-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328040961
git clone --depth 1 --no-tags https://github.com/Sunthui/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330570583
git clone --depth 1 --no-tags https://github.com/benx45h/de0_nano_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324482785
git clone --depth 1 --no-tags https://github.com/Lingxing-GT/---1902.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325499328
git clone --depth 1 --no-tags https://github.com/makharadzemisho/FinalHomework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323338807
git clone --depth 1 --no-tags https://github.com/rrrjjj2019/seal_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323594998
git clone --depth 1 --no-tags https://github.com/LIParadise/NTUEE-2020-Autumn-IC-Design-HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322664141
git clone --depth 1 --no-tags https://github.com/mayankshadwani/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330456686
git clone --depth 1 --no-tags https://github.com/dariosol/LiteDTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330920163
git clone --depth 1 --no-tags https://github.com/Tatev2919/Haming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330606444
git clone --depth 1 --no-tags https://github.com/ganz125/uart_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326046571
git clone --depth 1 --no-tags https://github.com/zhuyh128/Cpu-RISCV-32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328614609
git clone --depth 1 --no-tags https://github.com/raha96/jerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330895924
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321878831
git clone --depth 1 --no-tags https://github.com/SriCharanKathirvel/simple-flip-flops-using-verilog-with-test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321882580
git clone --depth 1 --no-tags https://github.com/lhx6355/SEP_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321912244
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321826974
git clone --depth 1 --no-tags https://github.com/suoglu/Simple-I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322747088
git clone --depth 1 --no-tags https://github.com/mario-yankov-todorov/Internship_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322613272
git clone --depth 1 --no-tags https://github.com/BeLeap/COSE222-mips-processor-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322635487
git clone --depth 1 --no-tags https://github.com/Che100r/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322686163
git clone --depth 1 --no-tags https://github.com/scorp85/fpga-synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323947124
git clone --depth 1 --no-tags https://github.com/mhorne1/Verilog_Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324935753
git clone --depth 1 --no-tags https://github.com/kylezenarosa/CPU_Datapath_CSC142_Term_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322936690
git clone --depth 1 --no-tags https://github.com/rohanrajnair/pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322995520
git clone --depth 1 --no-tags https://github.com/nikanika0221/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322847380
git clone --depth 1 --no-tags https://github.com/JieHong-Liu/FPGA-SNAKE-GAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324714530
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/MooreFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324132694
git clone --depth 1 --no-tags https://github.com/xiao-eryu/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324891064
git clone --depth 1 --no-tags https://github.com/Niuyuhang03/BUAA_PCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325995326
git clone --depth 1 --no-tags https://github.com/raps500/MAX10_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325997181
git clone --depth 1 --no-tags https://github.com/drhodes/structural-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326292832
git clone --depth 1 --no-tags https://github.com/BenAndrew310/dcl_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326352070
git clone --depth 1 --no-tags https://github.com/oscaarrhernandez/ContadorBiestablesJK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326301290
git clone --depth 1 --no-tags https://github.com/Khaled-Pr/BCD_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326504150
git clone --depth 1 --no-tags https://github.com/Mahesh-Jasti/HDLbits-Verilog-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328226414
git clone --depth 1 --no-tags https://github.com/lkzeric/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328338369
git clone --depth 1 --no-tags https://github.com/h2570su/FPGA_HanoiTower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328293067
git clone --depth 1 --no-tags https://github.com/XiaoyuZhou1106/csc258-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325466120
git clone --depth 1 --no-tags https://github.com/parsanoori/Logic-Circuit-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330777497
git clone --depth 1 --no-tags https://github.com/rishubn/ascon_bluelight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326800223
git clone --depth 1 --no-tags https://github.com/SemQ20/fpga_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327083845
git clone --depth 1 --no-tags https://github.com/hi7/P9C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327139597
git clone --depth 1 --no-tags https://github.com/iliyankrastanov/Verilog_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329312810
git clone --depth 1 --no-tags https://github.com/LDL-final-project/Final-LDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327538198
git clone --depth 1 --no-tags https://github.com/Nsinha23/One_Time_Pad_Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328305060
git clone --depth 1 --no-tags https://github.com/LCH030/LogicDesign_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328940823
git clone --depth 1 --no-tags https://github.com/saramkhalaf/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328558188
git clone --depth 1 --no-tags https://github.com/Anthon1e/ARC4-Decryption-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328530939
git clone --depth 1 --no-tags https://github.com/banne2266/Dlab-FinalProject-PickachuVolleyball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330890973
git clone --depth 1 --no-tags https://github.com/banne2266/Dlab-NCTU-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330879039
git clone --depth 1 --no-tags https://github.com/alainlou/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330234055
git clone --depth 1 --no-tags https://github.com/Uncle-Road/CS207_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330191032
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331099707
git clone --depth 1 --no-tags https://github.com/kcrompton/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330589808
git clone --depth 1 --no-tags https://github.com/sriramb2000/CSM152A-F20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330898848
git clone --depth 1 --no-tags https://github.com/nr-electronics/ARM_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330407981
git clone --depth 1 --no-tags https://github.com/yope/cpuv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330405985
git clone --depth 1 --no-tags https://github.com/alpcihan/basys-fpga-board-atm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330214013
git clone --depth 1 --no-tags https://github.com/ninkovicr/VLSI-Vedic-Multiplier-4x4-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325121640
git clone --depth 1 --no-tags https://github.com/gcgeng/FPGAFruitNinja.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325016168
git clone --depth 1 --no-tags https://github.com/MomenK/FIFO_USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327691753
git clone --depth 1 --no-tags https://github.com/stefantionieren/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329823232
git clone --depth 1 --no-tags https://github.com/pan402945786/embedded-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324557991
git clone --depth 1 --no-tags https://github.com/Er-Darshil/32-BIT-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324730269
git clone --depth 1 --no-tags https://github.com/leonbeier/TensorflowToFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324525320
git clone --depth 1 --no-tags https://github.com/iAmALai/MIPS_Multi_Cycle_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325503374
git clone --depth 1 --no-tags https://github.com/Xyedo/Reaction-time.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329284342
git clone --depth 1 --no-tags https://github.com/sharmavins23/Analog-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328808568
git clone --depth 1 --no-tags https://github.com/andrewl6097/doomcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328776719
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Verilog-For-Sequence-Dectection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329181714
