<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: USB_HOST_INTENCLR_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">USB_HOST_INTENCLR_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___u_s_b.html">Universal Serial Bus</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="USB_HOST_INTENCLR_Type" -->
<p><a href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#afb585522b48662e290d713c3a768c0d6">__pad0__</a>:2</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a0bb3be00156efcebdfa36a2a9edd2932">HSOF</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#aab97615b8cb13cfef898103bf6458144">RST</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a5806c0f1aefad384f3eb449fa64b9fe4">WAKEUP</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a40487bfec19902ce765da25663eb0fcd">DNRSM</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a5817ad7c8c774c861ad64728e7c2b33b">UPRSM</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#ab4f70728c31199d087a9c533c72152fa">RAMACER</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a761af7f4a44e474aca9bf9e8ebcaa835">DCONN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#abd1fcd48c54d1df1fb86ff61dba6a8c2">DDISC</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a636c064279dd90a78f8d5580da8f3545">__pad1__</a>:6</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a01ac68ecb6bf3bedee9e5408701f0412">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#aacf52600785483ef62018087fb1fb66a">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="afb585522b48662e290d713c3a768c0d6"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::__pad0__" ref="afb585522b48662e290d713c3a768c0d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#afb585522b48662e290d713c3a768c0d6">USB_HOST_INTENCLR_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0.. 1 Reserved </p>

</div>
</div>
<a class="anchor" id="a636c064279dd90a78f8d5580da8f3545"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::__pad1__" ref="a636c064279dd90a78f8d5580da8f3545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a636c064279dd90a78f8d5580da8f3545">USB_HOST_INTENCLR_Type::__pad1__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 10..15 Reserved </p>

</div>
</div>
<a class="anchor" id="a01ac68ecb6bf3bedee9e5408701f0412"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::bit" ref="a01ac68ecb6bf3bedee9e5408701f0412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a01ac68ecb6bf3bedee9e5408701f0412">USB_HOST_INTENCLR_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="a761af7f4a44e474aca9bf9e8ebcaa835"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::DCONN" ref="a761af7f4a44e474aca9bf9e8ebcaa835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a761af7f4a44e474aca9bf9e8ebcaa835">USB_HOST_INTENCLR_Type::DCONN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8 Device Connection Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="abd1fcd48c54d1df1fb86ff61dba6a8c2"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::DDISC" ref="abd1fcd48c54d1df1fb86ff61dba6a8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#abd1fcd48c54d1df1fb86ff61dba6a8c2">USB_HOST_INTENCLR_Type::DDISC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 9 Device Disconnection Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="a40487bfec19902ce765da25663eb0fcd"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::DNRSM" ref="a40487bfec19902ce765da25663eb0fcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a40487bfec19902ce765da25663eb0fcd">USB_HOST_INTENCLR_Type::DNRSM</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 5 DownStream to Device Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="a0bb3be00156efcebdfa36a2a9edd2932"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::HSOF" ref="a0bb3be00156efcebdfa36a2a9edd2932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a0bb3be00156efcebdfa36a2a9edd2932">USB_HOST_INTENCLR_Type::HSOF</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 2 Host Start Of Frame Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="ab4f70728c31199d087a9c533c72152fa"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::RAMACER" ref="ab4f70728c31199d087a9c533c72152fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#ab4f70728c31199d087a9c533c72152fa">USB_HOST_INTENCLR_Type::RAMACER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 7 Ram Access Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="aacf52600785483ef62018087fb1fb66a"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::reg" ref="aacf52600785483ef62018087fb1fb66a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#aacf52600785483ef62018087fb1fb66a">USB_HOST_INTENCLR_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="aab97615b8cb13cfef898103bf6458144"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::RST" ref="aab97615b8cb13cfef898103bf6458144" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#aab97615b8cb13cfef898103bf6458144">USB_HOST_INTENCLR_Type::RST</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 3 BUS Reset Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="a5817ad7c8c774c861ad64728e7c2b33b"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::UPRSM" ref="a5817ad7c8c774c861ad64728e7c2b33b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a5817ad7c8c774c861ad64728e7c2b33b">USB_HOST_INTENCLR_Type::UPRSM</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 6 Upstream Resume from Device Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="a5806c0f1aefad384f3eb449fa64b9fe4"></a><!-- doxytag: member="USB_HOST_INTENCLR_Type::WAKEUP" ref="a5806c0f1aefad384f3eb449fa64b9fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="union_u_s_b___h_o_s_t___i_n_t_e_n_c_l_r___type.html#a5806c0f1aefad384f3eb449fa64b9fe4">USB_HOST_INTENCLR_Type::WAKEUP</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 4 Wake Up Interrupt Disable </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__usb_8h_source.html">comp_usb.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:20 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
