# Tue Apr 08 19:03:30 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[7] (in view: work.U409_TOP(verilog)) on net D[7] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[6] (in view: work.U409_TOP(verilog)) on net D[6] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[5] (in view: work.U409_TOP(verilog)) on net D[5] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[4] (in view: work.U409_TOP(verilog)) on net D[4] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[3] (in view: work.U409_TOP(verilog)) on net D[3] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[2] (in view: work.U409_TOP(verilog)) on net D[2] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[1] (in view: work.U409_TOP(verilog)) on net D[1] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[0] (in view: work.U409_TOP(verilog)) on net D[0] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN115 :"d:\amigapci\u409\u409_top.v":181:16:181:30|Removing instance U409_AUTOCONFIG (in view: work.U409_TOP(verilog)) of type view:work.U409_AUTOCONFIG(verilog) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
CLK6                                 6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK28_IN                             28.6 MHz      34.916        declared                    default_clkgroup     10   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     48   
U409_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     32   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[0] (in view: work.U409_TOP(verilog)) on net D[0] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u409\u409_autoconfig.v":39:12:39:58|Tristate driver D_2[1] (in view: work.U409_TOP(verilog)) on net D[1] (in view: work.U409_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
   0011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":53:0:53:5|There are no possible illegal states for state machine TACK_COUNTER[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
Encoding state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":164:0:164:5|There are no possible illegal states for state machine CIA_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 08 19:03:31 2025

###########################################################]
