
#####  START OF RAM REPORT FOR COMPILE POINT: top  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                    PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                   DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem[66:0]                    RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_0                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_1                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_2                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_3                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_4                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_5                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem[73:0]                                           RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0]               RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_0               64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_1               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_2               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0]               RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_0               64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_1               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_2               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[69:0]                                                    RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[64:0]                                                   RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[64:0]                                                   RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q[7:0]                                                                                                     RAM                DEFAULT            SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q_fifo_mem_q_0_0                                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                 SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q[8]                                                                                                       RAM                                                                                                                                                                                                                                                                                                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q[7:0]                                                                                                     RAM                DEFAULT            SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q_fifo_mem_q_0_0                                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                 SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q[8]                                                                                                       RAM                                                                                                                                                                                                                                                                                                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                            RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                            RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                            64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem[25:0]     RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                       Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly[7:0]                                                         RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly_indly_0_0                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly[7:0]                                                        RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly_outdly_0_0                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem[7:0]               RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem_mem_0_0              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem[24:0]              RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: top  #####

