Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/tb_uart_isim_beh.exe -prj C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/tb_uart_beh.prj work.tb_uart work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/../../../../jct322_lab8/lab8/ipcore_dir/fifo.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/ipcore_dir/fifo_rx.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/baudgen.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/../../../../jct322_lab8/lab8/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/uart.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/tb_uart.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/tb_uart.v" Line 40: Target <tx> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/tb_uart.v" Line 36: Port fsm is not connected to this instance
Completed static elaboration
Compiling module baudgen(PERIOD=8'b011010)
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module fifo
Compiling module uart_tx
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module fifo_rx
Compiling module uart_rx
Compiling module uart
Compiling module tb_uart
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/uart/tb_uart_isim_beh.exe
Fuse Memory Usage: 31576 KB
Fuse CPU Usage: 578 ms
