library verilog;
use verilog.vl_types.all;
entity MUL_32bit is
    generic(
        n               : integer := 32
    );
    port(
        clk             : in     vl_logic;
        multiplicand    : in     vl_logic_vector;
        multiplier      : in     vl_logic_vector;
        result          : out    vl_logic_vector
    );
end MUL_32bit;
