
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010616                       # Number of seconds simulated
sim_ticks                                 10616244000                       # Number of ticks simulated
final_tick                                10616244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88182                       # Simulator instruction rate (inst/s)
host_op_rate                                   135953                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65013880                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658820                       # Number of bytes of host memory used
host_seconds                                   163.29                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           64256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         6038912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             6103168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        64256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          64256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2131456                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2131456                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1004                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            94358                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                95362                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         33304                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               33304                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6052611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          568836963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              574889575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6052611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6052611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       200773079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             200773079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       200773079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6052611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         568836963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             775662654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     33261.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     94189.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000112836500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1974                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1974                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               224281                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               31355                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        95362                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       33304                       # Number of write requests accepted
system.mem_ctrl.readBursts                      95362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     33304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 6092352                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    10816                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  2126912                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  6103168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               2131456                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                     169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     43                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6366                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               5497                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               5557                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               5488                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               5385                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               5366                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               5389                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               5417                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               5427                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6629                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              6384                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              6266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              6351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              6524                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              6725                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              6422                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               4048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 40                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 89                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               4168                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              4174                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              4098                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              4118                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              4212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              4147                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              4091                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    10616101000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  95362                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 33304                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    66764                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    26444                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     1577                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      393                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     811                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     826                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1870                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1968                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1987                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1988                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1989                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1986                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1990                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1989                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1985                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1985                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1987                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1976                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1976                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1975                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1977                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1976                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        13657                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     601.652486                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    438.264994                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    362.368220                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1455     10.65%     10.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1869     13.69%     24.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1037      7.59%     31.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1077      7.89%     39.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1258      9.21%     49.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          992      7.26%     56.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1122      8.22%     64.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1102      8.07%     72.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         3745     27.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         13657                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1974                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       48.137791                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      45.736380                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      24.631501                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-31             134      6.79%      6.79% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32-63           1499     75.94%     82.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-95            324     16.41%     99.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::96-127            12      0.61%     99.75% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::160-191            2      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::224-255            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::288-319            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::864-895            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1974                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1974                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.835360                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.806682                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.989425                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              1146     58.05%     58.05% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                15      0.76%     58.81% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               806     40.83%     99.65% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 6      0.30%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1974                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        64256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      6028096                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      2126912                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6052611.450904858299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 567818147.359838366508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 200345056.123427450657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1004                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        94358                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        33304                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     32798250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   3035762000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 256832185250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32667.58                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32172.81                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   7711751.90                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                    1283691500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               3068560250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   475965000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13485.15                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32235.15                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        573.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        200.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     574.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     200.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          6.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.48                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     1.57                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.39                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.11                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     84844                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    29916                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.13                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 89.94                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       82508.98                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.34                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  39284280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  20876295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                317480100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                21589920                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          837754320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             813453270                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              20812320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       3979579260                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         18988800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      3687840.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              6073995795                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             572.141691                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            8777290500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      11851000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      354380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF        474750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     49440750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1472339250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   8727758250                       # Time in different power states
system.mem_ctrl_1.actEnergy                  58290960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  30952020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                362197920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy               151886340                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          837754320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1028802690                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              19109760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       3766193490                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         19536960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              6275452110                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             591.117924                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            8310565500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       8443500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      354380000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF          9750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     50855250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     1942812000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   8259743500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326436                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326436                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3007                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290740                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290740                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270951                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19789                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1802                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4848134                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110636                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           474                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            67                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1626229                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         10616245                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1647744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14503341                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326436                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272353                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       8943441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6416                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         68                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           199                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1626185                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1280                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10594710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.112726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.216634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6888889     65.02%     65.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   348995      3.29%     68.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   157681      1.49%     69.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   193897      1.83%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   300767      2.84%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   178973      1.69%     76.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   366129      3.46%     79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   432063      4.08%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1727316     16.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10594710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.030749                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.366146                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   667489                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7058294                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1330672                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1535047                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3208                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22353115                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3208                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1266226                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1156125                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1708                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2257468                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5909975                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22339431                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2170                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 975671                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5144995                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12748                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21671690                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48526678                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24908403                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14700468                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   158559                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8301920                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4527267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114257                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098330                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2088915                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22315214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22340984                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               807                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          115205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       160937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10594710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.108692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.057811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3181156     30.03%     30.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1876825     17.71%     47.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1666881     15.73%     63.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1175326     11.09%     74.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1221941     11.53%     86.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              722638      6.82%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              340004      3.21%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              216071      2.04%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              193868      1.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10594710                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   50706     40.02%     40.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2357      1.86%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     41.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.02%     41.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     41.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            71920     56.77%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    674      0.53%     99.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   431      0.34%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               548      0.43%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               17      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35503      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7211569     32.28%     32.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   28      0.00%     32.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1163      0.01%     32.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196790     18.79%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  373      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  779      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  934      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 580      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                191      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097272      9.39%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097381      9.39%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                63124      0.28%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13513      0.06%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4524159     20.25%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097619      9.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22340984                       # Type of FU issued
system.cpu.iq.rate                           2.104415                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126695                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005671                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25296931                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7464402                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7315960                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30107249                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966298                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949164                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7341147                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15091029                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2428                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17195                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7306                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        60314                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5948                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3208                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   90502                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                984179                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22315292                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               187                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4527267                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114257                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1828                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                980169                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            209                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            958                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2767                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3725                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22334444                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4585718                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6540                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6696350                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313895                       # Number of branches executed
system.cpu.iew.exec_stores                    2110632                       # Number of stores executed
system.cpu.iew.exec_rate                     2.103799                       # Inst execution rate
system.cpu.iew.wb_sent                       22266546                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22265124                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13248799                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19035913                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.097269                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.695990                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          115246                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3028                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10577518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.098799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.077216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5006545     47.33%     47.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2837644     26.83%     74.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        90537      0.86%     75.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        13619      0.13%     75.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       258255      2.44%     77.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21071      0.20%     77.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       166473      1.57%     79.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       463694      4.38%     83.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1719680     16.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10577518                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1719680                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31173170                       # The number of ROB reads
system.cpu.rob.rob_writes                    44648020                       # The number of ROB writes
system.cpu.timesIdled                             552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           21535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.737267                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.737267                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.356360                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.356360                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24917914                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6957846                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688137                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851283                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577755                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774681                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7329255                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.593601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6804147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.109911                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.593601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13867822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13867822                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4603309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4603309                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106480                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6709789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6709789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6709789                       # number of overall hits
system.cpu.dcache.overall_hits::total         6709789                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       176472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        176472                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          471                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       176943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         176943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       176943                       # number of overall misses
system.cpu.dcache.overall_misses::total        176943                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10486247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10486247000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32063000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  10518310000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10518310000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10518310000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10518310000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886732                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036921                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000224                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025693                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59421.590961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59421.590961                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68074.309979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68074.309979                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59444.623410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59444.623410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59444.623410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59444.623410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33616                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1139                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.513608                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33304                       # number of writebacks
system.cpu.dcache.writebacks::total             33304                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        82580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        82580                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        82585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        82585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82585                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        93892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        93892                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          466                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        94358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94358                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6049937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6049937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6080852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6080852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6080852000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6080852000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013701                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64435.063690                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64435.063690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66341.201717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66341.201717                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64444.477416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64444.477416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64444.477416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64444.477416                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94102                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.711789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1004                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1619.430279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.711789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3253374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3253374                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624904                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624904                       # number of overall hits
system.cpu.icache.overall_hits::total         1624904                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1281                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1281                       # number of overall misses
system.cpu.icache.overall_misses::total          1281                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79372999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79372999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     79372999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79372999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79372999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79372999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1626185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1626185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1626185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1626185                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1626185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1626185                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000788                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000788                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000788                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000788                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000788                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000788                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61961.747853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61961.747853                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61961.747853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61961.747853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61961.747853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61961.747853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          277                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          277                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1004                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1004                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1004                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1004                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1004                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65278999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65278999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65278999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65278999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65278999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65278999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000617                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000617                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000617                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000617                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65018.923307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65018.923307                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65018.923307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65018.923307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65018.923307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65018.923307                       # average overall mshr miss latency
system.cpu.icache.replacements                    748                       # number of replacements
system.membus.snoop_filter.tot_requests        190212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        94853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10616244000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              94896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33304                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61546                       # Transaction distribution
system.membus.trans_dist::ReadExReq               466                       # Transaction distribution
system.membus.trans_dist::ReadExResp              466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94896                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         2756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port       282818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       282818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 285574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        64256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        64256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port      8170368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8170368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8234624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95362                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012116                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95348     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               95362                       # Request fanout histogram
system.membus.reqLayer2.occupancy           323428000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5317000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          497413749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
