; NOTE: Assertions have been autogenerated by utils/update_tpde_llvm_test_checks.py UTC_ARGS: --tool tpde_llvm --default-march x86-64-v2 --version 5
; SPDX-FileCopyrightText: 2024 Tobias Schwarz <tobias.schwarz@tum.de>
;
; SPDX-License-Identifier: LicenseRef-Proprietary

; RUN: tpde_llvm --target=x86_64 %s | llvm-objdump -d -r --no-show-raw-insn --symbolize-operands --no-addresses --x86-asm-syntax=intel - | FileCheck %s -check-prefixes=X64,CHECK --enable-var-scope --dump-input always

declare {i128, i1} @llvm.smul.with.overflow.i128(i128, i128)
declare {i128, i1} @llvm.umul.with.overflow.i128(i128, i128)

define i128 @umul_i128_0(i128 %0, i128 %1) {
; X64-LABEL: umul_i128_0>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    nop dword ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x68
; X64-NEXT:    mov qword ptr [rbp - 0x50], rdx
; X64-NEXT:    test rcx, rcx
; X64-NEXT:    setne al
; X64-NEXT:    test rsi, rsi
; X64-NEXT:    setne bl
; X64-NEXT:    and bl, al
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    mul qword ptr [rbp - 0x50]
; X64-NEXT:    seto r8b
; X64-NEXT:    mov r9, rax
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    mul rdi
; X64-NEXT:    seto r10b
; X64-NEXT:    or r10b, r8b
; X64-NEXT:    or r10b, bl
; X64-NEXT:    add r9, rax
; X64-NEXT:    mov rax, rdi
; X64-NEXT:    mul qword ptr [rbp - 0x50]
; X64-NEXT:    add r9, rdx
; X64-NEXT:    setb dl
; X64-NEXT:    or dl, r10b
; X64-NEXT:    movzx edx, dl
; X64-NEXT:    mov rdx, r9
; X64-NEXT:    add rsp, 0x68
; X64-NEXT:    pop rbx
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    nop dword ptr [rax]
entry:
  %2 = call {i128, i1} @llvm.umul.with.overflow.i128(i128 %0, i128 %1)
  %3 = extractvalue {i128, i1} %2, 0
  ret i128 %3
}

define i1 @umul_i128_1(i128 %0, i128 %1) {
; X64-LABEL: umul_i128_1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    nop dword ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x78
; X64-NEXT:    mov qword ptr [rbp - 0x50], rdx
; X64-NEXT:    test rcx, rcx
; X64-NEXT:    setne al
; X64-NEXT:    test rsi, rsi
; X64-NEXT:    setne bl
; X64-NEXT:    and bl, al
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    mul qword ptr [rbp - 0x50]
; X64-NEXT:    seto r8b
; X64-NEXT:    mov r9, rax
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    mul rdi
; X64-NEXT:    seto r10b
; X64-NEXT:    or r10b, r8b
; X64-NEXT:    or r10b, bl
; X64-NEXT:    add r9, rax
; X64-NEXT:    mov rax, rdi
; X64-NEXT:    mul qword ptr [rbp - 0x50]
; X64-NEXT:    add r9, rdx
; X64-NEXT:    setb dl
; X64-NEXT:    or dl, r10b
; X64-NEXT:    movzx edx, dl
; X64-NEXT:    mov eax, edx
; X64-NEXT:    add rsp, 0x78
; X64-NEXT:    pop rbx
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    nop dword ptr [rax]
entry:
  %2 = call {i128, i1} @llvm.umul.with.overflow.i128(i128 %0, i128 %1)
  %3 = extractvalue {i128, i1} %2, 1
  ret i1 %3
}

define i128 @smul_i128_0(i128 %0, i128 %1) {
; X64-LABEL: smul_i128_0>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    push r13
; X64-NEXT:    push r14
; X64-NEXT:    nop
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    mov qword ptr [rbp - 0x50], rdx
; X64-NEXT:    mov rbx, rsi
; X64-NEXT:    sar rbx, 0x3f
; X64-NEXT:    mov r8, rcx
; X64-NEXT:    imul r8, rbx
; X64-NEXT:    mov r9, qword ptr [rbp - 0x50]
; X64-NEXT:    mov rax, r9
; X64-NEXT:    mul rbx
; X64-NEXT:    mov rbx, rdx
; X64-NEXT:    add rbx, rax
; X64-NEXT:    add rbx, r8
; X64-NEXT:    mov r10, rax
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    sar rax, 0x3f
; X64-NEXT:    mov r11, rax
; X64-NEXT:    imul r11, rsi
; X64-NEXT:    mul rdi
; X64-NEXT:    mov r8, rdx
; X64-NEXT:    add r8, r11
; X64-NEXT:    add r8, rax
; X64-NEXT:    mov r12, rax
; X64-NEXT:    add r12, r10
; X64-NEXT:    adc r8, rbx
; X64-NEXT:    mov rax, rdi
; X64-NEXT:    mul r9
; X64-NEXT:    mov r10, rax
; X64-NEXT:    mov rbx, rdx
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    mul r9
; X64-NEXT:    add rbx, rax
; X64-NEXT:    mov r13, rdx
; X64-NEXT:    adc r13, 0x0
; X64-NEXT:    mov rax, rdi
; X64-NEXT:    mul rcx
; X64-NEXT:    add rbx, rax
; X64-NEXT:    mov r14, rdx
; X64-NEXT:    adc r14, r13
; X64-NEXT:    setb al
; X64-NEXT:    movzx r13d, al
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    mul rcx
; X64-NEXT:    add rax, r14
; X64-NEXT:    adc rdx, r13
; X64-NEXT:    add rax, r12
; X64-NEXT:    adc rdx, r8
; X64-NEXT:    mov rcx, rbx
; X64-NEXT:    sar rcx, 0x3f
; X64-NEXT:    xor rdx, rcx
; X64-NEXT:    xor rcx, rax
; X64-NEXT:    xor esi, esi
; X64-NEXT:    or rcx, rdx
; X64-NEXT:    setne sil
; X64-NEXT:    mov rax, r10
; X64-NEXT:    mov rdx, rbx
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop r14
; X64-NEXT:    pop r13
; X64-NEXT:    pop r12
; X64-NEXT:    pop rbx
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
entry:
  %2 = call {i128, i1} @llvm.smul.with.overflow.i128(i128 %0, i128 %1)
  %3 = extractvalue {i128, i1} %2, 0
  ret i128 %3
}

define i1 @smul_i128_1(i128 %0, i128 %1) {
; X64-LABEL: smul_i128_1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    push rbx
; X64-NEXT:    push r12
; X64-NEXT:    push r13
; X64-NEXT:    push r14
; X64-NEXT:    nop
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    mov qword ptr [rbp - 0x50], rdx
; X64-NEXT:    mov rbx, rsi
; X64-NEXT:    sar rbx, 0x3f
; X64-NEXT:    mov r8, rcx
; X64-NEXT:    imul r8, rbx
; X64-NEXT:    mov r9, qword ptr [rbp - 0x50]
; X64-NEXT:    mov rax, r9
; X64-NEXT:    mul rbx
; X64-NEXT:    mov rbx, rdx
; X64-NEXT:    add rbx, rax
; X64-NEXT:    add rbx, r8
; X64-NEXT:    mov r10, rax
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    sar rax, 0x3f
; X64-NEXT:    mov r11, rax
; X64-NEXT:    imul r11, rsi
; X64-NEXT:    mul rdi
; X64-NEXT:    mov r8, rdx
; X64-NEXT:    add r8, r11
; X64-NEXT:    add r8, rax
; X64-NEXT:    mov r12, rax
; X64-NEXT:    add r12, r10
; X64-NEXT:    adc r8, rbx
; X64-NEXT:    mov rax, rdi
; X64-NEXT:    mul r9
; X64-NEXT:    mov r10, rax
; X64-NEXT:    mov rbx, rdx
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    mul r9
; X64-NEXT:    add rbx, rax
; X64-NEXT:    mov r13, rdx
; X64-NEXT:    adc r13, 0x0
; X64-NEXT:    mov rax, rdi
; X64-NEXT:    mul rcx
; X64-NEXT:    add rbx, rax
; X64-NEXT:    mov r14, rdx
; X64-NEXT:    adc r14, r13
; X64-NEXT:    setb al
; X64-NEXT:    movzx r13d, al
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    mul rcx
; X64-NEXT:    add rax, r14
; X64-NEXT:    adc rdx, r13
; X64-NEXT:    add rax, r12
; X64-NEXT:    adc rdx, r8
; X64-NEXT:    mov rcx, rbx
; X64-NEXT:    sar rcx, 0x3f
; X64-NEXT:    xor rdx, rcx
; X64-NEXT:    xor rcx, rax
; X64-NEXT:    xor esi, esi
; X64-NEXT:    or rcx, rdx
; X64-NEXT:    setne sil
; X64-NEXT:    mov eax, esi
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop r14
; X64-NEXT:    pop r13
; X64-NEXT:    pop r12
; X64-NEXT:    pop rbx
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
entry:
  %2 = call {i128, i1} @llvm.smul.with.overflow.i128(i128 %0, i128 %1)
  %3 = extractvalue {i128, i1} %2, 1
  ret i1 %3
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK: {{.*}}
