// Seed: 288603560
module module_0 (
    input id_0,
    output reg id_1,
    input reg id_2,
    output id_3
);
  always @(*) id_1 <= 1'b0;
  logic id_4;
  type_8(
      1'h0, id_1, id_2, id_3 & 1
  );
endmodule
