\hypertarget{struct_w_d_o_g___type}{}\section{W\+D\+O\+G\+\_\+\+Type Struct Reference}
\label{struct_w_d_o_g___type}\index{W\+D\+O\+G\+\_\+\+Type@{W\+D\+O\+G\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}{S\+T\+C\+T\+R\+LH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}{S\+T\+C\+T\+R\+LL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}{T\+O\+V\+A\+LH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}{T\+O\+V\+A\+LL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}{W\+I\+NH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}{W\+I\+NL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}{R\+E\+F\+R\+E\+SH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}{U\+N\+L\+O\+CK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}{T\+M\+R\+O\+U\+TH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}{T\+M\+R\+O\+U\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}{R\+S\+T\+C\+NT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}{P\+R\+E\+SC}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
W\+D\+OG -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
