Copyright(c) 2003-2014 Synopsys, Inc.
FineSimPro J-2014.09-1 RHEL64 (Compiled on Sep 15 2014 at 21:45:23 (US-Pacific))

Hostname: vlsi5, Username: shayan, PID: 5213
Tool Path: /lhome/cad/synopsys/fsim/J-2014.09-1/finesim/platform/amd64/finesim
CPU model name	: Intel(R) Xeon(R) CPU E5-2690 0 @ 2.90GHz, Speed : 2899.998(MHz), Cache : 20480 KB

Started at Thu Jan 14 03:32:08 2016
Simulation Arguments : -o Katan_TFET_CML Katan_TFET_CML.sp 
Working Directory: /lhome/shayan/my_KATAN
Input File: Katan_TFET_CML.sp

INFO! read global configuration file (/lhome/cad/synopsys/fsim/J-2014.09-1/finesim.cfg)

Enabling pVA by default due to .option finesim_pva_flow
WARNING! Enabling "spmodel" option by default in pVA mode.

### optimize mode ###
Args: pva -p fsm -t spi -f Katan_TFET_CML.pvadir/pvaHDL.lis -o Katan_TFET_CML.pvadir

Begin of pVA compiling on Thu Jan 14 03:32:08 2016	GTM/In-use: 0.5000/0.3793 MB

Parsing '/lhome/shayan/KATAN_and_CML/Device_Model/PSU_TFET/InAs_TFET/InAs-NTFET-Lg-20nm.va'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/constants.vams'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/disciplines.vams'
Parsing '/lhome/shayan/KATAN_and_CML/Device_Model/PSU_TFET/InAs_TFET/InAs-PTFET-Lg-20nm.va'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/constants.vams'
Parsing include file '/lhome/cad/synopsys/fsim/J-2014.09-1/include/disciplines.vams'

End of pVA compiling on Thu Jan 14 03:32:08 2016	GTM/In-use: 0.6250/0.5152 MB


End of build pVA DB on Thu Jan 14 03:32:08 2016	GTM/In-use: 2.2500/2.2260 MB


End of pVA genC on Thu Jan 14 03:32:09 2016	GTM/In-use: 2.6250/2.4797 MB


Katan_TFET_CML.pvadir/pvaRTL_amd64.so is reused

End of pVA elaboration on Thu Jan 14 03:32:09 2016	GTM/In-use: 2.6250/2.3538 MB


done

**** Used Options:
   post
****

  Main Mode: promd
Resource Usage for Parsing(self/cum): 1.4/1.4 sec, 182.5/182.5 MB

License: FINESIM_LICENSE_MODE=3 
License: Checked out FSPRO(1) successfully from 27000@niblick.cs.ucf.edu 

Title: * Nettran: AMD.64 Release B-2008.09.SP5.HF2.26004 2012/07/19



**** expand probe
  post option matches with 17922 nodes and 231 sources (Katan_TFET_CML.sp:829)
****



  # V Source : 231
  # Verilog-A: 3662

  TEMP=25
Resource Usage for Circuit Elaboration(self/cum): 1.4/2.8 sec, 47.8/230.3 MB

Reducing RC Network
  # split fcap: 0
No RC network reduced 
Resource Usage for Circuit Reduction(self/cum): 0.0/2.8 sec, -3.6/226.7 MB

Building Connectivity ...
  Largest partition has 3662 devices and 2274 nodes .
    Devices: others=3662

Resource Usage for Connectivity Building(self/cum): 0.0/2.8 sec, -6.0/220.7 MB

Building DB ...
Resource Usage for DB Building(self/cum): 0.0/2.9 sec, 0.0/220.7 MB

Initializing ...
Resource Usage for Initialization(self/cum): 0.0/2.9 sec, 0.0/220.7 MB

Preparing Outputs ...
  # probed signals  : 17731
  # printed signals : 1
  # measures        : 1
Resource Usage for Output Preparation(self/cum): 0.1/3.0 sec, 0.0/220.7 MB


Building Matrices ...
Resource Usage for Matrix Building(self/cum): 0.0/3.0 sec, -12.6/208.0 MB

Starting DC Initialization ...
    ic file 'Katan_TFET_CML.ic'
  DC converged
End of DC Initialization
Resource Usage for DC Initialization(self/cum): 6.5/9.5 sec, 37.4/245.4 MB

Starting Transient Analysis ...
   0.256us (10.0 %) at Thu Jan 14 03:32:45 2016 (27 sec)
   0.512us (20.0 %) at Thu Jan 14 03:33:23 2016 (38 sec)
   0.768us (30.0 %) at Thu Jan 14 03:33:55 2016 (32 sec)
   1.025us (40.0 %) at Thu Jan 14 03:34:27 2016 (32 sec)
   1.280us (50.0 %) at Thu Jan 14 03:35:02 2016 (35 sec)
   1.536us (60.0 %) at Thu Jan 14 03:35:36 2016 (34 sec)
   1.792us (70.0 %) at Thu Jan 14 03:36:08 2016 (32 sec)
   2.049us (80.0 %) at Thu Jan 14 03:36:42 2016 (34 sec)
   2.305us (90.0 %) at Thu Jan 14 03:37:17 2016 (35 sec)
   2.560us (100.0 %) at Thu Jan 14 03:37:49 2016 (32 sec)
    finished at 2.560us
    prt file 'Katan_TFET_CML.pt0'
    output file 'Katan_TFET_CML.fsdb'

Starting Post Processing ...

     avgval= -3.2510e-05  from= 2.0000e-08  to= 2.7000e-08

    measure file 'Katan_TFET_CML.mt0'
    # time points: 13478
End of Transient Analysis                               
Resource Usage for Transient Analysis(self/cum): 330.4/339.9 sec, 68.4/313.8 MB

Ended at Thu Jan 14 03:37:50 2016

Total CPU time: 340.0 seconds (0.09 hours)
Total memory usage: peak= 313.8 MB, avg= 277.5 MB

Total elapsed time: 342.0 seconds (0.10 hours)
