#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Dec 16 11:40:43 2018
# Process ID: 8024
# Log file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/vivado.log
# Journal file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 898.531 ; gain = 335.055
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding component instance block -- xilinx.com:user:MIPS_MicroAptiv_UP:1.0 - MIPS_MicroAptiv_UP_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] MIPSfpga_system_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] MIPSfpga_system_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] MIPSfpga_system_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
Adding component instance block -- xilinx.com:ip:mig_7series:2.3 - mig_7series_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <MIPSfpga_system> from BD file <C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.672 ; gain = 179.844
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM:1.0 PWM_0
endgroup
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_0/pwm_out] [get_bd_ports pwm_out]
endgroup
delete_bd_objs [get_bd_ports PWM_F_L]
connect_bd_intf_net [get_bd_intf_pins PWM_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M07_AXI]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_0/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_0/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
assign_bd_address [get_bd_addr_segs {PWM_0/S00_AXI/S00_AXI_reg }]
</PWM_0/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A00000[ 64K ]>
set_property offset 0x10D00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_0_S00_AXI_reg}]
validate_bd_design
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xlconcat_1/In9

validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1128.195 ; gain = 0.000
connect_bd_net [get_bd_pins PWM_0/Interrupt_out] [get_bd_pins xlconcat_1/In9]
generate_target all [get_files  C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.v
Verilog Output written to : C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v
Wrote  : <C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPS_MicroAptiv_UP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PWM_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PWM_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PWM_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PWM_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m07_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m07_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system.hwh
Generated Block Design Tcl file C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system_bd.tcl
Generated Hardware Definition File C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:01:47 . Memory (MB): peak = 1163.895 ; gain = 35.699
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
set_property name PWM_F_L [get_bd_cells PWM_0]
set_property name PWM_F_L [get_bd_ports pwm_out]
copy_bd_objs /  [get_bd_cells {PWM_F_L}]
set_property location {6 1801 1658} [get_bd_cells PWM_F_L1]
copy_bd_objs /  [get_bd_cells {PWM_F_L1}]
set_property location {6 1780 1779} [get_bd_cells PWM_F_L2]
set_property location {6 1757 1787} [get_bd_cells PWM_F_L2]
set_property location {6 1748 1822} [get_bd_cells PWM_F_L2]
copy_bd_objs /  [get_bd_cells {PWM_F_L2}]
set_property location {6 1764 1953} [get_bd_cells PWM_F_L3]
set_property name PWM_F_R [get_bd_cells PWM_F_L1]
set_property name PWM_B_L [get_bd_cells PWM_F_L2]
set_property name PWM_B_R [get_bd_cells PWM_F_L3]
startgroup
set_property -dict [list CONFIG.NUM_MI {11}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M08_AXI] [get_bd_intf_pins PWM_F_R/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M09_AXI] [get_bd_intf_pins PWM_B_L/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M10_AXI] [get_bd_intf_pins PWM_B_R/S00_AXI]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_F_R/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_B_L/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_B_R/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_B_L/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_F_R/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_B_R/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_B_L/pwm_out] [get_bd_ports pwm_out]
endgroup
set_property name PWM_B_L [get_bd_ports pwm_out]
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_B_R/pwm_out] [get_bd_ports pwm_out]
endgroup
set_property name PWM_B_R [get_bd_ports pwm_out]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {13}] [get_bd_cells xlconcat_1]
endgroup
connect_bd_net [get_bd_pins xlconcat_1/In10] [get_bd_pins PWM_F_R/Interrupt_out]
connect_bd_net [get_bd_pins PWM_B_L/Interrupt_out] [get_bd_pins xlconcat_1/In11]
connect_bd_net [get_bd_pins xlconcat_1/In12] [get_bd_pins PWM_B_R/Interrupt_out]
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_F_R/pwm_out] [get_bd_ports pwm_out]
endgroup
set_property name PWM_F_R [get_bd_ports pwm_out]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M08_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M09_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M10_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M10_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </PWM_B_R/S00_AXI/S00_AXI_reg> is not mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_B_L/S00_AXI/S00_AXI_reg> is not mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_F_R/S00_AXI/S00_AXI_reg> is not mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite>. Please use Address Editor to either map or exclude it.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1302.313 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {PWM_F_R/S00_AXI/S00_AXI_reg }]
</PWM_F_R/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A00000[ 64K ]>
assign_bd_address [get_bd_addr_segs {PWM_B_R/S00_AXI/S00_AXI_reg }]
</PWM_B_R/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A10000[ 64K ]>
assign_bd_address [get_bd_addr_segs {PWM_B_L/S00_AXI/S00_AXI_reg }]
</PWM_B_L/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A20000[ 64K ]>
set_property offset 0x10E00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_R_S00_AXI_reg}]
set_property offset 0x10F00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_L_S00_AXI_reg}]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_nets PWM_w_Int_0_Interrupt_out] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]
delete_bd_objs [get_bd_ports PWMs]
startgroup
set_property -dict [list CONFIG.NUM_MI {10}] [get_bd_cells axi_interconnect_0]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.313 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M10_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins PWM_B_R/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {12}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets PWM_B_R_Interrupt_out]
endgroup
connect_bd_net [get_bd_pins PWM_B_R/Interrupt_out] [get_bd_pins xlconcat_1/In4]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0xC0000000[ 8K ]>
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
</axi_gpio_0/S_AXI/Reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x40000000[ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_uart16550_0/S_AXI/Reg }]
</axi_uart16550_0/S_AXI/Reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A00000[ 64K ]>
assign_bd_address [get_bd_addr_segs {mig_7series_0/memmap/memaddr }]
</mig_7series_0/memmap/memaddr> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x80000000[ 128M ]>
assign_bd_address [get_bd_addr_segs {PWM_B_R/S00_AXI/S00_AXI_reg }]
</PWM_B_R/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A10000[ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_intc_0/s_axi/Reg }]
</axi_intc_0/s_axi/Reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x41200000[ 64K ]>
assign_bd_address [get_bd_addr_segs {axi_uart16550_1/S_AXI/Reg }]
</axi_uart16550_1/S_AXI/Reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A20000[ 64K ]>
assign_bd_address [get_bd_addr_segs {PWM_F_L/S00_AXI/S00_AXI_reg }]
</PWM_F_L/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A30000[ 64K ]>
assign_bd_address [get_bd_addr_segs {PWM_B_L/S00_AXI/S00_AXI_reg }]
</PWM_B_L/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A40000[ 64K ]>
assign_bd_address [get_bd_addr_segs {PWM_F_R/S00_AXI/S00_AXI_reg }]
</PWM_F_R/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/AHB_Lite> at <0x44A50000[ 64K ]>
set_property offset 0x1FC00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x10200000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_intc_0_Reg}]
set_property offset 0x10400000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_uart16550_0_Reg}]
set_property offset 0x10500000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_uart16550_1_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_mig_7series_0_memaddr}]
set_property offset 0x10C00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_R_S00_AXI_reg}]
set_property offset 0x10F00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_R_S00_AXI_reg}]
set_property offset 0x10E00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_L_S00_AXI_reg}]
set_property offset 0x10D00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_R_S00_AXI_reg}]
set_property offset 0x10C00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_L_S00_AXI_reg}]
set_property offset 0x10E00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_L_S00_AXI_reg}]
set_property offset 0x10600000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_gpio_0_Reg}]
validate_bd_design
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1302.313 ; gain = 0.000
generate_target all [get_files  C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
INFO: [BD 41-1662] The design 'MIPSfpga_system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.v
Verilog Output written to : C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v
Wrote  : <C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPS_MicroAptiv_UP_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_mig_7series_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_axi_intc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_axi_intc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_intc_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_axi_intc_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'MIPSfpga_system_axi_intc_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_axi_intc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_xlconcat_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_xlconcat_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_xlconcat_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_xlconcat_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_F_L .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PWM_F_L_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PWM_F_L_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PWM_F_L_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PWM_F_L_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_F_R .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PWM_F_L1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PWM_F_L1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PWM_F_L1_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PWM_F_L1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_B_L .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_PWM_F_L2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_PWM_F_L2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_PWM_F_L2_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'MIPSfpga_system_PWM_F_L2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_B_R .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m07_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m07_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_pc_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_ds_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_ds_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_ds_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MIPSfpga_system_auto_ds_8'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MIPSfpga_system_auto_pc_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MIPSfpga_system_auto_pc_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MIPSfpga_system_auto_pc_7'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system.hwh
Generated Block Design Tcl file C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hw_handoff/MIPSfpga_system_bd.tcl
Generated Hardware Definition File C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1302.688 ; gain = 0.375
create_peripheral xilinx.com user Car_Dir 1.0 -dir C:/Users/chengsilin/Documents/System_Practice/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Car_Dir:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Car_Dir:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Car_Dir:1.0]
set_property  ip_repo_paths  {C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0 C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.754 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name edit_Car_Dir_v1_0 -directory C:/Users/chengsilin/Documents/System_Practice/ip_repo c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1337.719 ; gain = 7.910
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v w ]
add_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v
update_compile_order -fileset sources_1
close [ open C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v w ]
add_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v:1]
[Sun Dec 16 12:27:06 2018] Launched synth_1...
Run output will be captured here: c:/users/chengsilin/documents/system_practice/ip_repo/edit_Car_Dir_v1_0.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v:1]
[Sun Dec 16 12:29:16 2018] Launched synth_1...
Run output will be captured here: c:/users/chengsilin/documents/system_practice/ip_repo/edit_Car_Dir_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v:1]
[Sun Dec 16 12:29:52 2018] Launched synth_1...
Run output will be captured here: c:/users/chengsilin/documents/system_practice/ip_repo/edit_Car_Dir_v1_0.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::add_file hdl/Freq_Div_mod.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files hdl/Freq_Div_mod.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/Freq_Div_mod.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file hdl/Car_Driver_Int.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files hdl/Car_Driver_Int.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/Car_Driver_Int.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
remove_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Freq_Div_mod.v C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Car_Driver_Int.v}
update_compile_order -fileset sources_1
remove_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v
ipx::merge_project_changes files [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Car_Driver_Int.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Car_Driver_Int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Freq_Div_mod.v" into library work [C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Freq_Div_mod.v:1]
[Sun Dec 16 12:33:34 2018] Launched synth_1...
Run output will be captured here: c:/users/chengsilin/documents/system_practice/ip_repo/edit_Car_Dir_v1_0.runs/synth_1/runme.log
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Users\chengsilin\Documents\System_Practice\ip_repo\Car_Dir_1.0\xilinx.com_user_Car_Dir_1.0.zip} [ipx::current_core]
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/chengsilin/documents/system_practice/ip_repo/edit_Car_Dir_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/chengsilin/documents/system_practice/ip_repo/edit_Car_Dir_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Dec 16 12:36:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 16 12:36:43 2018...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.781 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0'. ''c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0' is not valid: Path is contained within another repository.'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.781 ; gain = 0.000
0
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Dir:1.0 Car_Dir_0
endgroup
set_property location {6 1751 13} [get_bd_cells Car_Dir_0]
ipx::edit_ip_in_project -upgrade true -name Car_Dir_v1_0_project -directory C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.tmp/Car_Dir_v1_0_project c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/chengsilin/documents/system_practice/mipsfpga_coe_os/mipsfpga_axi4.tmp/car_dir_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.781 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
delete_bd_objs [get_bd_cells Car_Dir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Driver_Int:1.0 Car_Driver_Int_0
endgroup
set_property location {6 1775 52} [get_bd_cells Car_Driver_Int_0]
delete_bd_objs [get_bd_cells Car_Driver_Int_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Dir:1.0 Car_Dir_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Car_Dir_v1_0_project -directory C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.tmp/Car_Dir_v1_0_project c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/chengsilin/documents/system_practice/mipsfpga_coe_os/mipsfpga_axi4.tmp/car_dir_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1368.781 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project MIPSfpga_axi4
current_project Car_Dir_v1_0_project
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Dir_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Driver_Int.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Car_Driver_Int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Freq_Div_mod.v" into library work [c:/users/chengsilin/documents/system_practice/ip_repo/car_dir_1.0/hdl/Freq_Div_mod.v:1]
[Sun Dec 16 13:27:41 2018] Launched synth_1...
Run output will be captured here: c:/users/chengsilin/documents/system_practice/mipsfpga_coe_os/mipsfpga_axi4.tmp/car_dir_v1_0_project/Car_Dir_v1_0_project.runs/synth_1/runme.log
close_project
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
delete_bd_objs [get_bd_cells Car_Dir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Dir:1.0 Car_Dir_0
endgroup
delete_bd_objs [get_bd_cells Car_Dir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Driver_Int:1.0 Car_Driver_Int_0
endgroup
startgroup
create_bd_port -dir O DIR_clk
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_clk] [get_bd_ports DIR_clk]
endgroup
startgroup
create_bd_port -dir O DIR_serial
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_serial] [get_bd_ports DIR_serial]
endgroup
startgroup
create_bd_port -dir O DIR_enable
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_enable] [get_bd_ports DIR_enable]
endgroup
startgroup
create_bd_port -dir O DIR_latch
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_latch] [get_bd_ports DIR_latch]
endgroup
save_bd_design
Wrote  : <C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 13:30:54 2018...
