-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a_e
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:59:09 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\autoopen.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-rtl-a.vhd,v 1.1 2004/04/06 11:19:46 wig Exp $
-- $Date: 2004/04/06 11:19:46 $
-- $Log: inst_a_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 11:19:46  wig
-- Adding result/autoopen
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a_e
--
architecture rtl of inst_a_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_aa_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_aa_e
			port_aa	: out	std_ulogic;
			s_ai14	: out	std_ulogic_vector(7 downto 0);
			s_ai16	: in	std_ulogic_vector(7 downto 0);
			s_ai6	: out	std_ulogic;
			s_ai8	: in	std_ulogic;
			s_aio17	: inout	std_ulogic;
			s_aio18	: inout	std_ulogic;
			s_aio19	: inout	std_ulogic;
			s_ao1	: out	std_ulogic;
			s_ao10	: out	std_ulogic_vector(7 downto 0);
			s_ao11	: out	std_ulogic_vector(7 downto 0);
			s_ao12	: in	std_ulogic_vector(7 downto 0);
			s_ao13	: in	std_ulogic_vector(7 downto 0);
			s_ao2	: out	std_ulogic;
			s_ao3	: out	std_ulogic;
			s_ao4	: in	std_ulogic;
			s_ao5	: out	std_ulogic;
			s_ao9	: out	std_ulogic_vector(7 downto 0)
		-- End of Generated Port for Entity inst_aa_e
		);
	end component;
	-- ---------

	component inst_ab_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ab_e
			s_ao10	: in	std_ulogic_vector(7 downto 0);
			s_ao2	: in	std_ulogic
		-- End of Generated Port for Entity inst_ab_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	s_aio17	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_ao10	: std_ulogic_vector(7 downto 0); 
			signal	s_ao11	: std_ulogic_vector(7 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_ao2	: std_ulogic; 
			signal	s_ao3	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			--  __I_OUT_OPEN signal	s_intname	: std_ulogic; 
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			s_aio17 <= p_mix_s_aio17_gc;  -- __I_I_BIT_PORT
			p_mix_s_ao11_go <= s_ao11;  -- __I_O_BUS_PORT
			p_mix_s_ao3_go <= s_ao3;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_aa
		inst_aa: inst_aa_e
		port map (
			-- __I_RECONN port_aa => open, -- __I_OUT_OPEN
			port_aa => s_outname,
			s_ai14 => s_ai14,
			s_ai16 => s_ai16,
			s_ai6 => s_ai6,
			s_ai8 => s_ai8,
			s_aio17 => s_aio17,
			s_aio18 => s_aio18,
			s_aio19 => s_aio19,
			s_ao1 => s_ao1,
			s_ao10 => s_ao10,
			s_ao11 => s_ao11,
			s_ao12 => s_ao12,
			s_ao13 => s_ao13,
			s_ao2 => s_ao2,
			s_ao3 => s_ao3,
			s_ao4 => s_ao4,
			s_ao5 => s_ao5,
			s_ao9 => s_ao9
		);
		-- End of Generated Instance Port Map for inst_aa

		-- Generated Instance Port Map for inst_ab
		inst_ab: inst_ab_e
		port map (
			s_ao10 => s_ao10,
			s_ao2 => s_ao2
		);
		-- End of Generated Instance Port Map for inst_ab



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
