Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Oct 25 19:33:51 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_alu_top_timing_summary_routed.rpt -pb uart_alu_top_timing_summary_routed.pb -rpx uart_alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_alu_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.060        0.000                      0                  259        0.093        0.000                      0                  259        3.950        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.060        0.000                      0                  259        0.093        0.000                      0                  259        3.950        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.305ns (35.125%)  route 2.410ns (64.875%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.291     4.170    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.341     4.511 r  uart_alu_interface_unit_comm/inst_reg_reg[13]/Q
                         net (fo=12, routed)          1.007     5.518    uart_alu_interface_unit_comm/Q[6]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.097     5.615 r  uart_alu_interface_unit_comm/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.615    alu_unit/to_tx_fifo_reg[6][1]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.092 r  alu_unit/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.661     6.754    uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_1[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.234     6.988 r  uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4/O
                         net (fo=1, routed)           0.000     6.988    uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4_n_0
    SLICE_X2Y19          MUXF7 (Prop_muxf7_I0_O)      0.156     7.144 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_i_2/O
                         net (fo=2, routed)           0.742     7.885    uart_alu_interface_unit_comm/alu_unit/alu_Result[7]
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198    13.924    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]/C
                         clock pessimism              0.213    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)       -0.156    13.946    uart_alu_interface_unit_comm/to_tx_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.000ns (28.066%)  route 2.563ns (71.934%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.393     4.566 r  uart_alu_interface_unit_comm/inst_reg_reg[11]/Q
                         net (fo=7, routed)           0.853     5.419    uart_alu_interface_unit_comm/Q[4]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.097     5.516 r  uart_alu_interface_unit_comm/to_tx_fifo[1]_i_6/O
                         net (fo=4, routed)           0.758     6.275    uart_alu_interface_unit_comm/to_tx_fifo[1]_i_6_n_0
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.103     6.378 r  uart_alu_interface_unit_comm/to_tx_fifo[1]_i_4/O
                         net (fo=1, routed)           0.183     6.561    uart_alu_interface_unit_comm/data5[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.240     6.801 r  uart_alu_interface_unit_comm/to_tx_fifo[1]_i_3/O
                         net (fo=1, routed)           0.000     6.801    uart_alu_interface_unit_comm/to_tx_fifo[1]_i_3_n_0
    SLICE_X0Y18          MUXF7 (Prop_muxf7_I1_O)      0.167     6.968 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_i_1/O
                         net (fo=2, routed)           0.768     7.736    uart_alu_interface_unit_comm/alu_unit/alu_Result[1]
    SLICE_X1Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.195    13.921    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.198    13.917    uart_alu_interface_unit_comm/to_tx_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.305ns (37.617%)  route 2.164ns (62.383%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.291     4.170    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.341     4.511 r  uart_alu_interface_unit_comm/inst_reg_reg[13]/Q
                         net (fo=12, routed)          1.007     5.518    uart_alu_interface_unit_comm/Q[6]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.097     5.615 r  uart_alu_interface_unit_comm/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.615    alu_unit/to_tx_fifo_reg[6][1]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.092 r  alu_unit/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.661     6.754    uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_1[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.234     6.988 r  uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4/O
                         net (fo=1, routed)           0.000     6.988    uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4_n_0
    SLICE_X2Y19          MUXF7 (Prop_muxf7_I0_O)      0.156     7.144 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_i_2/O
                         net (fo=2, routed)           0.496     7.639    uart_alu_interface_unit_comm/alu_unit/alu_Result[7]
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198    13.924    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/C
                         clock pessimism              0.213    14.137    
                         clock uncertainty           -0.035    14.102    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.167    13.935    uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.989ns (28.849%)  route 2.439ns (71.151%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.393     4.566 r  uart_alu_interface_unit_comm/inst_reg_reg[11]/Q
                         net (fo=7, routed)           0.853     5.419    uart_alu_interface_unit_comm/Q[4]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.097     5.516 r  uart_alu_interface_unit_comm/to_tx_fifo[1]_i_6/O
                         net (fo=4, routed)           0.844     6.361    uart_alu_interface_unit_comm/to_tx_fifo[1]_i_6_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.100     6.461 r  uart_alu_interface_unit_comm/to_tx_fifo[0]_i_4/O
                         net (fo=1, routed)           0.185     6.645    uart_alu_interface_unit_comm/data5[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.239     6.884 r  uart_alu_interface_unit_comm/to_tx_fifo[0]_i_3/O
                         net (fo=1, routed)           0.000     6.884    uart_alu_interface_unit_comm/to_tx_fifo[0]_i_3_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.160     7.044 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_i_1/O
                         net (fo=2, routed)           0.557     7.601    uart_alu_interface_unit_comm/alu_unit/alu_Result[0]
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198    13.924    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/C
                         clock pessimism              0.229    14.153    
                         clock uncertainty           -0.035    14.118    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.157    13.961    uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.357ns (40.072%)  route 2.029ns (59.928%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.393     4.566 r  uart_alu_interface_unit_comm/inst_reg_reg[9]/Q
                         net (fo=5, routed)           0.713     5.280    uart_alu_interface_unit_comm/Q[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.097     5.377 r  uart_alu_interface_unit_comm/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.377    alu_unit/S[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.854 r  alu_unit/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.675     6.529    uart_alu_interface_unit_comm/O[3]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.234     6.763 r  uart_alu_interface_unit_comm/to_tx_fifo[3]_i_2/O
                         net (fo=1, routed)           0.000     6.763    uart_alu_interface_unit_comm/to_tx_fifo[3]_i_2_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I0_O)      0.156     6.919 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_i_1/O
                         net (fo=2, routed)           0.641     7.559    uart_alu_interface_unit_comm/alu_unit/alu_Result[3]
    SLICE_X1Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.195    13.921    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.188    13.927    uart_alu_interface_unit_comm/to_tx_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.927ns (27.010%)  route 2.505ns (72.990%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.295     4.174    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.341     4.515 r  uart_alu_interface_unit_comm/inst_reg_reg[17]/Q
                         net (fo=18, routed)          1.050     5.565    uart_alu_interface_unit_comm/op_b[1]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.097     5.662 r  uart_alu_interface_unit_comm/to_tx_fifo[6]_i_8/O
                         net (fo=1, routed)           0.445     6.107    uart_alu_interface_unit_comm/to_tx_fifo[6]_i_8_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.097     6.204 r  uart_alu_interface_unit_comm/to_tx_fifo[6]_i_6/O
                         net (fo=1, routed)           0.000     6.204    uart_alu_interface_unit_comm/to_tx_fifo[6]_i_6_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I0_O)      0.163     6.367 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_i_2/O
                         net (fo=1, routed)           0.396     6.763    uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.229     6.992 r  uart_alu_interface_unit_comm/to_tx_fifo[6]_i_1/O
                         net (fo=2, routed)           0.614     7.606    uart_alu_interface_unit_comm/alu_unit/alu_Result[6]
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198    13.924    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]/C
                         clock pessimism              0.229    14.153    
                         clock uncertainty           -0.035    14.118    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)       -0.030    14.088    uart_alu_interface_unit_comm/to_tx_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.989ns (30.998%)  route 2.202ns (69.002%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.393     4.566 r  uart_alu_interface_unit_comm/inst_reg_reg[11]/Q
                         net (fo=7, routed)           0.853     5.419    uart_alu_interface_unit_comm/Q[4]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.097     5.516 r  uart_alu_interface_unit_comm/to_tx_fifo[1]_i_6/O
                         net (fo=4, routed)           0.844     6.361    uart_alu_interface_unit_comm/to_tx_fifo[1]_i_6_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.100     6.461 r  uart_alu_interface_unit_comm/to_tx_fifo[0]_i_4/O
                         net (fo=1, routed)           0.185     6.645    uart_alu_interface_unit_comm/data5[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.239     6.884 r  uart_alu_interface_unit_comm/to_tx_fifo[0]_i_3/O
                         net (fo=1, routed)           0.000     6.884    uart_alu_interface_unit_comm/to_tx_fifo[0]_i_3_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.160     7.044 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_i_1/O
                         net (fo=2, routed)           0.319     7.364    uart_alu_interface_unit_comm/alu_unit/alu_Result[0]
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198    13.924    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]/C
                         clock pessimism              0.229    14.153    
                         clock uncertainty           -0.035    14.118    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)       -0.185    13.933    uart_alu_interface_unit_comm/to_tx_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.927ns (28.027%)  route 2.380ns (71.973%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.295     4.174    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.341     4.515 r  uart_alu_interface_unit_comm/inst_reg_reg[17]/Q
                         net (fo=18, routed)          1.050     5.565    uart_alu_interface_unit_comm/op_b[1]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.097     5.662 r  uart_alu_interface_unit_comm/to_tx_fifo[6]_i_8/O
                         net (fo=1, routed)           0.445     6.107    uart_alu_interface_unit_comm/to_tx_fifo[6]_i_8_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.097     6.204 r  uart_alu_interface_unit_comm/to_tx_fifo[6]_i_6/O
                         net (fo=1, routed)           0.000     6.204    uart_alu_interface_unit_comm/to_tx_fifo[6]_i_6_n_0
    SLICE_X3Y18          MUXF7 (Prop_muxf7_I0_O)      0.163     6.367 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_i_2/O
                         net (fo=1, routed)           0.396     6.763    uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.229     6.992 r  uart_alu_interface_unit_comm/to_tx_fifo[6]_i_1/O
                         net (fo=2, routed)           0.490     7.482    uart_alu_interface_unit_comm/alu_unit/alu_Result[6]
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198    13.924    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/C
                         clock pessimism              0.229    14.153    
                         clock uncertainty           -0.035    14.118    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)       -0.026    14.092    uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.448ns (46.358%)  route 1.676ns (53.642%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.393     4.566 r  uart_alu_interface_unit_comm/inst_reg_reg[9]/Q
                         net (fo=5, routed)           0.713     5.280    uart_alu_interface_unit_comm/Q[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.097     5.377 r  uart_alu_interface_unit_comm/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.377    alu_unit/S[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.789 r  alu_unit/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.789    alu_unit/_inferred__0/i__carry_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.948 r  alu_unit/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.712     6.659    uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_1[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.224     6.883 r  uart_alu_interface_unit_comm/to_tx_fifo[4]_i_2/O
                         net (fo=1, routed)           0.000     6.883    uart_alu_interface_unit_comm/to_tx_fifo[4]_i_2_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I0_O)      0.163     7.046 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_i_1/O
                         net (fo=2, routed)           0.250     7.297    uart_alu_interface_unit_comm/alu_unit/alu_Result[4]
    SLICE_X4Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.194    13.920    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]/C
                         clock pessimism              0.213    14.133    
                         clock uncertainty           -0.035    14.098    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)       -0.171    13.927    uart_alu_interface_unit_comm/to_tx_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit_comm/inst_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.448ns (46.634%)  route 1.657ns (53.366%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  uart_alu_interface_unit_comm/inst_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.393     4.566 r  uart_alu_interface_unit_comm/inst_reg_reg[9]/Q
                         net (fo=5, routed)           0.713     5.280    uart_alu_interface_unit_comm/Q[2]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.097     5.377 r  uart_alu_interface_unit_comm/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.377    alu_unit/S[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.789 r  alu_unit/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.789    alu_unit/_inferred__0/i__carry_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.948 r  alu_unit/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.712     6.659    uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_1[0]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.224     6.883 r  uart_alu_interface_unit_comm/to_tx_fifo[4]_i_2/O
                         net (fo=1, routed)           0.000     6.883    uart_alu_interface_unit_comm/to_tx_fifo[4]_i_2_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I0_O)      0.163     7.046 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_i_1/O
                         net (fo=2, routed)           0.232     7.278    uart_alu_interface_unit_comm/alu_unit/alu_Result[4]
    SLICE_X0Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.195    13.921    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)       -0.166    13.949    uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.588     1.471    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  uart_unit/uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.068     1.667    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/DIC0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.574    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.588     1.471    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart_unit/uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.729    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/DIB1
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.608    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.280     1.916    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X6Y16          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.857     1.984    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X6Y16          RAMS32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.795    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y19    uart_alu_interface_unit_comm/cont_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y19    uart_alu_interface_unit_comm/cont_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y19    uart_alu_interface_unit_comm/cont_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y19    uart_alu_interface_unit_comm/counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y18    uart_alu_interface_unit_comm/counter_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y19    uart_alu_interface_unit_comm/counter_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y17    uart_alu_interface_unit_comm/inst_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    uart_alu_interface_unit_comm/inst_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y17    uart_alu_interface_unit_comm/inst_reg_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y16    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 3.481ns (55.383%)  route 2.804ns (44.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.300     4.179    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.341     4.520 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           2.804     7.325    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140    10.465 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.465    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.341ns  (logic 3.493ns (65.397%)  route 1.848ns (34.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.291     4.171    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.341     4.512 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.848     6.360    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.152     9.512 r  COMM_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.512    COMM_result[1]
    E19                                                               r  COMM_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.093ns  (logic 3.560ns (69.897%)  route 1.533ns (30.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.299     4.178    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.313     4.491 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.533     6.024    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.247     9.271 r  COMM_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.271    COMM_result[6]
    U14                                                               r  COMM_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 3.478ns (69.891%)  route 1.498ns (30.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.299     4.178    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.341     4.519 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.498     6.017    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         3.137     9.154 r  COMM_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.154    COMM_result[5]
    U15                                                               r  COMM_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 3.468ns (69.872%)  route 1.495ns (30.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.299     4.178    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.341     4.519 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.495     6.015    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.127     9.142 r  COMM_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.142    COMM_result[0]
    U16                                                               r  COMM_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.863ns  (logic 3.464ns (71.226%)  route 1.399ns (28.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.299     4.178    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.341     4.519 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.399     5.918    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.123     9.042 r  COMM_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.042    COMM_result[7]
    V14                                                               r  COMM_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 3.464ns (72.574%)  route 1.309ns (27.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.341     4.514 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.309     5.823    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         3.123     8.947 r  COMM_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.947    COMM_result[2]
    U19                                                               r  COMM_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 3.472ns (72.852%)  route 1.294ns (27.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.294     4.173    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.341     4.514 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.294     5.808    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         3.131     8.939 r  COMM_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.939    COMM_result[4]
    W18                                                               r  COMM_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 3.472ns (74.463%)  route 1.191ns (25.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.293     4.172    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.341     4.513 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.191     5.704    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         3.131     8.835 r  COMM_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.835    COMM_result[3]
    V19                                                               r  COMM_result[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 1.351ns (81.443%)  route 0.308ns (18.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.588     1.471    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.308     1.920    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.130 r  COMM_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.130    COMM_result[3]
    V19                                                               r  COMM_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.351ns (78.688%)  route 0.366ns (21.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.366     1.979    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.189 r  COMM_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.189    COMM_result[4]
    W18                                                               r  COMM_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.343ns (78.029%)  route 0.378ns (21.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.378     1.991    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.193 r  COMM_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.193    COMM_result[2]
    U19                                                               r  COMM_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.343ns (75.431%)  route 0.437ns (24.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.437     2.053    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.254 r  COMM_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.254    COMM_result[7]
    V14                                                               r  COMM_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.347ns (73.829%)  route 0.477ns (26.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.477     2.093    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.298 r  COMM_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.298    COMM_result[0]
    U16                                                               r  COMM_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.357ns (74.217%)  route 0.471ns (25.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.471     2.086    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.302 r  COMM_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.302    COMM_result[5]
    U15                                                               r  COMM_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.389ns (73.146%)  route 0.510ns (26.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.510     2.112    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.261     3.373 r  COMM_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.373    COMM_result[6]
    U14                                                               r  COMM_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COMM_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.372ns (66.296%)  route 0.697ns (33.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.587     1.470    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart_alu_interface_unit_comm/to_tx_fifo_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.697     2.308    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.539 r  COMM_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.539    COMM_result[1]
    E19                                                               r  COMM_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.360ns (54.256%)  route 1.146ns (45.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.475    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.146     2.763    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.981 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.981    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 1.652ns (30.130%)  route 3.832ns (69.870%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.329     4.633    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.101     4.734 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.503     5.237    uart_unit/baud_rate_gen/FSM_sequential_state_reg_reg[0]_2
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.247     5.484 r  uart_unit/baud_rate_gen/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.484    uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y11          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 1.401ns (28.896%)  route 3.448ns (71.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.448     4.752    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.097     4.849 r  uart_unit/uart_rx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.849    uart_unit/uart_rx_unit/s_reg[2]_i_1_n_0
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.401ns (28.943%)  route 3.440ns (71.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.220     4.524    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.097     4.621 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.220     4.842    uart_unit/uart_rx_unit/s_next
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.401ns (28.943%)  route 3.440ns (71.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.220     4.524    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.097     4.621 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.220     4.842    uart_unit/uart_rx_unit/s_next
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.401ns (28.943%)  route 3.440ns (71.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.220     4.524    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.097     4.621 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.220     4.842    uart_unit/uart_rx_unit/s_next
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.401ns (28.943%)  route 3.440ns (71.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.220     4.524    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.097     4.621 r  uart_unit/uart_rx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.220     4.842    uart_unit/uart_rx_unit/s_next
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 1.405ns (29.680%)  route 3.330ns (70.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.330     4.634    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.101     4.735 r  uart_unit/uart_rx_unit/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.735    uart_unit/uart_rx_unit/s_reg[1]_i_1_n_0
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.401ns (29.621%)  route 3.330ns (70.379%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.330     4.634    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y12          LUT4 (Prop_lut4_I3_O)        0.097     4.731 r  uart_unit/uart_rx_unit/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.731    uart_unit/uart_rx_unit/s_reg[0]_i_1_n_0
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.730ns  (logic 1.401ns (29.627%)  route 3.329ns (70.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           3.329     4.633    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.097     4.730 r  uart_unit/uart_rx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     4.730    uart_unit/uart_rx_unit/s_reg[3]_i_2_n_0
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.198     3.924    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 1.304ns (32.159%)  route 2.752ns (67.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           2.752     4.056    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X7Y16          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.195     3.921    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.210ns (36.745%)  route 0.361ns (63.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.361     0.570    uart_alu_interface_unit_comm/AR[0]
    SLICE_X1Y13          FDCE                                         f  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.210ns (36.745%)  route 0.361ns (63.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.361     0.570    uart_alu_interface_unit_comm/AR[0]
    SLICE_X1Y13          FDCE                                         f  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    uart_alu_interface_unit_comm/i_clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y12          FDCE                                         f  uart_unit/uart_tx_unit/b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y12          FDCE                                         f  uart_unit/uart_tx_unit/b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y12          FDCE                                         f  uart_unit/uart_tx_unit/b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y12          FDCE                                         f  uart_unit/uart_tx_unit/b_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y12          FDCE                                         f  uart_unit/uart_tx_unit/b_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y12          FDCE                                         f  uart_unit/uart_tx_unit/b_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X3Y12          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.443%)  route 0.399ns (65.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_reset_IBUF_inst/O
                         net (fo=102, routed)         0.399     0.608    uart_unit/uart_tx_unit/AR[0]
    SLICE_X3Y12          FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[1]/C





