.include "macro.inc"

.set noat
.set noreorder

.section .text, "ax"

/* Generated by spimdisasm 1.16.1.dev0 */

glabel PATCH_OBJ_C8
/* D3FC 8001CBFC 01A0083C */  lui        $t0, %hi(D_A000DF80)
/* D400 8001CC00 80DF0825 */  addiu      $t0, $t0, %lo(D_A000DF80)
/* D404 8001CC04 09F80001 */  jalr       $t0
/* D408 8001CC08 00000000 */   nop
/* D40C 8001CC0C 00000000 */  nop
.size PATCH_OBJ_C8, . - PATCH_OBJ_C8

glabel _patch_card
/* D410 8001CC10 0780013C */  lui        $at, %hi(D_800720E8)
/* D414 8001CC14 E8203FAC */  sw         $ra, %lo(D_800720E8)($at)
/* D418 8001CC18 9B61000C */  jal        EnterCriticalSection
/* D41C 8001CC1C 00000000 */   nop
/* D420 8001CC20 56000924 */  addiu      $t1, $zero, 0x56
/* D424 8001CC24 B0000A24 */  addiu      $t2, $zero, 0xB0
/* D428 8001CC28 09F84001 */  jalr       $t2
/* D42C 8001CC2C 00000000 */   nop
/* D430 8001CC30 1800428C */  lw         $v0, 0x18($v0)
/* D434 8001CC34 00000000 */  nop
/* D438 8001CC38 7000438C */  lw         $v1, 0x70($v0)
/* D43C 8001CC3C 00000000 */  nop
/* D440 8001CC40 FFFF6930 */  andi       $t1, $v1, 0xFFFF
/* D444 8001CC44 004C0900 */  sll        $t1, $t1, 16
/* D448 8001CC48 7400438C */  lw         $v1, 0x74($v0)
/* D44C 8001CC4C 00000000 */  nop
/* D450 8001CC50 FFFF6A30 */  andi       $t2, $v1, 0xFFFF
/* D454 8001CC54 21182A01 */  addu       $v1, $t1, $t2
/* D458 8001CC58 28006224 */  addiu      $v0, $v1, 0x28
/* D45C 8001CC5C 02800A3C */  lui        $t2, %hi(func_8001CBE8)
/* D460 8001CC60 E8CB4A25 */  addiu      $t2, $t2, %lo(func_8001CBE8)
/* D464 8001CC64 0280093C */  lui        $t1, %hi(PATCH_OBJ_C8)
/* D468 8001CC68 FCCB2925 */  addiu      $t1, $t1, %lo(PATCH_OBJ_C8)
.L8001CC6C:
/* D46C 8001CC6C 0000438D */  lw         $v1, 0x0($t2)
/* D470 8001CC70 00000000 */  nop
/* D474 8001CC74 000043AC */  sw         $v1, 0x0($v0)
/* D478 8001CC78 04004A25 */  addiu      $t2, $t2, 0x4
/* D47C 8001CC7C FBFF4915 */  bne        $t2, $t1, .L8001CC6C
/* D480 8001CC80 04004224 */   addiu     $v0, $v0, 0x4
/* D484 8001CC84 0100013C */  lui        $at, (0x10000 >> 16)
/* D488 8001CC88 0971000C */  jal        FlushCache
/* D48C 8001CC8C FCDF22AC */   sw        $v0, -0x2004($at)
/* D490 8001CC90 07801F3C */  lui        $ra, %hi(D_800720E8)
/* D494 8001CC94 E820FF8F */  lw         $ra, %lo(D_800720E8)($ra)
/* D498 8001CC98 00000000 */  nop
/* D49C 8001CC9C 0800E003 */  jr         $ra
/* D4A0 8001CCA0 00000000 */   nop
.size _patch_card, . - _patch_card

glabel _patch_card2
/* D4A4 8001CCA4 0780013C */  lui        $at, %hi(D_800720E8)
/* D4A8 8001CCA8 E8203FAC */  sw         $ra, %lo(D_800720E8)($at)
/* D4AC 8001CCAC 9B61000C */  jal        EnterCriticalSection
/* D4B0 8001CCB0 00000000 */   nop
/* D4B4 8001CCB4 57000924 */  addiu      $t1, $zero, 0x57
/* D4B8 8001CCB8 B0000A24 */  addiu      $t2, $zero, 0xB0
/* D4BC 8001CCBC 09F84001 */  jalr       $t2
/* D4C0 8001CCC0 00000000 */   nop
/* D4C4 8001CCC4 6C01428C */  lw         $v0, 0x16C($v0)
/* D4C8 8001CCC8 00000000 */  nop
/* D4CC 8001CCCC C809438C */  lw         $v1, 0x9C8($v0)
/* D4D0 8001CCD0 02800A3C */  lui        $t2, %hi(PATCH_OBJ_C8)
/* D4D4 8001CCD4 FCCB4A25 */  addiu      $t2, $t2, %lo(PATCH_OBJ_C8)
/* D4D8 8001CCD8 0280093C */  lui        $t1, %hi(_patch_card)
/* D4DC 8001CCDC 10CC2925 */  addiu      $t1, $t1, %lo(_patch_card)
.L8001CCE0:
/* D4E0 8001CCE0 0000488D */  lw         $t0, 0x0($t2)
/* D4E4 8001CCE4 00000000 */  nop
/* D4E8 8001CCE8 C80948AC */  sw         $t0, 0x9C8($v0)
/* D4EC 8001CCEC 04004A25 */  addiu      $t2, $t2, 0x4
/* D4F0 8001CCF0 FBFF4915 */  bne        $t2, $t1, .L8001CCE0
/* D4F4 8001CCF4 04004224 */   addiu     $v0, $v0, 0x4
/* D4F8 8001CCF8 0971000C */  jal        FlushCache
/* D4FC 8001CCFC 00000000 */   nop
/* D500 8001CD00 07801F3C */  lui        $ra, %hi(D_800720E8)
/* D504 8001CD04 E820FF8F */  lw         $ra, %lo(D_800720E8)($ra)
/* D508 8001CD08 00000000 */  nop
/* D50C 8001CD0C 0800E003 */  jr         $ra
/* D510 8001CD10 00000000 */   nop
.size _patch_card2, . - _patch_card2

glabel _copy_memcard_patch
/* D514 8001CD14 80DF0234 */  ori        $v0, $zero, 0xDF80
/* D518 8001CD18 02800A3C */  lui        $t2, %hi(PATCH_OBJ_44)
/* D51C 8001CD1C 78CB4A25 */  addiu      $t2, $t2, %lo(PATCH_OBJ_44)
/* D520 8001CD20 0280093C */  lui        $t1, %hi(func_8001CBE8)
/* D524 8001CD24 E8CB2925 */  addiu      $t1, $t1, %lo(func_8001CBE8)
.L8001CD28:
/* D528 8001CD28 0000438D */  lw         $v1, 0x0($t2)
/* D52C 8001CD2C 00000000 */  nop
/* D530 8001CD30 000043AC */  sw         $v1, 0x0($v0)
/* D534 8001CD34 04004A25 */  addiu      $t2, $t2, 0x4
/* D538 8001CD38 FBFF4915 */  bne        $t2, $t1, .L8001CD28
/* D53C 8001CD3C 04004224 */   addiu     $v0, $v0, 0x4
/* D540 8001CD40 0800E003 */  jr         $ra
/* D544 8001CD44 00000000 */   nop
/* D548 8001CD48 00000000 */  nop
/* D54C 8001CD4C 00000000 */  nop
/* D550 8001CD50 00000000 */  nop
.size _copy_memcard_patch, . - _copy_memcard_patch
