INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
