$comment
	File created using the following command:
		vcd file 32bit_adder.msim.vcd -direction
$end
$date
	Tue Nov 29 12:53:34 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FA_1_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 . ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 / ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 0 sum~output_o $end
$var wire 1 1 cout~output_o $end
$var wire 1 2 cin~input_o $end
$var wire 1 3 b~input_o $end
$var wire 1 4 a~input_o $end
$var wire 1 5 ha2|g2|y~0_combout $end
$var wire 1 6 o1|y~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
z-
z.
z/
00
01
02
03
04
05
06
$end
#160000
1#
12
15
10
1%
#320000
1"
0#
02
13
#480000
1#
12
16
05
00
11
1$
0%
#640000
1!
0"
0#
02
03
14
06
15
10
01
0$
1%
#800000
1"
13
16
05
00
11
1$
0%
#900000
1#
12
15
10
1%
#1000000
