// Seed: 3637841688
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  for (id_3 = id_1; 1; id_3 = 1) begin : id_4
    integer id_5 = id_3++;
  end
  wire id_6;
  assign id_3 = 1;
  wire id_7;
endmodule
module module_1 (
    output logic   id_0,
    input  logic   id_1,
    input  supply1 id_2
);
  always @(*) begin
    id_0 = id_1;
    id_0 <= 1;
  end
  tri id_4 = id_2;
  initial begin
    force id_0 = 1'b0;
  end
  module_0(
      id_2, id_2
  );
  wire id_5;
  wire id_6;
endmodule
