- ğŸ‘‹ Hi, Iâ€™m Adarsha A
- ğŸ‘€ Iâ€™m interested in FPGA RTL designing
- ğŸŒ± Iâ€™m currently learning Verilog code and system verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI field
- ğŸ“« How to reach me @adarshaa300@gmail.com

<!---
adarshaa300/adarshaa300 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
