<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006652A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006652</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17727856</doc-number><date>20220425</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>TW</country><doc-number>110124679</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>H</subclass><main-group>11</main-group><subgroup>28</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>H</subclass><main-group>11</main-group><subgroup>24</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>K</subclass><main-group>19</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>H</subclass><main-group>11</main-group><subgroup>28</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>H</subclass><main-group>11</main-group><subgroup>245</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>03</class><subclass>K</subclass><main-group>19</main-group><subgroup>0005</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">Transmission-end impedance matching circuit</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>REALTEK SEMICONDUCTOR CORPORATION</orgname><address><city>Hsinchu</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>TSAI</last-name><first-name>CHIEN-HUI</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>CHU</last-name><first-name>HUNG-CHEN</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CHEN</last-name><first-name>YUNG-TAI</first-name><address><city>Hsinchu</city><country>TW</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A transmission-end impedance matching circuit operates according to a signal of an overvoltage signal source and includes a first level shifter, a voltage generating circuit, and an impedance matching circuit. The first level shifter generates a first conversion voltage according to a source signal and operates between a first high voltage and a ground voltage. The voltage generating circuit generates a second high voltage according to the first conversion voltage, the first high voltage, and a medium voltage. The impedance matching circuit includes a second level shifter, a transistor, and two resistors. The second level shifter generates a gate voltage according to the second high voltage, a low voltage, and an input signal. The transistor is turned on/off according to the gate voltage and has a withstand voltage lower than the first high voltage. Each of the two resistors is coupled between the transistor and a differential signal transmission end.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="67.31mm" wi="117.94mm" file="US20230006652A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="85.34mm" wi="45.64mm" file="US20230006652A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="91.36mm" wi="142.58mm" file="US20230006652A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="165.18mm" wi="71.04mm" file="US20230006652A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="86.78mm" wi="119.97mm" file="US20230006652A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="90.17mm" wi="76.28mm" file="US20230006652A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">BACKGROUND OF THE INVENTION</heading><heading id="h-0002" level="1">1. Field of the Invention</heading><p id="p-0002" num="0001">The present disclosure relates to an impedance matching circuit, especially to an impedance matching circuit capable of operating according to a signal of an overvoltage signal source.</p><heading id="h-0003" level="1">2. Description of Related Art</heading><p id="p-0003" num="0002">A general wideband network system has to pass the InterOperability Laboratory Specification (IOL Spec) to prove its compatibility, and the transmission end of this system has to fulfill the requirements of impedance matching. The impedance matching is usually realized with an impedance matching circuit. The impedance matching circuit is usually implemented with an I/O device of a CMOS process. <figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a conventional impedance matching circuit <b>100</b> including an NMOS transistor <b>110</b>, a first resistor <b>120</b>, and a second resistor <b>130</b>, wherein the NMOS transistor <b>110</b> is turned on or turned off according to a toggle signal, the first resistor <b>120</b> is coupled between a first signal output terminal OUTP and the NMOS transistor <b>110</b>, and the second resistor <b>130</b> is coupled between a second signal output terminal OUTN and the NMOS transistor <b>110</b>.</p><p id="p-0004" num="0003">In regard to the above description, although an I/O device has a higher withstand voltage in comparison with a core device, the withstand voltage of the I/O device may only be 1.8V if the I/O device is manufactured with some advanced process (e.g., a FinFET process). The I/O device of a low withstand voltage can't operate according to a toggle signal of a wide voltage range. For example, if the impedance matching circuit <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref> is manufactured with an advanced process, the NMOS transistor <b>110</b> can only operate according to a toggle signal of a narrow voltage range (e.g., 0&#x2dc;1.8V) instead of a wide voltage range (e.g., 0&#x2dc;3.3V) because the toggle signal of a high voltage may damage the NMOS transistor <b>110</b>.</p><heading id="h-0004" level="1">SUMMARY OF THE INVENTION</heading><p id="p-0005" num="0004">An object of the present disclosure is to provide a transmission-end impedance matching circuit as an improvement over the prior art.</p><p id="p-0006" num="0005">The transmission-end impedance matching circuit of the present disclosure includes: a first level shifter, a voltage generating circuit, and an impedance matching circuit. The first level shifter is configured to generate a first conversion voltage according to a source signal and operate in a first voltage range, wherein the first voltage range is between a first high voltage and a ground voltage, and the first high voltage is higher than a medium voltage. The voltage generating circuit is configured to generate a second high voltage according to the first conversion voltage, the first high voltage, and the medium voltage, wherein the second high voltage is lower than the first high voltage. The impedance matching circuit includes N matching circuit(s), wherein the N is a positive integer. Each of the N matching circuit(s) includes a second level shifter, a transistor, a first resistor, and a second resistor. The second level shifter is coupled to the voltage generating circuit and configured to generate a gate voltage according to an input signal and operate in a second voltage range, wherein the second voltage range is between the second high voltage and a low voltage, the low voltage is greater than zero and lower than the second high voltage, and the gate voltage falls within the second voltage range. The transistor includes a gate, a first transistor terminal, a second transistor terminal, and a base, wherein the gate is configured to receive the gate voltage, the base is configured to receive a base voltage, the transistor is turned on or turned off according to the gate voltage, and a withstand voltage of the transistor is lower than the first high voltage. The first resistor is coupled between the first transistor terminal and a first transmission end of a differential signal. The second resistor is coupled between the second transistor terminal and a second transmission end of the differential signal.</p><p id="p-0007" num="0006">These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiments that are illustrated in the various figures and drawings.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a conventional impedance matching circuit.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows an embodiment of the transmission-end impedance matching circuit of the present disclosure.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>3</b></figref> shows an embodiment of the voltage generating circuit of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>4</b></figref> shows an embodiment of the N matching circuits included in the impedance matching circuit of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>5</b></figref> shows an embodiment of each matching circuit of <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading><p id="p-0013" num="0012">The present specification discloses a transmission-end impedance matching circuit capable of operating according to a signal (e.g., the gate voltage V<sub>G </sub>mentioned in the later paragraph) of an overvoltage signal source. The transmission-end impedance matching circuit can be applied to a wired network transmitter and be in the form an integrated circuit, but the application and the form of the transmission-end impedance matching circuit are not limited thereto.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows an embodiment of the transmission-end impedance matching circuit of the present disclosure. The transmission-end impedance matching circuit <b>200</b> of <figref idref="DRAWINGS">FIG. <b>2</b></figref> includes a first level shifter <b>210</b>, a voltage generating circuit <b>220</b>, and an impedance matching circuit <b>230</b>. These circuits are described in detail in the following paragraphs.</p><p id="p-0015" num="0014">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the first level shifter <b>210</b> is configured to generate a first conversion voltage V<sub>C </sub>according to a source signal V<sub>REG/RESET </sub>and operate in a first voltage range. The first voltage range is between a first high voltage VDDH<b>2</b> (e.g., 3.3V) and a ground voltage GND (0V), and the first high voltage VDDH<b>2</b> is higher than a medium voltage VDDH<b>1</b>. An example of the source signal V<sub>REG/RESET </sub>is an output signal from a general level shifter (not shown); more specifically, the general level shifter converts an output of a circuit in a core power domain into the output signal. In an exemplary implementation, when the source signal V<sub>REG/RESET </sub>is at a low voltage level (e.g., 0V), the first conversion voltage V<sub>C </sub>is the medium voltage VDDH<b>1</b>; and when the source signal V<sub>REG/RESET </sub>is at a high voltage level (e.g., 1.8V), the first conversion signal V<sub>C </sub>is the first high voltage VDDH<b>2</b>. The first level shifter <b>210</b> can be a known/self-developed circuit which falls beyond the scope of the present disclosure.</p><p id="p-0016" num="0015">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the voltage generating circuit <b>220</b> is configured to generate a second high voltage VDD<b>3</b> (e.g., 3V) and a base voltage VDD<b>3</b>_<i>b </i>according to the first conversion voltage V<sub>C</sub>, the first high voltage VDDH<b>2</b>, and the medium voltage VDDH<b>1</b>, wherein the second high voltage VDD<b>3</b> is lower than the first high voltage VDDH<b>2</b>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> shows an embodiment of the voltage generating circuit <b>220</b> including a first voltage generating circuit <b>310</b>, a first voltage-regulation capacitor <b>320</b>, a first clamp switch <b>330</b>, a second voltage generating circuit <b>340</b>, a second voltage-regulation capacitor <b>350</b>, and a second clamp switch <b>360</b>. The circuits of <figref idref="DRAWINGS">FIG. <b>3</b></figref> are described below.</p><p id="p-0017" num="0016">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first voltage generating circuit <b>310</b> is configured to generate the second high voltage VDD<b>3</b> and includes a first operation switch <b>312</b> and a first voltage-division circuit <b>314</b>. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first operation switch <b>312</b> is a PMOS transistor and the first voltage-division circuit <b>314</b> includes two resistors (R<b>3</b>, R<b>4</b>), but the implementation of the first voltage generating circuit <b>310</b> is not limited thereto. The first operation switch <b>312</b> is coupled between a first high voltage terminal and the first voltage-division circuit <b>314</b> and is configured to be turned on or turned off according to the first conversion voltage V<sub>C</sub>, wherein the voltage at the first high voltage terminal is the first high voltage VDDH<b>2</b>. The first voltage-division circuit <b>314</b> is coupled between the first operation switch <b>312</b> and a medium voltage terminal, wherein the voltage at the medium voltage terminal is the medium voltage VDDH<b>1</b>. When the first operation switch <b>312</b> is turned on, the first voltage-division circuit <b>314</b> generates the second high voltage VDD<b>3</b> according to the first high voltage VDDH<b>2</b> and the medium voltage VDDH<b>1</b>, and outputs the second high voltage VDD<b>3</b> via a first voltage-division output terminal (i.e., the node between the two resistors (R<b>3</b>, R<b>4</b>)).</p><p id="p-0018" num="0017">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first voltage-regulation capacitor <b>320</b> is coupled between the first voltage-division output terminal and the medium voltage terminal. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first voltage-regulation capacitor <b>320</b> is a MOS capacitor, but the implementation of the first voltage-regulation capacitor <b>320</b> is not limited thereto. The first clamp switch <b>330</b> (e.g., a deep N-well transistor) is coupled between the first voltage-division output terminal and the medium voltage terminal; in a first mode, the first clamp switch <b>330</b> is turned off according to the first conversion voltage V<sub>C</sub>; and in a second mode, the first clamp switch <b>330</b> is turned on according to the first conversion voltage V<sub>C </sub>and then pulls the voltage at the first voltage-division output terminal (i.e., the voltage at the node between the two resistors (R<b>3</b>, R<b>4</b>)) to the medium voltage VDDH<b>1</b>. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first clamp switch <b>330</b> is a NMOS transistor, the first operation switch <b>312</b> is a PMOS transistor, and the two transistors won't be fully turned on concurrently. It should be noted that the base of the first clamp switch <b>330</b> can be coupled to the medium voltage terminal as illustrated with the dotted line in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, but the implementation of the first clamp switch <b>330</b> is not limited thereto. It should also be noted that the first voltage-regulation capacitor <b>320</b> and the first clamp switch <b>330</b> can be omitted according to the demand for implementation.</p><p id="p-0019" num="0018">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the second voltage generating circuit <b>340</b> is configured to generate the base voltage VDD<b>3</b>_<i>b </i>and includes a second operation switch <b>342</b> and a second voltage-division circuit <b>344</b>. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the second operation switch <b>342</b> is a PMOS transistor and the second voltage-division circuit <b>344</b> includes two resistors (R<b>5</b>, R<b>6</b>), but the implementation of the second voltage generating circuit <b>340</b> is not limited thereto. The second operation switch <b>342</b> is coupled between the first high voltage terminal and the second voltage-division circuit <b>344</b>, and is configured to be turned on or turned off according to the first conversion voltage V<sub>C</sub>. The second voltage-division circuit <b>344</b> is coupled between the second operation switch <b>342</b> and the medium voltage terminal. When the second operation switch <b>342</b> is turned on, the second voltage-division circuit <b>344</b> generates the base voltage VDD<b>3</b>_<i>b </i>according to the first high voltage VDDH<b>2</b> and the medium voltage VDDH<b>1</b>, and outputs the base voltage VDD<b>3</b>_<i>b </i>via a second voltage-division output terminal (i.e., the node between the two resistors (R<b>5</b>, R<b>6</b>)). In an exemplary implementation, the base voltage VDD<b>3</b>_<i>b </i>is equal to the second high voltage VDD<b>3</b>, but the present invention is not limited thereto.</p><p id="p-0020" num="0019">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the second voltage-regulation capacitor <b>350</b> is coupled between the second voltage-division output terminal and the medium voltage terminal. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the second voltage-regulation capacitor <b>350</b> is a MOS capacitor, but the implementation of the second voltage-regulation capacitor <b>350</b> is not limited thereto. The second clamp switch <b>360</b> (e.g., a deep N-well transistor) is coupled between the second voltage-division output terminal and the medium voltage terminal; in a first mode, the second clamp switch <b>360</b> is turned off according to the first conversion voltage V<sub>C</sub>; and in a second mode, the second clamp switch <b>360</b> is turned on according to the first conversion voltage V<sub>C </sub>and then pulls the voltage at the second voltage-division output terminal to the medium voltage VDDH<b>1</b>. In <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the second clamp switch <b>360</b> is a NMOS transistor, the second operation switch <b>342</b> is a PMOS transistor, and the two transistors won't be fully turned on concurrently. It should be noted that the base of the second clamp switch <b>360</b> can be coupled to the medium voltage terminal as illustrated with the dotted line in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, but the implementation of the second clamp switch <b>360</b> is not limited thereto. It should also be noted that the second voltage generating circuit <b>340</b>, the second voltage-regulation capacitor <b>350</b>, and the second clamp switch <b>360</b> can be omitted according to the demand for implementation. If the second voltage generating circuit <b>340</b>, the second voltage-regulation capacitor <b>350</b>, and the second clamp switch <b>360</b> are omitted, the base voltage VDD<b>3</b>_<i>b </i>is supplied by another circuit (e.g., a constant voltage source).</p><p id="p-0021" num="0020">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the impedance matching circuit <b>230</b> includes N matching circuit(s), wherein the N is a positive integer. <figref idref="DRAWINGS">FIG. <b>4</b></figref> shows an embodiment of the N matching circuit(s). In <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the number of matching circuits <b>410</b> is greater than one, and the N matching circuits <b>410</b> are coupled in parallel for operation. <figref idref="DRAWINGS">FIG. <b>5</b></figref> shows an embodiment of each matching circuit <b>410</b> including a second level shifter <b>510</b>, a transistor <b>520</b>, a first resistor <b>530</b>, and a second resistor <b>540</b>. The circuits of <figref idref="DRAWINGS">FIG. <b>5</b></figref> are described below.</p><p id="p-0022" num="0021">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the second level shifter <b>510</b> is coupled to the voltage generating circuit <b>220</b> to receive the second high voltage VDD<b>3</b> and the base voltage VDD<b>3</b>_<i>b</i>, and the second level shifter <b>510</b> is configured to generate a gate voltage V<sub>G </sub>according to an input signal IN and operate in a second voltage range. The second voltage range is between the second high voltage VDD<b>3</b> and a low voltage VDDL (e.g., 0.9V), wherein the low voltage VDDL is greater than zero and lower than the second high voltage VDD<b>3</b>. The gate voltage V<sub>G </sub>falls within the second voltage range (e.g., 0.9V&#x2dc;3V). In an exemplary implementation, when the input signal IN is at a low voltage level (e.g., 0V), the gate voltage V<sub>G </sub>is equal to the low voltage VDDL; and when the input signal IN is at a high voltage level (e.g., 1.8V), the gate voltage V<sub>G </sub>is equal to the second high voltage VDD<b>3</b>. The second level shifter <b>510</b> can be a known/self-developed circuit which falls beyond the scope of the present disclosure.</p><p id="p-0023" num="0022">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the transistor <b>520</b> includes a gate, a first transistor terminal, a second transistor terminal, and a base. The gate is configured to receive the aforementioned gate voltage V<sub>G</sub>. The base is configured to receive the aforementioned base voltage VDD<b>3</b>_<i>b</i>. Normally, the base voltage VDD<b>3</b>_<i>b </i>is not lower than the voltage at any terminal of the transistor <b>520</b> to prevent leakage problems, but the implementation of the base voltage VDD<b>3</b>_<i>b </i>is not limited thereto. The transistor <b>520</b> is turned on or turned off according to the gate voltage V<sub>G</sub>, and has a withstand voltage (e.g., 1.8V) lower than the first high voltage VDDH<b>2</b> (e.g., 3.3V); however, the voltage difference between any two terminals of the transistor <b>520</b> won't be excessive under the circuit configuration of <figref idref="DRAWINGS">FIG. <b>2</b></figref>. Even though the above-mentioned voltage difference slightly exceeds the withstand voltage of the transistor <b>520</b>, this limited overvoltage is tolerable to the transistor <b>520</b>.</p><p id="p-0024" num="0023">It should be noted that the transistor <b>520</b> of <figref idref="DRAWINGS">FIG. <b>5</b></figref> is a PMOS transistor, but the present invention is not limited thereto. In comparison with the prior art of <figref idref="DRAWINGS">FIG. <b>1</b></figref> using an NMOS transistor <b>110</b> having a lower withstand voltage, the embodiment of <figref idref="DRAWINGS">FIG. <b>5</b></figref> uses the PMOS transistor <b>520</b> having a higher withstand voltage to enhance the reliability of the matching circuit <b>410</b>. In addition, the transistor <b>520</b> can be a component manufactured with an advanced process (e.g., a FinFET process).</p><p id="p-0025" num="0024">In regard to the embodiment of <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the first resistor <b>530</b> (e.g., a polysilicon resistor of a CMOS process) is coupled between the first transistor terminal and a first transmission end MDIP of a differential signal. The second resistor <b>540</b> (e.g., a polysilicon resistor of a CMOS process) is coupled between the second transistor terminal and a second transmission end MDIN of the differential signal. The resistance of the first resistor <b>530</b> and the resistance of the second resistor <b>540</b> can be the same or different. The signal at the first transmission end MDIP is a first part of the differential signal and the signal at the second transmission end MDIN is a second part of the differential signal, and the first part and the second part are complementary. In this embodiment, the signal voltage at each of the first transmission end MDIP and the second transmission end MDIN falls within a third voltage range (e.g., 0.4V&#x2dc;2.9V), and the upper limit of the third voltage range is higher than the withstand voltage (e.g., 1.8V) of the transistor <b>520</b>; however, the voltage difference between any two terminals of the transistor <b>520</b> is lower than the withstand voltage or approximates to the withstand voltage, and this voltage difference won't cause damage to the transistor <b>520</b>.</p><p id="p-0026" num="0025">It should be noted that people of ordinary skill in the art can selectively use some or all of the features of any embodiment in this specification or selectively use some or all of the features of multiple embodiments in this specification to implement the present invention as long as such implementation is practicable; in other words, the present invention can be carried out flexibly in accordance with the present disclosure.</p><p id="p-0027" num="0026">To sum up, the transmission-end impedance matching circuit of the present disclosure can operate according to a signal of an overvoltage signal source and won't be damaged by the signal.</p><p id="p-0028" num="0027">The aforementioned descriptions represent merely the preferred embodiments of the present invention, without any intention to limit the scope of the present invention thereto. Various equivalent changes, alterations, or modifications based on the claims of the present invention are all consequently viewed as being embraced by the scope of the present invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A transmission-end impedance matching circuit comprises:<claim-text>a first level shifter configured to generate a first conversion voltage according to a source signal and operate in a first voltage range;</claim-text><claim-text>a voltage generating circuit configured to generate a second high voltage according to the first conversion voltage, a first high voltage, and a medium voltage, wherein the second high voltage is lower than the first high voltage; and</claim-text><claim-text>an impedance matching circuit including N matching circuit(s), wherein the N is a positive integer, and each of the N matching circuit(s) includes:</claim-text><claim-text>a second level shifter coupled to the voltage generating circuit and configured to generate a gate voltage according to an input signal and operate in a second voltage range, wherein the second voltage range is between the second high voltage and a low voltage, the low voltage is greater than zero and lower than the second high voltage, and the gate voltage falls within the second voltage range;</claim-text><claim-text>a transistor including a gate, a first transistor terminal, a second transistor terminal, and a base, wherein the gate is configured to receive the gate voltage, the base is configured to receive a base voltage, the transistor is turned on or turned off according to the gate voltage, and a withstand voltage of the transistor is lower than the first high voltage;</claim-text><claim-text>a first resistor coupled between the first transistor terminal and a first transmission end of a differential signal; and</claim-text><claim-text>a second resistor coupled between the second transistor terminal and a second transmission end of the differential signal.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the voltage generating circuit includes:<claim-text>a first voltage generating circuit configured to generate the second high voltage, the first voltage generating circuit including a first operation switch and a first voltage-division circuit, wherein:<claim-text>the first operation switch is coupled between a first high voltage terminal and the first voltage-division circuit, and configured to be turned on or turned off according to the first conversion voltage, and a voltage at the first high voltage terminal is the first high voltage;</claim-text><claim-text>the first voltage-division circuit is coupled between the first operation switch and a medium voltage terminal, and a voltage at the medium voltage terminal is the medium voltage; and</claim-text><claim-text>when the first operation switch is turned on, the first voltage-division circuit generates the second high voltage according to the first high voltage and the medium voltage, and outputs the second high voltage via a first voltage-division output terminal.</claim-text></claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the first voltage generating circuit further includes a first voltage-regulation capacitor, and the first voltage-regulation capacitor is coupled between the first voltage-division output terminal and the medium voltage terminal.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the first voltage generating circuit further includes a first clamp switch; the first clamp switch is coupled between the first voltage-division output terminal and the medium voltage terminal; in a first mode, the first clamp switch is turned off according to the first conversion voltage; and in a second mode, the first clamp switch is turned on according to the first conversion voltage and then pulls a voltage at the first voltage-division output terminal to the medium voltage.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the voltage generating circuit further includes:<claim-text>a second voltage generating circuit configured to generate the base voltage, the second voltage generating circuit including a second operation switch and a second voltage-division circuit, wherein:<claim-text>the second operation switch is coupled between the first high voltage terminal and the second voltage-division circuit, and configured to be turned on or turned off according to the first conversion voltage;</claim-text><claim-text>the second voltage-division circuit is coupled between the second operation switch and the medium voltage terminal; and</claim-text><claim-text>when the second operation switch is turned on, the second voltage-division circuit generates the base voltage according to the first high voltage and the medium voltage, and outputs the base voltage via a second voltage-division output terminal.</claim-text></claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the second voltage generating circuit further includes a second voltage-regulation capacitor, and the second voltage-regulation capacitor is coupled between the second voltage-division output terminal and the medium voltage terminal.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the second voltage generating circuit further includes a second clamp switch; the second clamp switch is coupled between the second voltage-division output terminal and the medium voltage terminal; in a first mode, the second clamp switch is turned off according to the first conversion voltage; and in a second mode, the second clamp switch is turned on according to the first conversion voltage and then pulls a voltage at the second voltage-division output terminal to the medium voltage.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the N is greater than one, and the N matching circuits are coupled in parallel.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the base voltage is not lower than a voltage at any terminal of the transistor.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The transmission-end impedance matching circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a signal voltage of each of the first transmission end and the second transmission end of the differential signal falls within a third voltage range, and an upper limit of the third voltage range is higher than the withstand voltage of the transistor.</claim-text></claim></claims></us-patent-application>