INFO: [VRFC 10-2263] Analyzing Verilog file "F:/code/CO_project/control/control.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/code/CO_project/control/control.srcs/sim_1/new/controller_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/code/CO_project/control/control.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
