/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_12z ^ celloutsig_0_4z);
  assign celloutsig_0_40z = ~(celloutsig_0_12z ^ celloutsig_0_39z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_0_59z = ~(celloutsig_0_40z ^ celloutsig_0_11z);
  assign celloutsig_0_60z = ~(celloutsig_0_9z ^ celloutsig_0_30z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_5z = ~(in_data[108] ^ in_data[104]);
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ in_data[99]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ celloutsig_1_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z ^ celloutsig_1_10z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z ^ celloutsig_1_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z ^ celloutsig_0_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_11z ^ celloutsig_0_8z);
  assign celloutsig_0_1z = ~(in_data[0] ^ in_data[42]);
  assign celloutsig_0_20z = ~(celloutsig_0_1z ^ celloutsig_0_12z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ in_data[86]);
  assign celloutsig_0_27z = ~(celloutsig_0_18z[0] ^ celloutsig_0_12z);
  assign celloutsig_0_30z = ~(celloutsig_0_20z ^ celloutsig_0_27z);
  assign celloutsig_0_0z = in_data[90:88] > in_data[79:77];
  assign celloutsig_0_3z = { in_data[94:90], celloutsig_0_2z, celloutsig_0_2z } > in_data[91:85];
  assign celloutsig_0_5z = in_data[38:27] > in_data[78:67];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } > { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[155:138] > in_data[173:156];
  assign celloutsig_1_1z = in_data[160:149] > { in_data[117:108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[135:109], celloutsig_1_0z, celloutsig_1_0z } > { in_data[154:131], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[156:153] > { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[163:151], celloutsig_1_2z } > in_data[135:122];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z } > { in_data[138:137], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[65:36], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } > { in_data[68:42], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_10z = { in_data[170:147], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } > { in_data[174:141], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[58], celloutsig_0_1z, celloutsig_0_5z } > { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[78:68], celloutsig_0_3z } > { in_data[68:65], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[12:6], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } > { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z } > { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
