/*
 * DTS file for Avnet IOCC Carrier Board
 *
 * (C) Copyright 2017, Andreas Galauner
 * Andreas Galauner <andreas@galauner.de>
 *
 * (C) Copyright 2020, Foundries io.
 * Michael Scott <mike@foundries.io>
 *
 * SPDX-License-Identifier: GPL-2.0+
 */

/*
 * slew-rate = 1   == <SLEW_RATE_SLOW>
 * io-standard = 1 == <IO_STANDARD_LVCMOS18>
 * gpio flag 0 == GPIO_ACTIVE_HIGH
 */

/ {
	aliases {
                i2c1 = &i2c1;
		ethernet0 = &gem3;
	};

	leds {
		compatible = "gpio-leds";
		heartbeat_led {
			label = "heartbeat";
			gpios = <&gpio 31 0>;
			linux,default-trigger = "heartbeat";
		};
	};

	chosen {
		xlnx,eeprom = &eeprom; /* EMAC on EEPROM */
	};

	clock_5p49v5935_ref25: ref25m { /* 25MHz reference crystal (internal) - U5 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};

	gtr_clk0: gtr_clk0 { /* gtr_refclk0_usb - 52MHz - U5 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <52000000>;
	};

	gtr_clk1: gtr_clk1 { /* gtr_refclk1_sata -125MHz - U5 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <125000000>;
	};

	gtr_clk3: gtr_clk3 { /* gtr_refclk3_dp -27MHz - U5 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <27000000>;
	};
};

/* Ethernet0 with hard-coded MAC */
&gem3 {
	status = "okay";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-id";
	#local-mac-address = [00 0a 35 00 02 90]; /* EMAC on EEPROM */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gem3_default>;
	phy0: ethernet-phy@9 {
		reg = <0x9>;
		ti,rx-internal-delay = <0x5>;
		ti,tx-internal-delay = <0x5>;
		ti,fifo-depth = <0x1>;
	};
};

/* I2C1: GPIO Expander */
&i2c1 {
        status = "okay";
        clock-frequency = <400000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <&pinctrl_i2c1_default>;
        pinctrl-1 = <&pinctrl_i2c1_gpio>;
        scl-gpios = <&gpio 24 0>;
        sda-gpios = <&gpio 25 0>;

	i2cswitch@70 {
		compatible = "nxp,pca9543";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x70>;

		i2c@0 { /* i2c mw 70 0 1 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* IIC_EEPROM */
			eeprom: eeprom@51 { /* U5 on UZ3EG IOCC and U7 on the UZ7EV EVCC*/
				compatible = "atmel,24c08";
				reg = <0x51>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				board-sn@0 {
					reg = <0x00 0x14>;
				};

				eth-mac@20 {
					reg = <0x20 0x06>;
				};

				board-name@d0 {
					reg = <0xd0 0x06>;
				};

				board-revision@e0 {
					reg = <0xe0 0x03>;
				};
			};

			vc5: clock-generator@6a { /* IDT (Renesas) 5P49V5935 I2C clock generator */
				compatible = "idt,5p49v5935";
				reg = <0x6a>;
				#clock-cells = <1>;

				/* Connect XIN input to 25MHz reference */
				clocks = <&clock_5p49v5935_ref25>;
				clock-names = "xin";

				OUT1 { /* USB3 */
					idt,drive-mode = <5>;
					idt,voltage-microvolts = <1800000>;
					idt,slew-percent = <80>;
				};

				OUT4 { /* PL SYSCLK */
					idt,drive-mode = <3>;
				};
			};
		};

		i2c@1 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x1>;

			irps5401@43 { /* IRPS5401 - U19 on UZ3EG SOM*/
				compatible = "infineon,irps5401";
				reg = <0x43>;
			};

			irps5401@44 { /* IRPS5401 - U20 on UZ3EG SOM*/
				compatible = "infineon,irps5401";
				reg = <0x44>;
			};

			irps5401@45 { /* IRPS5401 - U27 on UZ3EG IOCC*/
				compatible = "infineon,irps5401";
				reg = <0x45>;
			};
		};
	};
};

/* SD1 with level shifter */
&sdhci1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sdhci1_default>;
	/*
	 * 1.0 revision has level shifter and this property should be
	 * removed for supporting UHS mode
	 */
	no-1-8-v;
	/* max-frequency = <50000000>; */
	disable-wp;
};

&uart0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0_default>;
};

&uart1 {
        status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_default>;
};

&psgtr {
	status = "okay";
	/* USB3, SATA, NC, DP */
	clocks = <&gtr_clk0>, <&gtr_clk1>, <&gtr_clk3>;
	clock-names = "ref0", "ref1", "ref3";
};

&sata {
	status = "okay";
	phy-names = "sata-phy";
	/* 1==PHY_TYPE_SATA */
	phys = <&psgtr 1 1 1 1>;
};

/* ULPI SMSC USB3320 */
&usb0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb0_default>;
};

&dwc3_0 {
	status = "okay";
	dr_mode = "host";
	snps,usb3_lpm_capable;
	snps,enable_auto_retry;
	phy-names = "usb3-phy";
	/* 4==PHY_TYPE_USB3 */
	phys = <&psgtr 0 4 0 0>;
	maximum-speed = "super-speed";
};

&axi_intc_0 {
	interrupts = <0 94 1>;
};

&amba_pl {
	zyxclmm_drm {
		compatible = "xlnx,zocl";
		status = "okay";
		interrupt-parent = <&axi_intc_0>;
		interrupts = <0  4>, <1  4>, <2  4>, <3  4>,
			     <4  4>, <5  4>, <6  4>, <7  4>,
			     <8  4>, <9  4>, <10 4>, <11 4>,
			     <12 4>, <13 4>, <14 4>, <15 4>,
			     <16 4>, <17 4>, <18 4>, <19 4>,
			     <20 4>, <21 4>, <22 4>, <23 4>,
			     <24 4>, <25 4>, <26 4>, <27 4>,
			     <28 4>, <29 4>, <30 4>, <31 4>;
	};
};

&pinctrl0 {
	status = "okay";

	pinctrl_gem3_default: gem3-default {
		mux {
			function = "ethernet3";
			groups = "ethernet3_0_grp";
		};

		conf {
			groups = "ethernet3_0_grp";
			slew-rate = <1>;
			io-standard = <1>;
		};

		conf-rx {
			pins = "MIO70", "MIO71", "MIO72", "MIO73", "MIO74", "MIO75";
			bias-high-impedance;
			low-power-disable;
		};

		conf-tx {
			pins = "MIO64", "MIO65", "MIO66", "MIO67", "MIO68", "MIO69";
			bias-disable;
			low-power-enable;
		};

		mux-mdio {
			function = "mdio3";
			groups = "mdio3_0_grp";
		};

		conf-mdio {
			groups = "mdio3_0_grp";
			slew-rate = <1>;
			io-standard = <1>;
			bias-disable;
		};
	};

	pinctrl_i2c1_default: i2c1-default {
		mux {
			groups = "i2c1_6_grp";
			function = "i2c1";
		};

		conf {
			groups = "i2c1_6_grp";
			bias-pull-up;
			slew-rate = <1>;
			io-standard = <1>;
                };
        };

	pinctrl_i2c1_gpio: i2c1-gpio {
		mux {
			groups = "gpio0_24_grp", "gpio0_25_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_24_grp", "gpio0_25_grp";
			slew-rate = <1>;
			io-standard = <1>;
		};
	};

	pinctrl_sdhci1_default: sdhci1-default {
		mux {
			groups = "sdio1_0_grp";
			function = "sdio1";
		};

		conf {
			groups = "sdio1_0_grp";
			slew-rate = <1>;
			io-standard = <1>;
			bias-disable;
		};

		mux-cd {
			groups = "sdio1_cd_0_grp";
			function = "sdio1_cd";
		};

		conf-cd {
			groups = "sdio1_cd_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <1>;
			io-standard = <1>;
		};

		mux-wp {
			groups = "sdio1_wp_0_grp";
			function = "sdio1_wp";
		};

		conf-wp {
			groups = "sdio1_wp_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <1>;
			io-standard = <1>;
		};
	};

	pinctrl_uart0_default: uart0-default {
		mux {
			groups = "uart0_8_grp";
			function = "uart0";
		};

		conf {
			groups = "uart0_8_grp";
			slew-rate = <1>;
			io-standard = <1>;
		};

		conf-rx {
			pins = "MIO34";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO35";
			bias-disable;
		};
	};

	pinctrl_uart1_default: uart1-default {
		mux {
			groups = "uart1_8_grp";
			function = "uart1";
		};

		conf {
			groups = "uart1_8_grp";
			slew-rate = <1>;
			io-standard = <1>;
		};

		conf-rx {
			pins = "MIO32";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO33";
			bias-disable;
		};
	};

	pinctrl_usb0_default: usb0-default {
		mux {
			groups = "usb0_0_grp";
			function = "usb0";
		};

		conf {
			groups = "usb0_0_grp";
			slew-rate = <1>;
			io-standard = <1>;
		};

		conf-rx {
			pins = "MIO52", "MIO53", "MIO55";
			bias-high-impedance;
	        };

		conf-tx {
			pins = "MIO54", "MIO56", "MIO57", "MIO58", "MIO59",
			       "MIO60", "MIO61", "MIO62", "MIO63";
			bias-disable;
		};
	};
};
