// Seed: 1810442156
module module_0 (
    input  tri1  id_0,
    input  uwire id_1
    , id_5,
    output tri   id_2,
    input  tri   id_3
);
  logic id_6;
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd73,
    parameter id_7 = 32'd28
) (
    input  wand _id_0,
    output tri1 id_1,
    output wire id_2,
    output wand id_3
    , _id_7,
    input  tri0 id_4,
    input  wire id_5
);
  wire [id_0  ~^  -1 : -1 'b0] id_8;
  wire [id_7 : 1] id_9;
  logic id_10;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3,
      id_5
  );
  assign id_9 = id_10;
endmodule
