<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_wt931_decoder</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">7</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_wt931_decoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b1d803f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_wt931_decoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b1d803f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3a69bdb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bb3e96e7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rxd_pin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLK_FRE</spirit:name>
        <spirit:displayName>Clk Fre</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLK_FRE">50</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BAUD_RATE</spirit:name>
        <spirit:displayName>Baud Rate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BAUD_RATE">115200</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_wt931_decoder_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_clk_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wt931_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_wt931_decoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ea2f1c68</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_wt931_decoder_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_clk_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/uart_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/wt931_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_wt931_decoder_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_wt931_decoder_v1_0/data/axi_wt931_decoder.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_wt931_decoder_v1_0/data/axi_wt931_decoder.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_wt931_decoder_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_wt931_decoder_v1_0/src/axi_wt931_decoder.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_wt931_decoder_v1_0/src/axi_wt931_decoder.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_wt931_decoder_v1_0/src/axi_wt931_decoder_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_wt931_decoder_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bb3e96e7</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>decoder for 9-axis sensor wt931</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_wt931_decoder_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLK_FRE</spirit:name>
      <spirit:displayName>Clk Fre</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLK_FRE">50</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BAUD_RATE</spirit:name>
      <spirit:displayName>Baud Rate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BAUD_RATE">115200</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_wt931_decoder_v1.0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-11-05T17:47:09Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3641a77c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d618c2_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250f6a38_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8cfe04_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c9f477_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5814ac_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1165da51_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4f21f5_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4413bacc_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeeae7b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdb0135_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2b01bd_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b1310e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1860c0_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6d9b87_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f5cee_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcc1234_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119e6aeb_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b30e5a_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71004c1b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218046fe_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9bf364_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634eb86e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a05c21_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67abf6fc_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a7239d_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2399584f_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392b0427_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c52559f_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60788ebf_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f031992_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb94ba_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1473a97e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309b19f7_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cde08dc_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faed4a3_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cd9582_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344562e4_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7625f065_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffa74f7_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc00a51_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3b3308_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454aa23b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b560cfb_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a958051_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccde0af_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e046fdd_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2555fffb_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585aba83_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19179d78_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7833eb3e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a1f778_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183ad9b6_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2b5f41_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b4d49a_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6defbb54_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741f9e85_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40715921_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb474bd_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2f5b09_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aabe0cf_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251d1df1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1403eaf7_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378d7b9e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27328939_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a06f237_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1fbfef_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e609f72_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c5e042_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfa71e9_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f75dd6e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2189ccc3_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9e8275_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bbe843_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7146f8_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff89874_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534623b4_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359eb5fe_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c56b13d_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e18fb5_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573ac33d_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd5f01b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c496a1f_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65047cc6_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd096f3_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc2b082_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568435a_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178b7394_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fc90b7_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f954d6_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581cd953_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66db5526_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5690a007_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abf364e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7735e652_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4eff9b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f08e67_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6dc84e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e4c861_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d63ec27_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab42215_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12be3c3a_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31abc3ed_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96538ad_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282f58b4_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307fad16_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a82fb0_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5867279b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a1f25c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbfedc6_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131b09d1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44fd32bc_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750cbb24_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4e3cb_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce4b87_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143c2f4b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382ee4aa_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442d1c6_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fee355_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384a3e4b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111c416c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75572295_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc05a65_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637928d9_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d29da9f_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b42167b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5c380e_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df3106c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c791059_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba47f6c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57de1fd7_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca363d_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af55874_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f31d55_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b68fb1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f37774a_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2316c727_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518582ca_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a811df_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46751524_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387c8d9c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19295f84_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb483b9_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6867fba1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7d6418_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c532f00_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c02a639_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b36ff15_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a63f2d1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0405c4_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beb63a6_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698888b_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f43db84_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32530943_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6165ec_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5163f45f_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f20d9c2_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29db37d1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de8674_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a16259_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6616ae41_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb286e1_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311c3998_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db811b7_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a125b2_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@839ce1d_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca1b56c_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f928bc_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57856503_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7662a9_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca36edf_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d57c4_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f8875a_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d67da38_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de999f3_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba421c4_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c20af0_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d36fc59_ARCHIVE_LOCATION">f:/vivado_IP/Lib-Sakuya/ip_repo/axi_wt931_decoder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6ce1cd9f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="05416776"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d2f168a3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5694b0ec"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="03dfba1b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
